Classic Timing Analyzer report for top_de2
Wed Dec  4 15:04:50 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'rst'
  9. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 10. Clock Hold: 'clock_50mhz'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                                          ; To                                                                                       ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 3.386 ns                         ; piece_input[1]                                ; piece_lut:inst7|cur_rom_addr[5]                                                          ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 11.578 ns                        ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]                                                                                 ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo                                                                      ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 5.905 ns                         ; rst                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 131.30 MHz ( period = 7.616 ns ) ; sld_hub:auto_hub|irf_reg[1][4]                ; sld_hub:auto_hub|tdo                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A                                      ; None          ; 145.48 MHz ( period = 6.874 ns ) ; de_piece:inst6|state.reset                    ; sr_if:inst2|do1                                                                          ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'rst'                          ; N/A                                      ; None          ; 316.56 MHz ( period = 3.159 ns ) ; timer:inst9|count[2]                          ; timer:inst9|count[7]                                                                     ; rst                          ; rst                          ; 0            ;
; Clock Hold: 'clock_50mhz'                   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; vga:inst3|vga_read:read_and_output|v_sync_out ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] ; clock_50mhz                  ; clock_50mhz                  ; 60           ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                               ;                                                                                          ;                              ;                              ; 60           ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rst                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                   ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; de_piece:inst6|state.reset                                                                          ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 148.59 MHz ( period = 6.730 ns )                    ; piece_lut:inst7|mask[0]                                                                             ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 149.19 MHz ( period = 6.703 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                                             ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.468 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                                             ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.452 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.376 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; piece_lut:inst7|mask[1]                                                                             ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.365 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; de_piece:inst6|cur_addr[1]                                                                          ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 157.08 MHz ( period = 6.366 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 157.11 MHz ( period = 6.365 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 157.33 MHz ( period = 6.356 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.150 ns                ;
; N/A                                     ; 158.53 MHz ( period = 6.308 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 158.70 MHz ( period = 6.301 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.105 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; de_piece:inst6|cur_addr[0]                                                                          ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.86 MHz ( period = 6.295 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 158.88 MHz ( period = 6.294 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.078 ns                ;
; N/A                                     ; 158.98 MHz ( period = 6.290 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.011 ns                ;
; N/A                                     ; 160.69 MHz ( period = 6.223 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 160.80 MHz ( period = 6.219 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.003 ns                ;
; N/A                                     ; 160.80 MHz ( period = 6.219 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.003 ns                ;
; N/A                                     ; 161.16 MHz ( period = 6.205 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.989 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.973 ns                ;
; N/A                                     ; 161.42 MHz ( period = 6.195 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.972 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.960 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.940 ns                ;
; N/A                                     ; 162.55 MHz ( period = 6.152 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.936 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 162.81 MHz ( period = 6.142 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.918 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 163.43 MHz ( period = 6.119 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 163.61 MHz ( period = 6.112 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.879 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.879 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.862 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.849 ns                ;
; N/A                                     ; 164.93 MHz ( period = 6.063 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.847 ns                ;
; N/A                                     ; 165.21 MHz ( period = 6.053 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.827 ns                ;
; N/A                                     ; 165.34 MHz ( period = 6.048 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.822 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 165.59 MHz ( period = 6.039 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.813 ns                ;
; N/A                                     ; 165.73 MHz ( period = 6.034 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.808 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 166.00 MHz ( period = 6.024 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.808 ns                ;
; N/A                                     ; 166.20 MHz ( period = 6.017 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.779 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 166.50 MHz ( period = 6.006 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.790 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.778 ns                ;
; N/A                                     ; 166.89 MHz ( period = 5.992 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.759 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 167.53 MHz ( period = 5.969 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 167.81 MHz ( period = 5.959 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; controller:inst4|cur_state.draw                                                                     ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.729 ns                ;
; N/A                                     ; 168.27 MHz ( period = 5.943 ns )                    ; piece_lut:inst7|mask[3]                                                                             ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 168.41 MHz ( period = 5.938 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.718 ns                ;
; N/A                                     ; 168.44 MHz ( period = 5.937 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.710 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.709 ns                ;
; N/A                                     ; 168.61 MHz ( period = 5.931 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.705 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.703 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 168.78 MHz ( period = 5.925 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.702 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 168.83 MHz ( period = 5.923 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.707 ns                ;
; N/A                                     ; 169.15 MHz ( period = 5.912 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.688 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.676 ns                ;
; N/A                                     ; 169.52 MHz ( period = 5.899 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 169.55 MHz ( period = 5.898 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.685 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 169.95 MHz ( period = 5.884 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.658 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.666 ns                ;
; N/A                                     ; 170.18 MHz ( period = 5.876 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; de_piece:inst6|cur_addr[5]                                                                          ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 170.47 MHz ( period = 5.866 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.642 ns                ;
; N/A                                     ; 170.85 MHz ( period = 5.853 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_rom_addr[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.636 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_rom_addr[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 171.17 MHz ( period = 5.842 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 171.17 MHz ( period = 5.842 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_rom_addr[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_rom_addr[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_rom_addr[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 171.35 MHz ( period = 5.836 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_rom_addr[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.612 ns                ;
; N/A                                     ; 171.44 MHz ( period = 5.833 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.614 ns                ;
; N/A                                     ; 171.64 MHz ( period = 5.826 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.64 MHz ( period = 5.826 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 172.03 MHz ( period = 5.813 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; controller:inst4|cur_state.key                                                                      ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.32 MHz ( period = 5.803 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.47 MHz ( period = 5.798 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 172.56 MHz ( period = 5.795 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 172.56 MHz ( period = 5.795 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_rom_addr[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 172.68 MHz ( period = 5.791 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 172.80 MHz ( period = 5.787 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_rom_addr[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_rom_addr[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_rom_addr[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.553 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 173.34 MHz ( period = 5.769 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.553 ns                ;
; N/A                                     ; 173.34 MHz ( period = 5.769 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_rom_addr[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_rom_addr[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 173.61 MHz ( period = 5.760 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 173.61 MHz ( period = 5.760 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 173.73 MHz ( period = 5.756 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.532 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.19 MHz ( period = 5.741 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 174.19 MHz ( period = 5.741 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.508 ns                ;
; N/A                                     ; 175.04 MHz ( period = 5.713 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 175.04 MHz ( period = 5.713 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 175.25 MHz ( period = 5.706 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_rom_addr[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 175.47 MHz ( period = 5.699 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 175.59 MHz ( period = 5.695 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 175.59 MHz ( period = 5.695 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_rom_addr[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.471 ns                ;
; N/A                                     ; 175.62 MHz ( period = 5.694 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 175.69 MHz ( period = 5.692 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_rom_addr[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 175.72 MHz ( period = 5.691 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.491 ns                ;
; N/A                                     ; 175.75 MHz ( period = 5.690 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_rom_addr[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 175.81 MHz ( period = 5.688 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 175.93 MHz ( period = 5.684 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.471 ns                ;
; N/A                                     ; 175.93 MHz ( period = 5.684 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 176.03 MHz ( period = 5.681 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_rom_addr[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 176.03 MHz ( period = 5.681 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_rom_addr[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.452 ns                ;
; N/A                                     ; 176.27 MHz ( period = 5.673 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.473 ns                ;
; N/A                                     ; 176.34 MHz ( period = 5.671 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.445 ns                ;
; N/A                                     ; 176.37 MHz ( period = 5.670 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.447 ns                ;
; N/A                                     ; 176.37 MHz ( period = 5.670 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_rom_addr[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.439 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 176.65 MHz ( period = 5.661 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 176.68 MHz ( period = 5.660 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_x_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 176.71 MHz ( period = 5.659 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_rom_addr[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 176.71 MHz ( period = 5.659 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.433 ns                ;
; N/A                                     ; 176.83 MHz ( period = 5.655 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_x_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.432 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_rom_addr[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 176.96 MHz ( period = 5.651 ns )                    ; controller:inst4|cur_state.draw                                                                     ; timer:inst9|count[7]                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.692 ns                ;
; N/A                                     ; 176.96 MHz ( period = 5.651 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.429 ns                ;
; N/A                                     ; 176.99 MHz ( period = 5.650 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; timer:inst9|count[7]                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.688 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[3]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.429 ns                ;
; N/A                                     ; 177.30 MHz ( period = 5.640 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 177.75 MHz ( period = 5.626 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; controller:inst4|cur_draw_erase_draw ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.397 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 177.84 MHz ( period = 5.623 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 177.90 MHz ( period = 5.621 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                                         ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 178.00 MHz ( period = 5.618 ns )                    ; controller:inst4|cur_state.gen_piece_1                                                              ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.421 ns                ;
; N/A                                     ; 178.00 MHz ( period = 5.618 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 178.09 MHz ( period = 5.615 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[4]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[1]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.416 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[0]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[2]         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.389 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                      ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rst'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 316.56 MHz ( period = 3.159 ns )               ; timer:inst9|count[2]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.945 ns                ;
; N/A   ; 323.83 MHz ( period = 3.088 ns )               ; timer:inst9|count[2]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 330.91 MHz ( period = 3.022 ns )               ; timer:inst9|count[3]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 331.24 MHz ( period = 3.019 ns )               ; timer:inst9|count[4]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 331.46 MHz ( period = 3.017 ns )               ; timer:inst9|count[2]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 332.23 MHz ( period = 3.010 ns )               ; timer:inst9|count[1]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; timer:inst9|count[0]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; timer:inst9|count[3]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 339.10 MHz ( period = 2.949 ns )               ; timer:inst9|count[2]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 339.21 MHz ( period = 2.948 ns )               ; timer:inst9|count[4]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.734 ns                ;
; N/A   ; 339.44 MHz ( period = 2.946 ns )               ; timer:inst9|count[2]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.732 ns                ;
; N/A   ; 340.25 MHz ( period = 2.939 ns )               ; timer:inst9|count[1]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.725 ns                ;
; N/A   ; 345.07 MHz ( period = 2.898 ns )               ; timer:inst9|count[0]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.684 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; timer:inst9|count[6]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; timer:inst9|count[3]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; timer:inst9|count[4]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 348.68 MHz ( period = 2.868 ns )               ; timer:inst9|count[1]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; 353.73 MHz ( period = 2.827 ns )               ; timer:inst9|count[0]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.613 ns                ;
; N/A   ; 355.24 MHz ( period = 2.815 ns )               ; timer:inst9|count[6]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 355.62 MHz ( period = 2.812 ns )               ; timer:inst9|count[3]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; 356.00 MHz ( period = 2.809 ns )               ; timer:inst9|count[4]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 356.00 MHz ( period = 2.809 ns )               ; timer:inst9|count[3]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.595 ns                ;
; N/A   ; 356.38 MHz ( period = 2.806 ns )               ; timer:inst9|count[4]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.592 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; timer:inst9|count[1]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 357.53 MHz ( period = 2.797 ns )               ; timer:inst9|count[1]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; timer:inst9|count[2]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.573 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; timer:inst9|count[0]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 362.84 MHz ( period = 2.756 ns )               ; timer:inst9|count[0]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 362.84 MHz ( period = 2.756 ns )               ; timer:inst9|count[7]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 364.43 MHz ( period = 2.744 ns )               ; timer:inst9|count[6]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; 368.19 MHz ( period = 2.716 ns )               ; timer:inst9|count[2]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 2.502 ns                ;
; N/A   ; 370.23 MHz ( period = 2.701 ns )               ; timer:inst9|count[2]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 2.479 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; timer:inst9|count[7]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 373.69 MHz ( period = 2.676 ns )               ; timer:inst9|count[6]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 374.11 MHz ( period = 2.673 ns )               ; timer:inst9|count[6]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; 377.36 MHz ( period = 2.650 ns )               ; timer:inst9|count[3]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; 377.79 MHz ( period = 2.647 ns )               ; timer:inst9|count[4]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.433 ns                ;
; N/A   ; 378.07 MHz ( period = 2.645 ns )               ; timer:inst9|count[2]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; 379.08 MHz ( period = 2.638 ns )               ; timer:inst9|count[1]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.424 ns                ;
; N/A   ; 382.56 MHz ( period = 2.614 ns )               ; timer:inst9|count[7]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.400 ns                ;
; N/A   ; 384.47 MHz ( period = 2.601 ns )               ; timer:inst9|count[5]    ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; 385.06 MHz ( period = 2.597 ns )               ; timer:inst9|count[0]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 387.75 MHz ( period = 2.579 ns )               ; timer:inst9|count[3]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 2.365 ns                ;
; N/A   ; 388.20 MHz ( period = 2.576 ns )               ; timer:inst9|count[4]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; 389.56 MHz ( period = 2.567 ns )               ; timer:inst9|count[1]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 2.353 ns                ;
; N/A   ; 390.02 MHz ( period = 2.564 ns )               ; timer:inst9|count[3]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 2.342 ns                ;
; N/A   ; 390.47 MHz ( period = 2.561 ns )               ; timer:inst9|count[4]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; 391.85 MHz ( period = 2.552 ns )               ; timer:inst9|count[1]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 2.330 ns                ;
; N/A   ; 392.77 MHz ( period = 2.546 ns )               ; timer:inst9|count[7]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; 393.24 MHz ( period = 2.543 ns )               ; timer:inst9|count[7]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; timer:inst9|count[5]    ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 395.88 MHz ( period = 2.526 ns )               ; timer:inst9|count[0]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 2.312 ns                ;
; N/A   ; 397.77 MHz ( period = 2.514 ns )               ; timer:inst9|count[6]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; timer:inst9|count[0]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; 398.72 MHz ( period = 2.508 ns )               ; timer:inst9|count[3]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 2.294 ns                ;
; N/A   ; 399.20 MHz ( period = 2.505 ns )               ; timer:inst9|count[4]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 2.291 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; timer:inst9|count[1]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 406.67 MHz ( period = 2.459 ns )               ; timer:inst9|count[5]    ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 2.245 ns                ;
; N/A   ; 407.33 MHz ( period = 2.455 ns )               ; timer:inst9|count[0]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 409.33 MHz ( period = 2.443 ns )               ; timer:inst9|count[6]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; timer:inst9|count[6]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; timer:inst9|count[5]    ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; 418.76 MHz ( period = 2.388 ns )               ; timer:inst9|count[5]    ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 419.46 MHz ( period = 2.384 ns )               ; timer:inst9|count[7]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[6]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.klaar ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[7]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[7]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[7]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[2]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[5]    ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[5]    ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.uit   ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[5]    ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[5]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[2]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[4]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[3]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[6]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|count[7]    ; rst        ; rst      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[3]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[4]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[5]    ; timer:inst9|count[1]    ; rst        ; rst      ; None                        ; None                      ; 1.873 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[1]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[0]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[6]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.hoog  ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.uit   ; timer:inst9|state.klaar ; rst        ; rst      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[7]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|count[5]    ; timer:inst9|count[0]    ; rst        ; rst      ; None                        ; None                      ; 1.463 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|state.hoog  ; rst        ; rst      ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|state.klaar ; rst        ; rst      ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.uit   ; timer:inst9|state.uit   ; rst        ; rst      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer:inst9|state.laag  ; timer:inst9|state.laag  ; rst        ; rst      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                               ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 131.30 MHz ( period = 7.616 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 145.90 MHz ( period = 6.854 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 151.98 MHz ( period = 6.580 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; 156.69 MHz ( period = 6.382 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 157.98 MHz ( period = 6.330 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 168.41 MHz ( period = 5.938 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.741 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.722 ns                ;
; N/A                                     ; 175.32 MHz ( period = 5.704 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 180.18 MHz ( period = 5.550 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.324 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a28~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a60~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a60~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a32~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.867 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a16~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.862 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a24~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a8~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.802 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a36~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a12~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a12~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a20~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a40~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a8~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a60~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a44~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a0~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a48~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a8~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a0~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t504:auto_generated|altsyncram_3hq1:altsyncram1|ram_block2a52~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.653 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                  ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock_50mhz'                                                                                                                                                                                                                                                                               ;
+------------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                          ; To                                                                                          ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; vga:inst3|vga_read:read_and_output|v_sync_out ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.drop_timer_reset   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.reset_timers_b_1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[29] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.reset_timers_a_2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[28] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.reset_timers_a_2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[28]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.move_down_4        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[22]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.move_down_4        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.move_down_1        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[20]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_1       ; timer:inst9|state.uit                                                                       ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; vga:inst3|vga_read:read_and_output|v_sync_out ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.key                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[17]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.put_back_1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.collision_3        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]  ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.reset_timers_b_2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[30]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.reset_timers_a_1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[27] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.reset_timers_b_2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[30] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.collision_3        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_3       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.collision_5        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]  ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.collision_5        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_2       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.init               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.gen_piece_2        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.gen_piece_1        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.gen_piece_1        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_1       ; timer:inst9|state.klaar                                                                     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_timer_1_reset            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[51]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.clear_shift_1      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.init               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[15]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; gen6mhz:inst1|count[1]                        ; gen6mhz:inst1|count[2]                                                                      ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.lock_overflow      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[18]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_timer_1_reset            ; timer:inst9|state.laag                                                                      ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_timer_1_reset            ; timer:inst9|state.uit                                                                       ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_1       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.put_back_1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_timer_1_reset            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[51] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.collision_1        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]  ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.put_back_4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[25] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.collision_1        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.lock_timer_start   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[19]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.lock_timer_start   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[19] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.game_over          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.draw               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]  ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_1       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]  ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.move_down_1        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_1       ; timer:inst9|state.hoog                                                                      ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.move_down_3        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.put_back_3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.drop_overflow      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]  ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_3       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_2       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.space_1            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.clear_shift_2      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.clear_shift_2      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]  ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.draw               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.collision_4        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.put_back_4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[25]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.gen_piece_2        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[14]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; gen6mhz:inst1|count[0]                        ; gen6mhz:inst1|count[2]                                                                      ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst4|cur_state.first_draw_1       ; timer:inst9|state.laag                                                                      ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.602 ns                 ;
+------------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.386 ns   ; piece_input[1]               ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.987 ns   ; piece_input[0]               ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.839 ns   ; piece_input[1]               ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.760 ns   ; piece_input[2]               ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.403 ns   ; piece_input[0]               ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.171 ns   ; piece_input[2]               ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.929 ns   ; piece_input[1]               ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.512 ns   ; piece_input[0]               ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.510 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.508 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.437 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.298 ns   ; piece_input[2]               ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.987 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.575 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.297 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[5]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[2]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[4]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[3]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[1]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[0]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[6]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.246 ns   ; rst                          ; timer:inst9|count[7]                                                                                                                                                                                                                         ; rst                          ;
; N/A                                     ; None                                                ; 0.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.197 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.194 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.134 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.077 ns   ; timer_2_debug                ; controller:inst4|cur_state.drop_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.013 ns  ; timer_2_debug                ; controller:inst4|cur_state.reset_timers_a_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.103 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.160 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.260 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.283 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.283 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.377 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.389 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.483 ns  ; rst                          ; timer:inst9|state.hoog                                                                                                                                                                                                                       ; rst                          ;
; N/A                                     ; None                                                ; -0.487 ns  ; rst                          ; timer:inst9|state.klaar                                                                                                                                                                                                                      ; rst                          ;
; N/A                                     ; None                                                ; -0.540 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.541 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.541 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.786 ns  ; rst                          ; timer:inst9|state.uit                                                                                                                                                                                                                        ; rst                          ;
; N/A                                     ; None                                                ; -0.791 ns  ; rst                          ; timer:inst9|state.laag                                                                                                                                                                                                                       ; rst                          ;
; N/A                                     ; None                                                ; -0.800 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.801 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.803 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.850 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.850 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.850 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.902 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.950 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.950 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.974 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.979 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.980 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.982 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.983 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.629 ns  ; rst                          ; piece_lut:inst7|state.reset                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.781 ns  ; rst                          ; piece_lut:inst7|cur_change                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.800 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.957 ns  ; rst                          ; piece_lut:inst7|cur_ready                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.957 ns  ; rst                          ; piece_lut:inst7|cur_overflow                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.957 ns  ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.957 ns  ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.957 ns  ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.957 ns  ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; piece_lut:inst7|cur_y_out[4]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; piece_lut:inst7|cur_y_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; piece_lut:inst7|cur_y_out[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; piece_lut:inst7|cur_y_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; piece_lut:inst7|cur_y_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; controller:inst4|cur_lut_y[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; controller:inst4|cur_y[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; controller:inst4|cur_lut_y[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; controller:inst4|cur_y[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; controller:inst4|cur_y[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; controller:inst4|cur_lut_y[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.008 ns  ; rst                          ; controller:inst4|cur_lut_y[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_y_new[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_y_new[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_y[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_y_new[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_y_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.009 ns  ; rst                          ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.107 ns  ; rst                          ; piece_lut:inst7|state.output                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.124 ns  ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.124 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.254 ns  ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.342 ns  ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.342 ns  ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.342 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.342 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.342 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.342 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.342 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns  ; rst                          ; controller:inst4|cur_lut_x[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns  ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.359 ns  ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.359 ns  ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.359 ns  ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.359 ns  ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.359 ns  ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.359 ns  ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.438 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.438 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.438 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.438 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[5]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[2]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[4]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[3]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[1]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[0]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[6]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.445 ns  ; rst                          ; timer:inst9|count[7]                                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.451 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.452 ns  ; rst                          ; controller:inst4|cur_draw_erase_start                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.461 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.461 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.461 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.461 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.517 ns  ; rst                          ; controller:inst4|cur_timer_1_time[5]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.550 ns  ; rst                          ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.561 ns  ; rst                          ; controller:inst4|cur_check_start                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.561 ns  ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.561 ns  ; rst                          ; piece_lut:inst7|new_change                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.577 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.577 ns  ; rst                          ; controller:inst4|cur_state.space_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.580 ns  ; rst                          ; controller:inst4|cur_state.init                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns  ; rst                          ; controller:inst4|cur_state.first_draw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns  ; rst                          ; controller:inst4|cur_state.draw                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.611 ns  ; rst                          ; controller:inst4|cur_state.collision_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.642 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.643 ns  ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.650 ns  ; rst                          ; controller:inst4|cur_timer_1_start                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.650 ns  ; rst                          ; controller:inst4|cur_timer_1_reset                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.650 ns  ; rst                          ; controller:inst4|cur_draw_erase_draw                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.675 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.680 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.680 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.680 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.680 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 11.578 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 11.558 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 11.558 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 11.310 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 11.303 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.301 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 11.301 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 11.293 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 11.283 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 11.283 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 11.088 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 11.088 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 11.080 ns  ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 11.074 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 11.074 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 11.064 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 11.064 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 11.050 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 11.050 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 11.040 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.020 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.820 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.820 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.800 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.790 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.611 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.601 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.592 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.592 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.582 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.582 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.243 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.532 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 7.468 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 5.905 ns  ; rst  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.413 ns  ; rst  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[53]         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.342 ns  ; rst  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.342 ns  ; rst  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.238 ns  ; rst  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.048 ns  ; rst  ; timer:inst9|state.laag                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.043 ns  ; rst  ; timer:inst9|state.uit                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.744 ns  ; rst  ; timer:inst9|state.klaar                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns  ; rst  ; timer:inst9|state.hoog                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.641 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.641 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.641 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.641 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.634 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.634 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.634 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.634 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.628 ns  ; rst  ; controller:inst4|cur_state.gen_piece_2                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; controller:inst4|cur_state.lock_overflow                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.442 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.442 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.442 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.442 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.442 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.442 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.442 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.414 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.414 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.414 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.414 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.405 ns  ; rst  ; controller:inst4|cur_state.drop_overflow                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.399 ns  ; rst  ; controller:inst4|cur_state.key                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.382 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.382 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.382 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.365 ns  ; rst  ; controller:inst4|cur_state.reset_timers_a_1                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.363 ns  ; rst  ; controller:inst4|cur_state.collision_3                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.363 ns  ; rst  ; controller:inst4|cur_state.reset_timers_b_1                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.350 ns  ; rst  ; controller:inst4|cur_state.collision_4                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.350 ns  ; rst  ; controller:inst4|cur_state.space_2                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.350 ns  ; rst  ; controller:inst4|cur_state.move_down_4                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.350 ns  ; rst  ; controller:inst4|cur_state.put_back_4                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.350 ns  ; rst  ; controller:inst4|cur_state.space_5                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.350 ns  ; rst  ; controller:inst4|cur_state.game_over                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.323 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.323 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.323 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.323 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.306 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.306 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.306 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.306 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.306 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.219 ns  ; rst  ; check_mask:inst5|state.wait_for_ram                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.200 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.190 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.183 ns  ; rst  ; controller:inst4|cur_state.move_down_3                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.162 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.142 ns  ; rst  ; controller:inst4|cur_state.collision_5                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.137 ns  ; rst  ; controller:inst4|cur_state.reset_timers_a_2                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.132 ns  ; rst  ; controller:inst4|cur_state.reset_timers_b_2                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.131 ns  ; rst  ; controller:inst4|cur_state.clear_shift_1                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.085 ns  ; rst  ; controller:inst4|cur_state.space_1                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.083 ns  ; rst  ; controller:inst4|cur_state.first_draw_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.079 ns  ; rst  ; controller:inst4|cur_state.put_back_3                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.041 ns  ; rst  ; controller:inst4|cur_state.drop_timer_reset                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.041 ns  ; rst  ; controller:inst4|cur_state.lock_timer_start                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.037 ns  ; rst  ; controller:inst4|cur_state.reset                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[5]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[2]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[4]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[3]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[1]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[0]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[6]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.011 ns  ; rst  ; timer:inst9|count[7]                                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.995 ns  ; rst  ; check_mask:inst5|state.rust                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.993 ns  ; rst  ; controller:inst4|cur_state.space_6                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.986 ns  ; rst  ; check_mask:inst5|state.check                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.976 ns  ; rst  ; controller:inst4|cur_state.move_down_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.974 ns  ; rst  ; controller:inst4|cur_state.first_draw_3                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.969 ns  ; rst  ; controller:inst4|cur_state.put_back_1                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.968 ns  ; rst  ; controller:inst4|cur_state.space_4                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.941 ns  ; rst  ; check_mask:inst5|state.output                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.941 ns  ; rst  ; check_mask:inst5|state.wait_for_lut                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.941 ns  ; rst  ; check_mask:inst5|state.startup                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.937 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.937 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.937 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.937 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.910 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.910 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.910 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.910 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.905 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.880 ns  ; rst  ; controller:inst4|cur_timer_1_start                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.880 ns  ; rst  ; controller:inst4|cur_timer_1_reset                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.880 ns  ; rst  ; controller:inst4|cur_draw_erase_draw                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.873 ns  ; rst  ; piece_lut:inst7|state.wait_for_rom                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.872 ns  ; rst  ; piece_lut:inst7|state.calc_rom_addr_2                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.841 ns  ; rst  ; controller:inst4|cur_state.collision_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.831 ns  ; rst  ; controller:inst4|cur_state.first_draw_2                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.831 ns  ; rst  ; controller:inst4|cur_state.draw                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.810 ns  ; rst  ; controller:inst4|cur_state.init                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.807 ns  ; rst  ; controller:inst4|cur_state.gen_piece_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.807 ns  ; rst  ; controller:inst4|cur_state.space_3                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.791 ns  ; rst  ; controller:inst4|cur_check_start                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.791 ns  ; rst  ; check_mask:inst5|empty_s                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.791 ns  ; rst  ; piece_lut:inst7|new_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.780 ns  ; rst  ; controller:inst4|cur_state.clear_shift_2                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.747 ns  ; rst  ; controller:inst4|cur_timer_1_time[5]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.691 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.691 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.691 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.691 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.682 ns  ; rst  ; controller:inst4|cur_draw_erase_start                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.681 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.668 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.668 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.668 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.668 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.636 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.589 ns  ; rst  ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.589 ns  ; rst  ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.589 ns  ; rst  ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;      ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Dec  4 15:04:41 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "rst" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|v_sync_out" as buffer
    Info: Detected gated clock "timer:inst9|clk_sig" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 145.48 MHz between source register "de_piece:inst6|state.reset" and destination register "sr_if:inst2|do1" (period= 6.874 ns)
    Info: + Longest register to register delay is 6.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y30_N3; Fanout = 36; REG Node = 'de_piece:inst6|state.reset'
        Info: 2: + IC(0.340 ns) + CELL(0.419 ns) = 0.759 ns; Loc. = LCCOMB_X25_Y30_N12; Fanout = 96; COMB Node = 'addr1~0'
        Info: 3: + IC(0.993 ns) + CELL(0.275 ns) = 2.027 ns; Loc. = LCCOMB_X31_Y30_N6; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.423 ns; Loc. = LCCOMB_X31_Y30_N0; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1'
        Info: 5: + IC(0.677 ns) + CELL(0.271 ns) = 3.371 ns; Loc. = LCCOMB_X28_Y30_N16; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~14'
        Info: 6: + IC(0.262 ns) + CELL(0.271 ns) = 3.904 ns; Loc. = LCCOMB_X28_Y30_N12; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~16'
        Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 4.302 ns; Loc. = LCCOMB_X28_Y30_N22; Fanout = 2; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~17'
        Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 4.708 ns; Loc. = LCCOMB_X28_Y30_N8; Fanout = 2; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~18'
        Info: 9: + IC(0.263 ns) + CELL(0.275 ns) = 5.246 ns; Loc. = LCCOMB_X28_Y30_N26; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~19'
        Info: 10: + IC(0.249 ns) + CELL(0.150 ns) = 5.645 ns; Loc. = LCCOMB_X28_Y30_N4; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~20'
        Info: 11: + IC(0.261 ns) + CELL(0.275 ns) = 6.181 ns; Loc. = LCCOMB_X28_Y30_N28; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~33'
        Info: 12: + IC(0.249 ns) + CELL(0.150 ns) = 6.580 ns; Loc. = LCCOMB_X28_Y30_N0; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~46'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.664 ns; Loc. = LCFF_X28_Y30_N1; Fanout = 5; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 2.620 ns ( 39.32 % )
        Info: Total interconnect delay = 4.044 ns ( 60.68 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 6.834 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 6.834 ns; Loc. = LCFF_X28_Y30_N1; Fanout = 5; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 33.99 % )
            Info: Total interconnect delay = 4.511 ns ( 66.01 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 6.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.830 ns; Loc. = LCFF_X25_Y30_N3; Fanout = 36; REG Node = 'de_piece:inst6|state.reset'
            Info: Total cell delay = 2.323 ns ( 34.01 % )
            Info: Total interconnect delay = 4.507 ns ( 65.99 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "rst" has Internal fmax of 316.56 MHz between source register "timer:inst9|count[2]" and destination register "timer:inst9|count[7]" (period= 3.159 ns)
    Info: + Longest register to register delay is 2.945 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y25_N13; Fanout = 5; REG Node = 'timer:inst9|count[2]'
        Info: 2: + IC(0.338 ns) + CELL(0.410 ns) = 0.748 ns; Loc. = LCCOMB_X21_Y25_N24; Fanout = 1; COMB Node = 'timer:inst9|Equal0~0'
        Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 1.284 ns; Loc. = LCCOMB_X21_Y25_N4; Fanout = 4; COMB Node = 'timer:inst9|Equal0~2'
        Info: 4: + IC(0.260 ns) + CELL(0.393 ns) = 1.937 ns; Loc. = LCCOMB_X21_Y25_N8; Fanout = 2; COMB Node = 'timer:inst9|count[0]~9'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.008 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB Node = 'timer:inst9|count[1]~13'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.079 ns; Loc. = LCCOMB_X21_Y25_N12; Fanout = 2; COMB Node = 'timer:inst9|count[2]~15'
        Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 2.238 ns; Loc. = LCCOMB_X21_Y25_N14; Fanout = 2; COMB Node = 'timer:inst9|count[3]~17'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.309 ns; Loc. = LCCOMB_X21_Y25_N16; Fanout = 2; COMB Node = 'timer:inst9|count[4]~19'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.380 ns; Loc. = LCCOMB_X21_Y25_N18; Fanout = 2; COMB Node = 'timer:inst9|count[5]~21'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.451 ns; Loc. = LCCOMB_X21_Y25_N20; Fanout = 1; COMB Node = 'timer:inst9|count[6]~23'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.861 ns; Loc. = LCCOMB_X21_Y25_N22; Fanout = 1; COMB Node = 'timer:inst9|count[7]~24'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 2.945 ns; Loc. = LCFF_X21_Y25_N23; Fanout = 4; REG Node = 'timer:inst9|count[7]'
        Info: Total cell delay = 2.086 ns ( 70.83 % )
        Info: Total interconnect delay = 0.859 ns ( 29.17 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "rst" to destination register is 5.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'
            Info: 2: + IC(1.928 ns) + CELL(0.150 ns) = 3.077 ns; Loc. = LCCOMB_X30_Y33_N30; Fanout = 1; COMB Node = 'timer:inst9|clk_sig'
            Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 3.840 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'timer:inst9|clk_sig~clkctrl'
            Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 5.380 ns; Loc. = LCFF_X21_Y25_N23; Fanout = 4; REG Node = 'timer:inst9|count[7]'
            Info: Total cell delay = 1.686 ns ( 31.34 % )
            Info: Total interconnect delay = 3.694 ns ( 68.66 % )
        Info: - Longest clock path from clock "rst" to source register is 5.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'
            Info: 2: + IC(1.928 ns) + CELL(0.150 ns) = 3.077 ns; Loc. = LCCOMB_X30_Y33_N30; Fanout = 1; COMB Node = 'timer:inst9|clk_sig'
            Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 3.840 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'timer:inst9|clk_sig~clkctrl'
            Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 5.380 ns; Loc. = LCFF_X21_Y25_N13; Fanout = 5; REG Node = 'timer:inst9|count[2]'
            Info: Total cell delay = 1.686 ns ( 31.34 % )
            Info: Total interconnect delay = 3.694 ns ( 68.66 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 131.3 MHz between source register "sld_hub:auto_hub|irf_reg[1][4]" and destination register "sld_hub:auto_hub|tdo" (period= 7.616 ns)
    Info: + Longest register to register delay is 3.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y24_N17; Fanout = 166; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
        Info: 2: + IC(0.547 ns) + CELL(0.419 ns) = 0.966 ns; Loc. = LCCOMB_X49_Y24_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.738 ns) + CELL(0.150 ns) = 1.854 ns; Loc. = LCCOMB_X48_Y26_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 2.561 ns; Loc. = LCCOMB_X48_Y26_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.249 ns) + CELL(0.275 ns) = 3.085 ns; Loc. = LCCOMB_X48_Y26_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.260 ns) + CELL(0.150 ns) = 3.495 ns; Loc. = LCCOMB_X48_Y26_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.579 ns; Loc. = LCFF_X48_Y26_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.516 ns ( 42.36 % )
        Info: Total interconnect delay = 2.063 ns ( 57.64 % )
    Info: - Smallest clock skew is -0.015 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.413 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 626; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 4.413 ns; Loc. = LCFF_X48_Y26_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.17 % )
            Info: Total interconnect delay = 3.876 ns ( 87.83 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.428 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 626; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 4.428 ns; Loc. = LCFF_X48_Y24_N17; Fanout = 166; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
            Info: Total cell delay = 0.537 ns ( 12.13 % )
            Info: Total interconnect delay = 3.891 ns ( 87.87 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock "clock_50mhz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "vga:inst3|vga_read:read_and_output|v_sync_out" and destination pin or register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]" for clock "clock_50mhz" (Hold time is 1.229 ns)
    Info: + Largest clock skew is 2.823 ns
        Info: + Longest clock path from clock "clock_50mhz" to destination register is 8.354 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.230 ns) + CELL(0.787 ns) = 5.781 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
            Info: 4: + IC(1.043 ns) + CELL(0.000 ns) = 6.824 ns; Loc. = CLKCTRL_G9; Fanout = 952; COMB Node = 'vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl'
            Info: 5: + IC(0.993 ns) + CELL(0.537 ns) = 8.354 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]'
            Info: Total cell delay = 3.110 ns ( 37.23 % )
            Info: Total interconnect delay = 5.244 ns ( 62.77 % )
        Info: - Shortest clock path from clock "clock_50mhz" to source register is 5.531 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 5.531 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
            Info: Total cell delay = 2.323 ns ( 42.00 % )
            Info: Total interconnect delay = 3.208 ns ( 58.00 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(1.377 ns) + CELL(0.149 ns) = 1.526 ns; Loc. = LCCOMB_X27_Y27_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.610 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]'
        Info: Total cell delay = 0.233 ns ( 14.47 % )
        Info: Total interconnect delay = 1.377 ns ( 85.53 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "piece_lut:inst7|cur_rom_addr[5]" (data pin = "piece_input[1]", clock pin = "clock_50mhz") is 3.386 ns
    Info: + Longest pin to register delay is 10.231 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'piece_input[1]'
        Info: 2: + IC(5.934 ns) + CELL(0.438 ns) = 7.224 ns; Loc. = LCCOMB_X20_Y23_N16; Fanout = 1; COMB Node = 'controller:inst4|Selector30~0'
        Info: 3: + IC(1.056 ns) + CELL(0.420 ns) = 8.700 ns; Loc. = LCCOMB_X21_Y29_N30; Fanout = 2; COMB Node = 'controller:inst4|Selector30~1'
        Info: 4: + IC(0.751 ns) + CELL(0.150 ns) = 9.601 ns; Loc. = LCCOMB_X21_Y28_N30; Fanout = 2; COMB Node = 'controller:inst4|Selector10~0'
        Info: 5: + IC(0.396 ns) + CELL(0.150 ns) = 10.147 ns; Loc. = LCCOMB_X20_Y28_N8; Fanout = 1; COMB Node = 'piece_lut:inst7|Selector14~0'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.231 ns; Loc. = LCFF_X20_Y28_N9; Fanout = 2; REG Node = 'piece_lut:inst7|cur_rom_addr[5]'
        Info: Total cell delay = 2.094 ns ( 20.47 % )
        Info: Total interconnect delay = 8.137 ns ( 79.53 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 6.809 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 6.809 ns; Loc. = LCFF_X20_Y28_N9; Fanout = 2; REG Node = 'piece_lut:inst7|cur_rom_addr[5]'
        Info: Total cell delay = 2.323 ns ( 34.12 % )
        Info: Total interconnect delay = 4.486 ns ( 65.88 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_r[0]" through register "vga:inst3|vga_read:read_and_output|red_out" is 11.578 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 6.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.847 ns; Loc. = LCFF_X29_Y33_N27; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: Total cell delay = 2.323 ns ( 33.93 % )
        Info: Total interconnect delay = 4.524 ns ( 66.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y33_N27; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: 2: + IC(1.683 ns) + CELL(2.798 ns) = 4.481 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'vga_r[0]'
        Info: Total cell delay = 2.798 ns ( 62.44 % )
        Info: Total interconnect delay = 1.683 ns ( 37.56 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]" (data pin = "rst", clock pin = "clock_50mhz") is 5.905 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 8.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.230 ns) + CELL(0.787 ns) = 5.781 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 4: + IC(1.043 ns) + CELL(0.000 ns) = 6.824 ns; Loc. = CLKCTRL_G9; Fanout = 952; COMB Node = 'vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl'
        Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 8.384 ns; Loc. = LCFF_X29_Y23_N27; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]'
        Info: Total cell delay = 3.110 ns ( 37.09 % )
        Info: Total interconnect delay = 5.274 ns ( 62.91 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'
        Info: 2: + IC(1.513 ns) + CELL(0.149 ns) = 2.661 ns; Loc. = LCCOMB_X29_Y23_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.745 ns; Loc. = LCFF_X29_Y23_N27; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]'
        Info: Total cell delay = 1.232 ns ( 44.88 % )
        Info: Total interconnect delay = 1.513 ns ( 55.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Wed Dec  4 15:04:50 2013
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:01


