0.6
2019.1
May 24 2019
14:51:52
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,1568351879,verilog,,,,testbench,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder32.v,1568351244,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,,fastAdder32,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,1568351050,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,,fastAdder4,,,,,,,,
