{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742309411315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742309411316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 22:50:11 2025 " "Processing started: Tue Mar 18 22:50:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742309411316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742309411316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arch -c arch " "Command: quartus_map --read_settings_files=on --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742309411316 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742309411562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd " "Found entity 1: hadd" {  } { { "hadd.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/hadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "fadd.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/fadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/dec2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel2g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel2g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel2g " "Found entity 1: sel2g" {  } { { "sel2g.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/sel2g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel4g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel4g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel4g " "Found entity 1: sel4g" {  } { { "sel4g.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/sel4g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/dec3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd8 " "Found entity 1: hadd8" {  } { { "hadd8.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/hadd8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/cnt8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_181.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8_181.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_181 " "Found entity 1: ALU8_181" {  } { { "ALU8_181.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/ALU8_181.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh1c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sh1c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sh1c " "Found entity 1: sh1c" {  } { { "sh1c.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/sh1c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub8 " "Found entity 1: addsub8" {  } { { "addsub8.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/addsub8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alucomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alucomb " "Found entity 1: alucomb" {  } { { "alucomb.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alucomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regg " "Found entity 1: regg" {  } { { "regg.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/regg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alusys " "Found entity 1: alusys" {  } { { "alusys.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alusys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ROM " "Found entity 1: alu_ROM" {  } { { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_ROM " "Elaborating entity \"alu_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742309411690 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE MIF/alu.mif " "Can't find a definition for parameter LPM_FILE -- assuming MIF/alu.mif was intended to be a quoted string" {  } { { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 232 568 680 328 "inst1" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1742309411691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alusys alusys:ALU " "Elaborating entity \"alusys\" for hierarchy \"alusys:ALU\"" {  } { { "alu_ROM.bdf" "ALU" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 168 856 1000 392 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regg alusys:ALU\|regg:inst " "Elaborating entity \"regg\" for hierarchy \"alusys:ALU\|regg:inst\"" {  } { { "alusys.bdf" "inst" { Schematic "D:/Code/Quartus/computer_arch/design/alusys.bdf" { { 40 560 720 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF alusys:ALU\|regg:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"alusys:ALU\|regg:inst\|LPM_FF:inst\"" {  } { { "regg.bdf" "inst" { Schematic "D:/Code/Quartus/computer_arch/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alusys:ALU\|regg:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"alusys:ALU\|regg:inst\|LPM_FF:inst\"" {  } { { "regg.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742309411705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alusys:ALU\|regg:inst\|LPM_FF:inst " "Instantiated megafunction \"alusys:ALU\|regg:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411705 ""}  } { { "regg.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742309411705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 alusys:ALU\|dec2_4:24 " "Elaborating entity \"dec2_4\" for hierarchy \"alusys:ALU\|dec2_4:24\"" {  } { { "alusys.bdf" "24" { Schematic "D:/Code/Quartus/computer_arch/design/alusys.bdf" { { 184 360 472 312 "24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucomb alusys:ALU\|alucomb:ALUCOMB " "Elaborating entity \"alucomb\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\"" {  } { { "alusys.bdf" "ALUCOMB" { Schematic "D:/Code/Quartus/computer_arch/design/alusys.bdf" { { 24 336 472 152 "ALUCOMB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4g alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst " "Elaborating entity \"sel4g\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst\"" {  } { { "alucomb.bdf" "inst" { Schematic "D:/Code/Quartus/computer_arch/design/alucomb.bdf" { { 80 792 952 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4 " "Elaborating entity \"sel2g\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4\"" {  } { { "sel4g.bdf" "inst4" { Schematic "D:/Code/Quartus/computer_arch/design/sel4g.bdf" { { 232 1056 1216 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub8 alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub " "Elaborating entity \"addsub8\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\"" {  } { { "alucomb.bdf" "add/sub" { Schematic "D:/Code/Quartus/computer_arch/design/alucomb.bdf" { { 40 432 560 168 "add/sub" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2 " "Elaborating entity \"add8\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\"" {  } { { "addsub8.bdf" "inst2" { Schematic "D:/Code/Quartus/computer_arch/design/addsub8.bdf" { { 48 600 728 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1 " "Elaborating entity \"adder\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\"" {  } { { "add8.bdf" "inst1" { Schematic "D:/Code/Quartus/computer_arch/design/add8.bdf" { { 224 264 392 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3 " "Elaborating entity \"fadd\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3\"" {  } { { "adder.bdf" "inst3" { Schematic "D:/Code/Quartus/computer_arch/design/adder.bdf" { { 72 1064 1160 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3\|hadd:inst1 " "Elaborating entity \"hadd\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3\|hadd:inst1\"" {  } { { "fadd.bdf" "inst1" { Schematic "D:/Code/Quartus/computer_arch/design/fadd.bdf" { { 232 600 696 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh1c alusys:ALU\|alucomb:ALUCOMB\|sh1c:shift " "Elaborating entity \"sh1c\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|sh1c:shift\"" {  } { { "alucomb.bdf" "shift" { Schematic "D:/Code/Quartus/computer_arch/design/alucomb.bdf" { { 168 432 560 264 "shift" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4g alusys:ALU\|alucomb:ALUCOMB\|sel4g:logic " "Elaborating entity \"sel4g\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|sel4g:logic\"" {  } { { "alucomb.bdf" "logic" { Schematic "D:/Code/Quartus/computer_arch/design/alucomb.bdf" { { 264 432 592 392 "logic" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g alusys:ALU\|alucomb:ALUCOMB\|sel4g:logic\|sel2g:inst4 " "Elaborating entity \"sel2g\" for hierarchy \"alusys:ALU\|alucomb:ALUCOMB\|sel4g:logic\|sel2g:inst4\"" {  } { { "sel4g.bdf" "inst4" { Schematic "D:/Code/Quartus/computer_arch/design/sel4g.bdf" { { 232 1056 1216 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst1 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst1\"" {  } { { "alu_ROM.bdf" "inst1" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 232 568 680 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 232 568 680 328 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742309411774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst1 " "Instantiated megafunction \"LPM_ROM:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE MIF/alu.mif " "Parameter \"LPM_FILE\" = \"MIF/alu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411774 ""}  } { { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 232 568 680 328 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742309411774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst1\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 232 568 680 328 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "altrom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 232 568 680 328 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p601.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p601.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p601 " "Found entity 1: altsyncram_p601" {  } { { "db/altsyncram_p601.tdf" "" { Text "D:/Code/Quartus/computer_arch/design/db/altsyncram_p601.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742309411866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742309411866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p601 LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_p601:auto_generated " "Elaborating entity \"altsyncram_p601\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_p601:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:inst " "Elaborating entity \"cnt8\" for hierarchy \"cnt8:inst\"" {  } { { "alu_ROM.bdf" "inst" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 368 496 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd8 cnt8:inst\|hadd8:inst2 " "Elaborating entity \"hadd8\" for hierarchy \"cnt8:inst\|hadd8:inst2\"" {  } { { "cnt8.bdf" "inst2" { Schematic "D:/Code/Quartus/computer_arch/design/cnt8.bdf" { { 264 592 720 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cnt8:inst\|reg:inst1 " "Elaborating entity \"reg\" for hierarchy \"cnt8:inst\|reg:inst1\"" {  } { { "cnt8.bdf" "inst1" { Schematic "D:/Code/Quartus/computer_arch/design/cnt8.bdf" { { 104 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "inst" { Schematic "D:/Code/Quartus/computer_arch/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborated megafunction instantiation \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742309411904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Instantiated megafunction \"cnt8:inst\|reg:inst1\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742309411904 ""}  } { { "reg.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742309411904 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[15\] uIR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[15\]\" to the node \"uIR\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[14\] uIR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[14\]\" to the node \"uIR\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[23\] uIR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[23\]\" to the node \"uIR\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[22\] uIR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[22\]\" to the node \"uIR\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[21\] uIR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[21\]\" to the node \"uIR\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[20\] uIR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[20\]\" to the node \"uIR\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[19\] uIR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[19\]\" to the node \"uIR\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[18\] uIR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[18\]\" to the node \"uIR\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[17\] uIR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[17\]\" to the node \"uIR\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[16\] uIR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[16\]\" to the node \"uIR\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[13\] uIR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[13\]\" to the node \"uIR\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[12\] uIR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[12\]\" to the node \"uIR\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[11\] uIR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[11\]\" to the node \"uIR\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[10\] uIR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[10\]\" to the node \"uIR\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[9\] uIR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[9\]\" to the node \"uIR\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[8\] uIR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[8\]\" to the node \"uIR\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[7\] uIR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[7\]\" to the node \"uIR\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[6\] uIR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"uIR\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[5\] uIR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"uIR\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[4\] uIR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"uIR\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[3\] uIR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[3\]\" to the node \"uIR\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[2\] uIR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"uIR\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[1\] uIR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"uIR\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[0\] uIR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"uIR\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742309412176 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1742309412176 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[23\] alusys:ALU\|sel2g:SEL2_B\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[23\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[22\] alusys:ALU\|sel2g:SEL2_B\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[22\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[6\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[21\] alusys:ALU\|sel2g:SEL2_B\|inst1\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[21\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[5\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[20\] alusys:ALU\|sel2g:SEL2_B\|inst1\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[20\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[4\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[19\] alusys:ALU\|sel2g:SEL2_B\|inst1\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[19\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[3\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[18\] alusys:ALU\|sel2g:SEL2_B\|inst1\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[18\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[17\] alusys:ALU\|sel2g:SEL2_B\|inst1\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[17\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[16\] alusys:ALU\|sel2g:SEL2_B\|inst1\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[16\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[13\] cnt8:inst\|hadd8:inst2\|hadd:inst\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[13\]\" to the node \"cnt8:inst\|hadd8:inst2\|hadd:inst\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[12\] cnt8:inst\|sel2g:inst\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[12\]\" to the node \"cnt8:inst\|sel2g:inst\|inst2\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[11\] alusys:ALU\|sel4g:SEL4_B\|sel2g:inst4\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[11\]\" to the node \"alusys:ALU\|sel4g:SEL4_B\|sel2g:inst4\|inst2\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[10\] alusys:ALU\|sel4g:SEL4_B\|sel2g:inst4\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[10\]\" to the node \"alusys:ALU\|sel4g:SEL4_B\|sel2g:inst4\|inst2\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[9\] alusys:ALU\|sel4g:SEL4_A\|sel2g:inst4\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[9\]\" to the node \"alusys:ALU\|sel4g:SEL4_A\|sel2g:inst4\|inst1\[6\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[8\] alusys:ALU\|sel4g:SEL4_A\|sel2g:inst\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[8\]\" to the node \"alusys:ALU\|sel4g:SEL4_A\|sel2g:inst\|inst2\[6\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[7\] alusys:ALU\|sel2g:SEL2_B\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[7\]\" to the node \"alusys:ALU\|sel2g:SEL2_B\|inst1\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[6\] alusys:ALU\|dec2_4:24\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"alusys:ALU\|dec2_4:24\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[5\] alusys:ALU\|dec2_4:24\|inst7 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"alusys:ALU\|dec2_4:24\|inst7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[4\] alusys:ALU\|dec2_4:24\|inst6 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"alusys:ALU\|dec2_4:24\|inst6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[3\] alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[3\]\" to the node \"alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4\|inst2\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[2\] alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"alusys:ALU\|alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4\|inst2\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[1\] alusys:ALU\|alucomb:ALUCOMB\|sh1c:shift\|sel4g:inst\|sel2g:inst4\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"alusys:ALU\|alucomb:ALUCOMB\|sh1c:shift\|sel4g:inst\|sel2g:inst4\|inst2\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[0\] alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"alusys:ALU\|alucomb:ALUCOMB\|addsub8:add/sub\|inst\[6\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742309412178 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1742309412178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742309412513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742309412513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742309412546 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742309412546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742309412546 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1742309412546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742309412546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742309412561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 22:50:12 2025 " "Processing ended: Tue Mar 18 22:50:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742309412561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742309412561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742309412561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742309412561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742309413422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742309413423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 22:50:13 2025 " "Processing started: Tue Mar 18 22:50:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742309413423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742309413423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arch -c arch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742309413423 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742309413476 ""}
{ "Info" "0" "" "Project  = arch" {  } {  } 0 0 "Project  = arch" 0 0 "Fitter" 0 0 1742309413478 ""}
{ "Info" "0" "" "Revision = arch" {  } {  } 0 0 "Revision = arch" 0 0 "Fitter" 0 0 1742309413478 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1742309413538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arch EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"arch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742309413543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742309413559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742309413559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742309413591 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742309413597 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742309413738 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742309413738 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742309413738 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742309413738 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742309413739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742309413739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 706 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742309413739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742309413739 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742309413741 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[7\] " "Pin Q0\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[7] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[6\] " "Pin Q0\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[6] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[5\] " "Pin Q0\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[5] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[4\] " "Pin Q0\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[4] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[3\] " "Pin Q0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[3] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[2\] " "Pin Q0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[2] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[1\] " "Pin Q0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[1] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0\[0\] " "Pin Q0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q0[0] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 1016 1192 208 "Q0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[23\] " "Pin uIR\[23\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[23] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[22\] " "Pin uIR\[22\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[22] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[21\] " "Pin uIR\[21\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[21] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[20\] " "Pin uIR\[20\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[20] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[19\] " "Pin uIR\[19\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[19] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[18\] " "Pin uIR\[18\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[18] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[17\] " "Pin uIR\[17\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[17] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[16\] " "Pin uIR\[16\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[16] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[15\] " "Pin uIR\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[15] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[14\] " "Pin uIR\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[14] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[13\] " "Pin uIR\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[13] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[12\] " "Pin uIR\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[12] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[11\] " "Pin uIR\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[11] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[10\] " "Pin uIR\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[10] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[9\] " "Pin uIR\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[9] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[8\] " "Pin uIR\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[8] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[7\] " "Pin uIR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[7] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[6\] " "Pin uIR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[6] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[5\] " "Pin uIR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[5] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[4\] " "Pin uIR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[4] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[3\] " "Pin uIR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[3] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[2\] " "Pin uIR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[2] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[1\] " "Pin uIR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[1] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[0\] " "Pin uIR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uIR[0] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 400 520 696 416 "uIR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[7\] " "Pin Q1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[7] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[6\] " "Pin Q1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[6] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[5\] " "Pin Q1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[5] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[4\] " "Pin Q1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[4] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[3\] " "Pin Q1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[3] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[2\] " "Pin Q1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[2] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[1\] " "Pin Q1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[1] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[0\] " "Pin Q1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q1[0] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 208 1016 1192 224 "Q1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[7\] " "Pin Q2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[7] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[6\] " "Pin Q2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[6] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[5\] " "Pin Q2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[5] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[4\] " "Pin Q2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[4] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[3\] " "Pin Q2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[3] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[2\] " "Pin Q2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[2] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[1\] " "Pin Q2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[1] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[0\] " "Pin Q2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q2[0] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 224 1016 1192 240 "Q2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[7\] " "Pin Q3\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[7] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[6\] " "Pin Q3\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[6] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[5\] " "Pin Q3\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[5] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[4\] " "Pin Q3\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[4] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[3\] " "Pin Q3\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[3] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[2\] " "Pin Q3\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[2] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[1\] " "Pin Q3\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[1] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[0\] " "Pin Q3\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Q3[0] } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 240 1016 1192 256 "Q3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 176 216 384 192 "CLK" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLRN " "Pin CLRN not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CLRN } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 216 384 208 "CLRN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742309413762 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1742309413762 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arch.sdc " "Synopsys Design Constraints File file not found: 'arch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742309413826 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742309413826 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742309413829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742309413838 ""}  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 176 216 384 192 "CLK" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742309413838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLRN (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node CLRN (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742309413839 ""}  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CLRN } } } { "alu_ROM.bdf" "" { Schematic "D:/Code/Quartus/computer_arch/design/alu_ROM.bdf" { { 192 216 384 208 "CLRN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742309413839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742309413873 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742309413873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742309413873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742309413873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742309413874 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742309413874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742309413874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742309413874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742309413881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1742309413881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742309413881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 0 56 0 " "Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 0 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1742309413882 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1742309413882 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1742309413882 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742309413882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742309413882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742309413882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742309413882 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1742309413882 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1742309413882 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742309413894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742309414176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742309414220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742309414226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742309414540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742309414540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742309414577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y10 X34_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } { { "loc" "" { Generic "D:/Code/Quartus/computer_arch/design/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19"} 23 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1742309414807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742309414807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742309414950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1742309414951 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742309414951 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1742309414957 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742309414958 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[7\] 0 " "Pin \"Q0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[6\] 0 " "Pin \"Q0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[5\] 0 " "Pin \"Q0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[4\] 0 " "Pin \"Q0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[3\] 0 " "Pin \"Q0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[2\] 0 " "Pin \"Q0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[1\] 0 " "Pin \"Q0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0\[0\] 0 " "Pin \"Q0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[23\] 0 " "Pin \"uIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[22\] 0 " "Pin \"uIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[21\] 0 " "Pin \"uIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[20\] 0 " "Pin \"uIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[19\] 0 " "Pin \"uIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[18\] 0 " "Pin \"uIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[17\] 0 " "Pin \"uIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[16\] 0 " "Pin \"uIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[15\] 0 " "Pin \"uIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[14\] 0 " "Pin \"uIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[13\] 0 " "Pin \"uIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[12\] 0 " "Pin \"uIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[11\] 0 " "Pin \"uIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[10\] 0 " "Pin \"uIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[9\] 0 " "Pin \"uIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[8\] 0 " "Pin \"uIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[7\] 0 " "Pin \"uIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[6\] 0 " "Pin \"uIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[5\] 0 " "Pin \"uIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[4\] 0 " "Pin \"uIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[3\] 0 " "Pin \"uIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[2\] 0 " "Pin \"uIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[1\] 0 " "Pin \"uIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[0\] 0 " "Pin \"uIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[7\] 0 " "Pin \"Q1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[6\] 0 " "Pin \"Q1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[5\] 0 " "Pin \"Q1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[4\] 0 " "Pin \"Q1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[3\] 0 " "Pin \"Q1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[2\] 0 " "Pin \"Q1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[1\] 0 " "Pin \"Q1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[0\] 0 " "Pin \"Q1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[7\] 0 " "Pin \"Q2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[6\] 0 " "Pin \"Q2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[5\] 0 " "Pin \"Q2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[4\] 0 " "Pin \"Q2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[3\] 0 " "Pin \"Q2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[2\] 0 " "Pin \"Q2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[1\] 0 " "Pin \"Q2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[0\] 0 " "Pin \"Q2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[7\] 0 " "Pin \"Q3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[6\] 0 " "Pin \"Q3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[5\] 0 " "Pin \"Q3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[4\] 0 " "Pin \"Q3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[3\] 0 " "Pin \"Q3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[2\] 0 " "Pin \"Q3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[1\] 0 " "Pin \"Q3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3\[0\] 0 " "Pin \"Q3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742309414962 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1742309414962 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742309415024 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742309415033 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742309415090 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742309415169 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742309415171 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1742309415190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/Quartus/computer_arch/design/output_files/arch.fit.smsg " "Generated suppressed messages file D:/Code/Quartus/computer_arch/design/output_files/arch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742309415236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742309415345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 22:50:15 2025 " "Processing ended: Tue Mar 18 22:50:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742309415345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742309415345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742309415345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742309415345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742309416109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742309416110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 22:50:16 2025 " "Processing started: Tue Mar 18 22:50:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742309416110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742309416110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off arch -c arch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742309416110 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742309416432 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742309416447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742309416607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 22:50:16 2025 " "Processing ended: Tue Mar 18 22:50:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742309416607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742309416607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742309416607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742309416607 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742309417197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742309417478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 22:50:17 2025 " "Processing started: Tue Mar 18 22:50:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742309417478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742309417478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arch -c arch " "Command: quartus_sta arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742309417478 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1742309417539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742309417627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742309417646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742309417646 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arch.sdc " "Synopsys Design Constraints File file not found: 'arch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1742309417693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1742309417693 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417694 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417694 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1742309417695 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1742309417701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1742309417704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.740 " "Worst-case setup slack is -14.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.740      -486.869 CLK  " "  -14.740      -486.869 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742309417706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CLK  " "    0.499         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742309417708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742309417709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742309417710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.277 " "Worst-case minimum pulse width slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277      -134.165 CLK  " "   -2.277      -134.165 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742309417713 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1742309417735 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1742309417736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1742309417745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.906 " "Worst-case setup slack is -4.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.906      -160.601 CLK  " "   -4.906      -160.601 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742309417746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742309417749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742309417751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742309417753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -86.916 CLK  " "   -1.423       -86.916 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742309417755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742309417755 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1742309417779 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742309417793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742309417793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742309417825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 22:50:17 2025 " "Processing ended: Tue Mar 18 22:50:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742309417825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742309417825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742309417825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742309417825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742309418599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742309418600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 22:50:18 2025 " "Processing started: Tue Mar 18 22:50:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742309418600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742309418600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arch -c arch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742309418600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arch.vo D:/Code/Quartus/computer_arch/design/simulation/modelsim/ simulation " "Generated file arch.vo in folder \"D:/Code/Quartus/computer_arch/design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742309418799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4532 " "Peak virtual memory: 4532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742309418818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 22:50:18 2025 " "Processing ended: Tue Mar 18 22:50:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742309418818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742309418818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742309418818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742309418818 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742309419388 ""}
