INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/aes_enc_only/aes_enc_only.sim/sim_1/synth/timing/enc_testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_core
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/aes_enc_only/aes_enc_only.srcs/sources_1/new/aes_enc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_core
WARNING: [VRFC 10-1195] overwriting previous definition of module aes_enc_core [C:/College/Thesis/AES_2018/aes_enc_only/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/aes_enc_only/aes_enc_only.srcs/sim_1/new/enc_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_testbench
