// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "12/13/2021 18:39:57"
                                                                                
// Verilog Test Bench template for design : test_module
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 10 ps
module test_module_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg			clk_in;
reg			reset_in;
reg	[7:0]	data_in;
// wires                                               

wire	[7:0]	out_0;
wire	[7:0]	out_1;
wire	[7:0]	out_2;
wire	[7:0]	out_3;

wire			out_valid_0;
wire			out_valid_1;
wire			out_valid_2;
wire			out_valid_3;

//localparam period = 20;
// assign statements (if any)                          
test_module i1 (
// port map - connection between master ports and signals/registers   
	.clk_in(clk_in),
	.reset_in(reset_in),
	.data_in(data_in),
	.out_0(out_0), .out_1(out_1), .out_2(out_2), .out_3(out_3),	
	.out_valid_0(out_valid_0), .out_valid_1(out_valid_1), .out_valid_2(out_valid_2), .out_valid_3(out_valid_3)
);

// generate the clock
initial begin
	clk_in = 1'b0;
	forever #1 clk_in = ~clk_in;
end

// Generate the reset
initial begin
	reset_in = 1'b1;
	#4
	reset_in = 1'b0;
end

initial                                                
begin                                                  
// code that executes only once   
/*	#4	data_in = 8'd1;
	#2	data_in = 8'd2;
	#2	data_in = 8'd1;
	#2	data_in = 8'd2;
	#2	data_in = 8'd1;
	#2	data_in = 8'd2;
	#2	data_in = 8'd1;*/
                     
	#4	data_in = 8'd1;
	#2	data_in = 8'd2;
	#2	data_in = 8'd3;
	#2	data_in = 8'd4;
	#2	data_in = 8'd3;
	#2	data_in = 8'd2;
	#2	data_in = 8'd3;
	#2	data_in = 8'd4;
	#2	data_in = 8'd3;
	#2	data_in = 8'd4;
	
	$display("Running testbench");   
end 
                                                   
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)     
begin    
                                             
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

