

================================================================
== Vivado HLS Report for 'LOAD_IFM'
================================================================
* Date:           Fri Aug  2 15:40:44 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        LURAM-Test
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.722|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      3|       0|     621|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        -|      -|     327|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     327|     696|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |top_mac_muladd_5ncud_U454  |top_mac_muladd_5ncud  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_258_p2                 |     *    |      3|  0|  20|          32|          32|
    |i_5_fu_298_p2                   |     +    |      0|  0|  11|           1|           3|
    |indvar_flatten_next5_fu_292_p2  |     +    |      0|  0|  73|          66|           1|
    |indvar_flatten_op_fu_479_p2     |     +    |      0|  0|  71|          64|           1|
    |j_4_fu_380_p2                   |     +    |      0|  0|  38|           1|          31|
    |m_2_fu_473_p2                   |     +    |      0|  0|  38|          31|           1|
    |tmp_t_mid1_fu_345_p2            |     +    |      0|  0|  11|           3|           3|
    |ap_block_state2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten5_fu_287_p2     |   icmp   |      0|  0|  50|          66|          66|
    |exitcond_flatten_fu_304_p2      |   icmp   |      0|  0|  29|          64|          64|
    |tmp_19_mid1_fu_325_p2           |   icmp   |      0|  0|   9|           3|           2|
    |tmp_20_fu_282_p2                |   icmp   |      0|  0|  20|          32|          32|
    |tmp_22_mid_fu_272_p2            |   icmp   |      0|  0|  20|          32|           1|
    |tmp_s_fu_331_p2                 |   icmp   |      0|  0|   9|           3|           2|
    |grp_fu_493_p1                   |  select  |      0|  0|   9|           1|           9|
    |i_mid2_fu_372_p3                |  select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_485_p3   |  select  |      0|  0|  64|           1|           1|
    |j_mid2_fu_418_p3                |  select  |      0|  0|  31|           1|          31|
    |j_mid_fu_309_p3                 |  select  |      0|  0|  31|           1|           1|
    |m_mid2_fu_386_p3                |  select  |      0|  0|  31|           1|          31|
    |m_mid_fu_317_p3                 |  select  |      0|  0|  31|           1|           1|
    |tmp_19_mid2_fu_337_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_22_mid1_fu_365_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_33_fu_398_p3                |  select  |      0|  0|   9|           1|           1|
    |tmp_t_mid2_fu_357_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_t_fu_351_p2                 |    xor   |      0|  0|   4|           3|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      3|  0| 621|         413|         327|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |i_reg_206                |   9|          2|    3|          6|
    |indvar_flatten5_reg_195  |   9|          2|   66|        132|
    |indvar_flatten_reg_217   |   9|          2|   64|        128|
    |input_dma_I_TDATA_blk_n  |   9|          2|    1|          2|
    |j_reg_228                |   9|          2|   31|         62|
    |m_reg_239                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|  197|        396|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |bound_reg_507            |  64|   0|   64|          0|
    |i_reg_206                |   3|   0|    3|          0|
    |indvar_flatten5_reg_195  |  66|   0|   66|          0|
    |indvar_flatten_reg_217   |  64|   0|   64|          0|
    |j_reg_228                |  31|   0|   31|          0|
    |m_reg_239                |  31|   0|   31|          0|
    |tmp_22_mid_reg_517       |   1|   0|    1|          0|
    |tmp_reg_512              |  64|   0|   66|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 327|   0|  329|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_done             | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|input_dma_I_TDATA   |  in |   64|    axis    | input_dma_I_V_data |    pointer   |
|input_dma_I_TVALID  |  in |    1|    axis    | input_dma_I_V_data |    pointer   |
|input_dma_I_TREADY  | out |    1|    axis    | input_dma_I_V_last |    pointer   |
|input_dma_I_TLAST   |  in |    1|    axis    | input_dma_I_V_last |    pointer   |
|IFM_0_address0      | out |    8|  ap_memory |        IFM_0       |     array    |
|IFM_0_ce0           | out |    1|  ap_memory |        IFM_0       |     array    |
|IFM_0_we0           | out |    1|  ap_memory |        IFM_0       |     array    |
|IFM_0_d0            | out |   32|  ap_memory |        IFM_0       |     array    |
|IFM_1_address0      | out |    8|  ap_memory |        IFM_1       |     array    |
|IFM_1_ce0           | out |    1|  ap_memory |        IFM_1       |     array    |
|IFM_1_we0           | out |    1|  ap_memory |        IFM_1       |     array    |
|IFM_1_d0            | out |   32|  ap_memory |        IFM_1       |     array    |
|IFM_2_address0      | out |    8|  ap_memory |        IFM_2       |     array    |
|IFM_2_ce0           | out |    1|  ap_memory |        IFM_2       |     array    |
|IFM_2_we0           | out |    1|  ap_memory |        IFM_2       |     array    |
|IFM_2_d0            | out |   32|  ap_memory |        IFM_2       |     array    |
|IFM_3_address0      | out |    8|  ap_memory |        IFM_3       |     array    |
|IFM_3_ce0           | out |    1|  ap_memory |        IFM_3       |     array    |
|IFM_3_we0           | out |    1|  ap_memory |        IFM_3       |     array    |
|IFM_3_d0            | out |   32|  ap_memory |        IFM_3       |     array    |
|IFM_4_address0      | out |    8|  ap_memory |        IFM_4       |     array    |
|IFM_4_ce0           | out |    1|  ap_memory |        IFM_4       |     array    |
|IFM_4_we0           | out |    1|  ap_memory |        IFM_4       |     array    |
|IFM_4_d0            | out |   32|  ap_memory |        IFM_4       |     array    |
|IFM_5_address0      | out |    8|  ap_memory |        IFM_5       |     array    |
|IFM_5_ce0           | out |    1|  ap_memory |        IFM_5       |     array    |
|IFM_5_we0           | out |    1|  ap_memory |        IFM_5       |     array    |
|IFM_5_d0            | out |   32|  ap_memory |        IFM_5       |     array    |
|IFM_6_address0      | out |    8|  ap_memory |        IFM_6       |     array    |
|IFM_6_ce0           | out |    1|  ap_memory |        IFM_6       |     array    |
|IFM_6_we0           | out |    1|  ap_memory |        IFM_6       |     array    |
|IFM_6_d0            | out |   32|  ap_memory |        IFM_6       |     array    |
|custom_Tr           |  in |   32|   ap_none  |      custom_Tr     |    scalar    |
|custom_Tc           |  in |   32|   ap_none  |      custom_Tc     |    scalar    |
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten5)
	2  / (!exitcond_flatten5)
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)"   --->   Operation 4 'read' 'custom_Tc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)"   --->   Operation 5 'read' 'custom_Tr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_dma_I_V_data, i1* %input_dma_I_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cast = zext i32 %custom_Tr_read to i64"   --->   Operation 7 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %custom_Tc_read to i64"   --->   Operation 8 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast1"   --->   Operation 9 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i66 @_ssdm_op_BitConcatenate.i66.i64.i2(i64 %bound, i2 0)"   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%tmp_22_mid = icmp sgt i32 %custom_Tc_read, 0" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 11 'icmp' 'tmp_22_mid' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:57]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 6.72>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i66 [ 0, %0 ], [ %indvar_flatten_next5, %._crit_edge ]"   --->   Operation 13 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_mid2, %._crit_edge ]" [LURAM-Test/TEST_REF.cpp:57]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_mid2, %._crit_edge ]" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 16 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%m = phi i31 [ 0, %0 ], [ %m_2, %._crit_edge ]"   --->   Operation 17 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%m_cast = zext i31 %m to i32" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 18 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%tmp_20 = icmp slt i32 %m_cast, %custom_Tc_read" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 19 'icmp' 'tmp_20' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%exitcond_flatten5 = icmp eq i66 %indvar_flatten5, %tmp"   --->   Operation 20 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.10ns)   --->   "%indvar_flatten_next5 = add i66 %indvar_flatten5, 1"   --->   Operation 21 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %5, label %.preheader.preheader"   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.67ns)   --->   "%i_5 = add i3 1, %i" [LURAM-Test/TEST_REF.cpp:57]   --->   Operation 23 'add' 'i_5' <Predicate = (!exitcond_flatten5)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 24 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.41ns)   --->   "%j_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 25 'select' 'j_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node m_mid2)   --->   "%m_mid = select i1 %exitcond_flatten, i31 0, i31 %m" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 26 'select' 'm_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.58ns)   --->   "%tmp_19_mid1 = icmp eq i3 %i_5, 3" [LURAM-Test/TEST_REF.cpp:70]   --->   Operation 27 'icmp' 'tmp_19_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.58ns)   --->   "%tmp_s = icmp eq i3 %i, 3" [LURAM-Test/TEST_REF.cpp:70]   --->   Operation 28 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.17ns)   --->   "%tmp_19_mid2 = select i1 %exitcond_flatten, i1 %tmp_19_mid1, i1 %tmp_s" [LURAM-Test/TEST_REF.cpp:70]   --->   Operation 29 'select' 'tmp_19_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.67ns)   --->   "%tmp_t_mid1 = add i3 -3, %i" [LURAM-Test/TEST_REF.cpp:57]   --->   Operation 30 'add' 'tmp_t_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_t_mid2)   --->   "%tmp_t = xor i3 %i, -4" [LURAM-Test/TEST_REF.cpp:57]   --->   Operation 31 'xor' 'tmp_t' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.20ns) (out node of the LUT)   --->   "%tmp_t_mid2 = select i1 %exitcond_flatten, i3 %tmp_t_mid1, i3 %tmp_t" [LURAM-Test/TEST_REF.cpp:57]   --->   Operation 32 'select' 'tmp_t_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.17ns)   --->   "%tmp_22_mid1 = select i1 %exitcond_flatten, i1 %tmp_22_mid, i1 %tmp_20" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 33 'select' 'tmp_22_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.20ns)   --->   "%i_mid2 = select i1 %exitcond_flatten, i3 %i_5, i3 %i" [LURAM-Test/TEST_REF.cpp:57]   --->   Operation 34 'select' 'i_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%j_4 = add i31 1, %j_mid" [LURAM-Test/TEST_REF.cpp:58]   --->   Operation 35 'add' 'j_4' <Predicate = (!exitcond_flatten5)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.41ns) (out node of the LUT)   --->   "%m_mid2 = select i1 %tmp_22_mid1, i31 %m_mid, i31 0" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 36 'select' 'm_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_32 = trunc i31 %j to i9" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 37 'trunc' 'tmp_32' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_33 = select i1 %exitcond_flatten, i9 0, i9 %tmp_32" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 38 'select' 'tmp_33' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_34 = trunc i31 %j_4 to i9" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 39 'trunc' 'tmp_34' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns) (out node of the LUT)   --->   "%tmp_35 = select i1 %tmp_22_mid1, i9 %tmp_33, i9 %tmp_34" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 40 'select' 'tmp_35' <Predicate = (!exitcond_flatten5)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.49ns)   --->   "%tmp_23 = mul i9 13, %tmp_35" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 41 'mul' 'tmp_23' <Predicate = (!exitcond_flatten5)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.41ns)   --->   "%j_mid2 = select i1 %tmp_22_mid1, i31 %j_mid, i31 %j_4" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 42 'select' 'j_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 43 'specregionbegin' 'tmp_21' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:62]   --->   Operation 44 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_23 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %input_dma_I_V_data, i1* %input_dma_I_V_last)"   --->   Operation 45 'read' 'empty_23' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i64, i1 } %empty_23, 0"   --->   Operation 46 'extractvalue' 'tmp_data' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %tmp_data to i32" [LURAM-Test/TEST_REF.cpp:66]   --->   Operation 47 'trunc' 'tmp_36' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ifm_input_dma_data_d = bitcast i32 %tmp_36 to float" [LURAM-Test/TEST_REF.cpp:66]   --->   Operation 48 'bitcast' 'ifm_input_dma_data_d' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ifm_input_dma_data_d_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data, i32 32, i32 63)" [LURAM-Test/TEST_REF.cpp:66]   --->   Operation 49 'partselect' 'ifm_input_dma_data_d_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ifm_input_dma_data_d_1 = bitcast i32 %ifm_input_dma_data_d_2 to float" [LURAM-Test/TEST_REF.cpp:66]   --->   Operation 50 'bitcast' 'ifm_input_dma_data_d_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i31 %m_mid2 to i9" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 51 'trunc' 'tmp_37' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.03ns)   --->   "%tmp_24 = add i9 %tmp_23, %tmp_37" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 52 'add' 'tmp_24' <Predicate = (!exitcond_flatten5)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i9 %tmp_24 to i64" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 53 'sext' 'tmp_27_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%IFM_0_addr = getelementptr [169 x float]* %IFM_0, i64 0, i64 %tmp_27_cast" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 54 'getelementptr' 'IFM_0_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%IFM_1_addr = getelementptr [169 x float]* %IFM_1, i64 0, i64 %tmp_27_cast" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 55 'getelementptr' 'IFM_1_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%IFM_2_addr = getelementptr [169 x float]* %IFM_2, i64 0, i64 %tmp_27_cast" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 56 'getelementptr' 'IFM_2_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%IFM_3_addr = getelementptr [169 x float]* %IFM_3, i64 0, i64 %tmp_27_cast" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 57 'getelementptr' 'IFM_3_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%IFM_4_addr = getelementptr [169 x float]* %IFM_4, i64 0, i64 %tmp_27_cast" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 58 'getelementptr' 'IFM_4_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%IFM_5_addr = getelementptr [169 x float]* %IFM_5, i64 0, i64 %tmp_27_cast" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 59 'getelementptr' 'IFM_5_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%IFM_6_addr = getelementptr [169 x float]* %IFM_6, i64 0, i64 %tmp_27_cast" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 60 'getelementptr' 'IFM_6_addr' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.72ns)   --->   "switch i3 %i_mid2, label %branch10 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
  ]" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 61 'switch' <Predicate = (!exitcond_flatten5)> <Delay = 0.72>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "store float %ifm_input_dma_data_d, float* %IFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 62 'store' <Predicate = (!exitcond_flatten5 & i_mid2 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 63 'br' <Predicate = (!exitcond_flatten5 & i_mid2 == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "store float %ifm_input_dma_data_d, float* %IFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 64 'store' <Predicate = (!exitcond_flatten5 & i_mid2 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 65 'br' <Predicate = (!exitcond_flatten5 & i_mid2 == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.23ns)   --->   "store float %ifm_input_dma_data_d, float* %IFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 66 'store' <Predicate = (!exitcond_flatten5 & i_mid2 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 67 'br' <Predicate = (!exitcond_flatten5 & i_mid2 == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.23ns)   --->   "store float %ifm_input_dma_data_d, float* %IFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 68 'store' <Predicate = (!exitcond_flatten5 & i_mid2 != 0 & i_mid2 != 1 & i_mid2 != 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:67]   --->   Operation 69 'br' <Predicate = (!exitcond_flatten5 & i_mid2 != 0 & i_mid2 != 1 & i_mid2 != 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_19_mid2, label %._crit_edge, label %3" [LURAM-Test/TEST_REF.cpp:70]   --->   Operation 70 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.58ns)   --->   "switch i3 %tmp_t_mid2, label %branch6 [
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 71 'switch' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2)> <Delay = 0.58>
ST_2 : Operation 72 [1/1] (1.23ns)   --->   "store float %ifm_input_dma_data_d_1, float* %IFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 72 'store' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2 & tmp_t_mid2 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 73 'br' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2 & tmp_t_mid2 == 5)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "store float %ifm_input_dma_data_d_1, float* %IFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 74 'store' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2 & tmp_t_mid2 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 75 'br' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2 & tmp_t_mid2 == 4)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "store float %ifm_input_dma_data_d_1, float* %IFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 76 'store' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2 & tmp_t_mid2 != 4 & tmp_t_mid2 != 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 77 'br' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2 & tmp_t_mid2 != 4 & tmp_t_mid2 != 5)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge" [LURAM-Test/TEST_REF.cpp:71]   --->   Operation 78 'br' <Predicate = (!exitcond_flatten5 & !tmp_19_mid2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_21)" [LURAM-Test/TEST_REF.cpp:72]   --->   Operation 79 'specregionend' 'empty' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.00ns)   --->   "%m_2 = add i31 %m_mid2, 1" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 80 'add' 'm_2' <Predicate = (!exitcond_flatten5)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Operation 81 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op"   --->   Operation 82 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten5)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:60]   --->   Operation 83 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:75]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_dma_I_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_dma_I_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IFM_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ custom_Tr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ custom_Tc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
custom_Tc_read         (read           ) [ 0010]
custom_Tr_read         (read           ) [ 0000]
StgValue_6             (specinterface  ) [ 0000]
cast                   (zext           ) [ 0000]
cast1                  (zext           ) [ 0000]
bound                  (mul            ) [ 0010]
tmp                    (bitconcatenate ) [ 0010]
tmp_22_mid             (icmp           ) [ 0010]
StgValue_12            (br             ) [ 0110]
indvar_flatten5        (phi            ) [ 0010]
i                      (phi            ) [ 0010]
indvar_flatten         (phi            ) [ 0010]
j                      (phi            ) [ 0010]
m                      (phi            ) [ 0010]
m_cast                 (zext           ) [ 0000]
tmp_20                 (icmp           ) [ 0000]
exitcond_flatten5      (icmp           ) [ 0010]
indvar_flatten_next5   (add            ) [ 0110]
StgValue_22            (br             ) [ 0000]
i_5                    (add            ) [ 0000]
exitcond_flatten       (icmp           ) [ 0000]
j_mid                  (select         ) [ 0000]
m_mid                  (select         ) [ 0000]
tmp_19_mid1            (icmp           ) [ 0000]
tmp_s                  (icmp           ) [ 0000]
tmp_19_mid2            (select         ) [ 0010]
tmp_t_mid1             (add            ) [ 0000]
tmp_t                  (xor            ) [ 0000]
tmp_t_mid2             (select         ) [ 0010]
tmp_22_mid1            (select         ) [ 0000]
i_mid2                 (select         ) [ 0110]
j_4                    (add            ) [ 0000]
m_mid2                 (select         ) [ 0000]
tmp_32                 (trunc          ) [ 0000]
tmp_33                 (select         ) [ 0000]
tmp_34                 (trunc          ) [ 0000]
tmp_35                 (select         ) [ 0000]
tmp_23                 (mul            ) [ 0000]
j_mid2                 (select         ) [ 0110]
tmp_21                 (specregionbegin) [ 0000]
StgValue_44            (specpipeline   ) [ 0000]
empty_23               (read           ) [ 0000]
tmp_data               (extractvalue   ) [ 0000]
tmp_36                 (trunc          ) [ 0000]
ifm_input_dma_data_d   (bitcast        ) [ 0000]
ifm_input_dma_data_d_2 (partselect     ) [ 0000]
ifm_input_dma_data_d_1 (bitcast        ) [ 0000]
tmp_37                 (trunc          ) [ 0000]
tmp_24                 (add            ) [ 0000]
tmp_27_cast            (sext           ) [ 0000]
IFM_0_addr             (getelementptr  ) [ 0000]
IFM_1_addr             (getelementptr  ) [ 0000]
IFM_2_addr             (getelementptr  ) [ 0000]
IFM_3_addr             (getelementptr  ) [ 0000]
IFM_4_addr             (getelementptr  ) [ 0000]
IFM_5_addr             (getelementptr  ) [ 0000]
IFM_6_addr             (getelementptr  ) [ 0000]
StgValue_61            (switch         ) [ 0000]
StgValue_62            (store          ) [ 0000]
StgValue_63            (br             ) [ 0000]
StgValue_64            (store          ) [ 0000]
StgValue_65            (br             ) [ 0000]
StgValue_66            (store          ) [ 0000]
StgValue_67            (br             ) [ 0000]
StgValue_68            (store          ) [ 0000]
StgValue_69            (br             ) [ 0000]
StgValue_70            (br             ) [ 0000]
StgValue_71            (switch         ) [ 0000]
StgValue_72            (store          ) [ 0000]
StgValue_73            (br             ) [ 0000]
StgValue_74            (store          ) [ 0000]
StgValue_75            (br             ) [ 0000]
StgValue_76            (store          ) [ 0000]
StgValue_77            (br             ) [ 0000]
StgValue_78            (br             ) [ 0000]
empty                  (specregionend  ) [ 0000]
m_2                    (add            ) [ 0110]
indvar_flatten_op      (add            ) [ 0000]
indvar_flatten_next    (select         ) [ 0110]
StgValue_83            (br             ) [ 0110]
StgValue_84            (ret            ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_dma_I_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dma_I_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_dma_I_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dma_I_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFM_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFM_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IFM_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IFM_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IFM_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="IFM_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IFM_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="custom_Tr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom_Tr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="custom_Tc">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom_Tc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i64.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="custom_Tc_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="custom_Tc_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="custom_Tr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="custom_Tr_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_23_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="65" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="IFM_0_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_0_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="IFM_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_1_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="IFM_2_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_2_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="IFM_3_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_3_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="IFM_4_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_4_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="IFM_5_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_5_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="IFM_6_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_6_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_62_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="StgValue_64_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="StgValue_66_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="StgValue_68_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_72_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="StgValue_74_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="StgValue_76_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten5_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="66" slack="1"/>
<pin id="197" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten5_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="66" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="indvar_flatten_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_flatten_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="j_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="1"/>
<pin id="230" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="31" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="m_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="1"/>
<pin id="241" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="m_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="31" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cast1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bound_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="66" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_22_mid_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_mid/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="m_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_20_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond_flatten5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="66" slack="0"/>
<pin id="289" dir="0" index="1" bw="66" slack="1"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten_next5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="66" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exitcond_flatten_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="j_mid_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="31" slack="0"/>
<pin id="312" dir="0" index="2" bw="31" slack="0"/>
<pin id="313" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="m_mid_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="31" slack="0"/>
<pin id="320" dir="0" index="2" bw="31" slack="0"/>
<pin id="321" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_19_mid1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_mid1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_19_mid2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19_mid2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_t_mid1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_t_mid1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_t_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_t/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_t_mid2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_t_mid2/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_22_mid1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22_mid1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_mid2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="3" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="j_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="31" slack="0"/>
<pin id="383" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="m_mid2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="31" slack="0"/>
<pin id="389" dir="0" index="2" bw="31" slack="0"/>
<pin id="390" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_32_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_33_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="9" slack="0"/>
<pin id="401" dir="0" index="2" bw="9" slack="0"/>
<pin id="402" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_34_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_35_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="9" slack="0"/>
<pin id="413" dir="0" index="2" bw="9" slack="0"/>
<pin id="414" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="j_mid2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="31" slack="0"/>
<pin id="421" dir="0" index="2" bw="31" slack="0"/>
<pin id="422" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_data_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="65" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_36_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="ifm_input_dma_data_d_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ifm_input_dma_data_d/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="ifm_input_dma_data_d_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ifm_input_dma_data_d_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="ifm_input_dma_data_d_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ifm_input_dma_data_d_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_37_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_27_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="m_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="indvar_flatten_op_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="indvar_flatten_next_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="0"/>
<pin id="488" dir="0" index="2" bw="64" slack="0"/>
<pin id="489" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="493" class="1007" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="9" slack="0"/>
<pin id="496" dir="0" index="2" bw="9" slack="0"/>
<pin id="497" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_23/2 tmp_24/2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="custom_Tc_read_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="custom_Tc_read "/>
</bind>
</comp>

<comp id="507" class="1005" name="bound_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="66" slack="1"/>
<pin id="514" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_22_mid_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_mid "/>
</bind>
</comp>

<comp id="525" class="1005" name="indvar_flatten_next5_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="66" slack="0"/>
<pin id="527" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="536" class="1005" name="i_mid2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="j_mid2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="31" slack="0"/>
<pin id="543" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="m_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="indvar_flatten_next_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="118" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="111" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="104" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="125" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="139" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="132" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="146" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="90" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="84" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="84" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="243" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="199" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="199" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="210" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="221" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="232" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="304" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="243" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="298" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="210" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="304" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="325" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="210" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="210" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="304" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="345" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="304" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="282" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="304" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="298" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="210" pin="4"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="309" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="365" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="317" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="232" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="304" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="380" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="365" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="398" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="365" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="309" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="380" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="96" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="448"><net_src comp="72" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="426" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="74" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="442" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="462"><net_src comp="386" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="477"><net_src comp="386" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="221" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="82" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="304" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="82" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="60" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="410" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="459" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="493" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="505"><net_src comp="84" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="510"><net_src comp="258" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="515"><net_src comp="264" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="520"><net_src comp="272" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="528"><net_src comp="292" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="539"><net_src comp="372" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="544"><net_src comp="418" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="549"><net_src comp="473" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="554"><net_src comp="485" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="221" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_dma_I_V_data | {}
	Port: input_dma_I_V_last | {}
	Port: IFM_0 | {2 }
	Port: IFM_1 | {2 }
	Port: IFM_2 | {2 }
	Port: IFM_3 | {2 }
	Port: IFM_4 | {2 }
	Port: IFM_5 | {2 }
	Port: IFM_6 | {2 }
 - Input state : 
	Port: LOAD_IFM : input_dma_I_V_data | {2 }
	Port: LOAD_IFM : input_dma_I_V_last | {2 }
	Port: LOAD_IFM : IFM_0 | {}
	Port: LOAD_IFM : IFM_1 | {}
	Port: LOAD_IFM : IFM_2 | {}
	Port: LOAD_IFM : IFM_3 | {}
	Port: LOAD_IFM : IFM_4 | {}
	Port: LOAD_IFM : IFM_5 | {}
	Port: LOAD_IFM : IFM_6 | {}
	Port: LOAD_IFM : custom_Tr | {1 }
	Port: LOAD_IFM : custom_Tc | {1 }
  - Chain level:
	State 1
		bound : 1
		tmp : 2
	State 2
		m_cast : 1
		tmp_20 : 2
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		StgValue_22 : 2
		i_5 : 1
		exitcond_flatten : 1
		j_mid : 2
		m_mid : 2
		tmp_19_mid1 : 2
		tmp_s : 1
		tmp_19_mid2 : 3
		tmp_t_mid1 : 1
		tmp_t : 1
		tmp_t_mid2 : 2
		tmp_22_mid1 : 3
		i_mid2 : 2
		j_4 : 3
		m_mid2 : 4
		tmp_32 : 1
		tmp_33 : 2
		tmp_34 : 4
		tmp_35 : 5
		tmp_23 : 6
		j_mid2 : 4
		tmp_36 : 1
		ifm_input_dma_data_d : 2
		ifm_input_dma_data_d_2 : 1
		ifm_input_dma_data_d_1 : 2
		tmp_37 : 5
		tmp_24 : 7
		tmp_27_cast : 8
		IFM_0_addr : 9
		IFM_1_addr : 9
		IFM_2_addr : 9
		IFM_3_addr : 9
		IFM_4_addr : 9
		IFM_5_addr : 9
		IFM_6_addr : 9
		StgValue_61 : 3
		StgValue_62 : 10
		StgValue_64 : 10
		StgValue_66 : 10
		StgValue_68 : 10
		StgValue_70 : 4
		StgValue_71 : 3
		StgValue_72 : 10
		StgValue_74 : 10
		StgValue_76 : 10
		empty : 1
		m_2 : 5
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |  indvar_flatten_next5_fu_292  |    0    |    0    |    73   |
|          |           i_5_fu_298          |    0    |    0    |    11   |
|    add   |       tmp_t_mid1_fu_345       |    0    |    0    |    11   |
|          |           j_4_fu_380          |    0    |    0    |    38   |
|          |           m_2_fu_473          |    0    |    0    |    38   |
|          |    indvar_flatten_op_fu_479   |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|          |          j_mid_fu_309         |    0    |    0    |    31   |
|          |          m_mid_fu_317         |    0    |    0    |    31   |
|          |       tmp_19_mid2_fu_337      |    0    |    0    |    2    |
|          |       tmp_t_mid2_fu_357       |    0    |    0    |    3    |
|          |       tmp_22_mid1_fu_365      |    0    |    0    |    2    |
|  select  |         i_mid2_fu_372         |    0    |    0    |    3    |
|          |         m_mid2_fu_386         |    0    |    0    |    31   |
|          |         tmp_33_fu_398         |    0    |    0    |    9    |
|          |         tmp_35_fu_410         |    0    |    0    |    9    |
|          |         j_mid2_fu_418         |    0    |    0    |    31   |
|          |   indvar_flatten_next_fu_485  |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_22_mid_fu_272       |    0    |    0    |    20   |
|          |         tmp_20_fu_282         |    0    |    0    |    20   |
|   icmp   |    exitcond_flatten5_fu_287   |    0    |    0    |    50   |
|          |    exitcond_flatten_fu_304    |    0    |    0    |    29   |
|          |       tmp_19_mid1_fu_325      |    0    |    0    |    9    |
|          |          tmp_s_fu_331         |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          bound_fu_258         |    3    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    xor   |          tmp_t_fu_351         |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_493          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   custom_Tc_read_read_fu_84   |    0    |    0    |    0    |
|   read   |   custom_Tr_read_read_fu_90   |    0    |    0    |    0    |
|          |      empty_23_read_fu_96      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          cast_fu_250          |    0    |    0    |    0    |
|   zext   |          cast1_fu_254         |    0    |    0    |    0    |
|          |         m_cast_fu_278         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_264          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_32_fu_394         |    0    |    0    |    0    |
|   trunc  |         tmp_34_fu_406         |    0    |    0    |    0    |
|          |         tmp_36_fu_430         |    0    |    0    |    0    |
|          |         tmp_37_fu_459         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|extractvalue|        tmp_data_fu_426        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect| ifm_input_dma_data_d_2_fu_442 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       tmp_27_cast_fu_463      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |    0    |   618   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        bound_reg_507       |   64   |
|   custom_Tc_read_reg_502   |   32   |
|       i_mid2_reg_536       |    3   |
|          i_reg_206         |    3   |
|   indvar_flatten5_reg_195  |   66   |
|indvar_flatten_next5_reg_525|   66   |
| indvar_flatten_next_reg_551|   64   |
|   indvar_flatten_reg_217   |   64   |
|       j_mid2_reg_541       |   31   |
|          j_reg_228         |   31   |
|         m_2_reg_546        |   31   |
|          m_reg_239         |   31   |
|     tmp_22_mid_reg_517     |    1   |
|         tmp_reg_512        |   66   |
+----------------------------+--------+
|            Total           |   553  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   618  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   553  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   553  |   618  |
+-----------+--------+--------+--------+
