-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MatrixMult_NoCache_matrixSlicer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_matrix_a_0_AWVALID : OUT STD_LOGIC;
    m_axi_matrix_a_0_AWREADY : IN STD_LOGIC;
    m_axi_matrix_a_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_matrix_a_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_matrix_a_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_a_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_a_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_a_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_a_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_a_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_a_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_a_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_WVALID : OUT STD_LOGIC;
    m_axi_matrix_a_0_WREADY : IN STD_LOGIC;
    m_axi_matrix_a_0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_matrix_a_0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_a_0_WLAST : OUT STD_LOGIC;
    m_axi_matrix_a_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_ARVALID : OUT STD_LOGIC;
    m_axi_matrix_a_0_ARREADY : IN STD_LOGIC;
    m_axi_matrix_a_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_matrix_a_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_matrix_a_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_a_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_a_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_a_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_a_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_a_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_a_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_a_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_RVALID : IN STD_LOGIC;
    m_axi_matrix_a_0_RREADY : OUT STD_LOGIC;
    m_axi_matrix_a_0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_matrix_a_0_RLAST : IN STD_LOGIC;
    m_axi_matrix_a_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_matrix_a_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_a_0_BVALID : IN STD_LOGIC;
    m_axi_matrix_a_0_BREADY : OUT STD_LOGIC;
    m_axi_matrix_a_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_a_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_a_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_AWVALID : OUT STD_LOGIC;
    m_axi_matrix_b_0_AWREADY : IN STD_LOGIC;
    m_axi_matrix_b_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_matrix_b_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_matrix_b_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_b_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_b_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_b_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_b_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_b_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_b_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_b_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_WVALID : OUT STD_LOGIC;
    m_axi_matrix_b_0_WREADY : IN STD_LOGIC;
    m_axi_matrix_b_0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_matrix_b_0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_b_0_WLAST : OUT STD_LOGIC;
    m_axi_matrix_b_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_ARVALID : OUT STD_LOGIC;
    m_axi_matrix_b_0_ARREADY : IN STD_LOGIC;
    m_axi_matrix_b_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_matrix_b_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_matrix_b_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_b_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_b_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_b_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_b_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_matrix_b_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_b_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_matrix_b_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_RVALID : IN STD_LOGIC;
    m_axi_matrix_b_0_RREADY : OUT STD_LOGIC;
    m_axi_matrix_b_0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_matrix_b_0_RLAST : IN STD_LOGIC;
    m_axi_matrix_b_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_matrix_b_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_b_0_BVALID : IN STD_LOGIC;
    m_axi_matrix_b_0_BREADY : OUT STD_LOGIC;
    m_axi_matrix_b_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_matrix_b_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_matrix_b_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_ce : IN STD_LOGIC;
    matrix_in_1 : IN STD_LOGIC_VECTOR (63 downto 0);
    matrix_in_2 : IN STD_LOGIC_VECTOR (63 downto 0);
    size : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_a_blk_n_AR : OUT STD_LOGIC;
    matrix_a_blk_n_R : OUT STD_LOGIC;
    matrix_b_blk_n_AR : OUT STD_LOGIC;
    matrix_b_blk_n_R : OUT STD_LOGIC );
end;


architecture behav of MatrixMult_NoCache_matrixSlicer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp7 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp8 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal arow : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal offset_a : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal bcol : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_grp1 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15_grp6 : BOOLEAN;
    signal ap_block_pp0_stage0_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp11 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp11_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp11 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10_grp3 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp3 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp14 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp14_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp14 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp16 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp16_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp16 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp19 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp19_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp19 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp21 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp21_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp21 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_grp5 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage14_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_grp24 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp24_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp24 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_grp25 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp25_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp25 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_grp27 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp27_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp27 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9_grp29 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp29_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp29 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_grp15 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp15_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp15 : BOOLEAN;
    signal ap_block_pp0_stage10_grp32 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp32_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp32 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11_grp33 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp33_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp33 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12_grp35 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp35_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp35 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13_grp37 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp37_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp37 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_grp2 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp2 : BOOLEAN;
    signal ap_block_pp0_stage15_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_grp10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp10_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp10 : BOOLEAN;
    signal ap_block_pp0_stage1_grp12 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp12_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp12 : BOOLEAN;
    signal ap_block_pp0_stage2_grp13 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp13 : BOOLEAN;
    signal ap_block_pp0_stage11_grp4 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage3_grp17 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp17_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp17 : BOOLEAN;
    signal ap_block_pp0_stage4_grp20 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp20_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp20 : BOOLEAN;
    signal ap_block_pp0_stage5_grp22 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp22_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp22 : BOOLEAN;
    signal ap_block_pp0_stage6_grp23 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp23_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp23 : BOOLEAN;
    signal ap_block_pp0_stage15_grp8 : BOOLEAN;
    signal ap_block_pp0_stage7_grp26 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp26_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp26 : BOOLEAN;
    signal ap_block_pp0_stage8_grp28 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp28_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp28 : BOOLEAN;
    signal ap_block_pp0_stage9_grp30 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp30_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp30 : BOOLEAN;
    signal ap_block_pp0_stage10_grp31 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp31_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp31 : BOOLEAN;
    signal ap_block_pp0_stage3_grp18 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp18_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp18 : BOOLEAN;
    signal ap_block_pp0_stage11_grp34 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp34_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp34 : BOOLEAN;
    signal ap_block_pp0_stage12_grp36 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp36_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp36 : BOOLEAN;
    signal ap_block_pp0_stage13_grp38 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp38_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp38 : BOOLEAN;
    signal size_read_reg_770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal arow_load_reg_778 : STD_LOGIC_VECTOR (12 downto 0);
    signal size_cast1_fu_148_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal size_cast1_reg_784 : STD_LOGIC_VECTOR (28 downto 0);
    signal offset_a_load_reg_797 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal offset_a_load_cast_fu_160_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal offset_a_load_cast_reg_803 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln32_fu_164_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln32_reg_810 : STD_LOGIC_VECTOR (12 downto 0);
    signal bcol_load_reg_816 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal arow_load_cast7_fu_174_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal arow_load_cast7_reg_822 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln33_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln33_reg_828 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln35_fu_185_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln35_reg_832 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_709_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln27_reg_838 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal zext_ln28_1_fu_191_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln28_1_reg_843 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln27_2_fu_194_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln27_2_reg_849 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln36_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_855 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln38_fu_205_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln38_reg_859 : STD_LOGIC_VECTOR (12 downto 0);
    signal matrix_in_1_read_reg_865 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal size_cast3_fu_210_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal size_cast3_reg_873 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_716_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln28_reg_886 : STD_LOGIC_VECTOR (28 downto 0);
    signal matrix_in_2_read_reg_891 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal matrix_a_addr_reg_899 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_723_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln27_5_reg_910 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln27_fu_306_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln27_reg_915 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal matrix_b_addr_reg_921 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_731_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln28_2_reg_932 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln28_fu_345_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln28_reg_937 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal matrix_a_addr_1_reg_943 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_739_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln27_7_reg_954 : STD_LOGIC_VECTOR (29 downto 0);
    signal matrix_b_addr_1_reg_959 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp0 : BOOLEAN;
    signal grp_fu_748_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln28_4_reg_970 : STD_LOGIC_VECTOR (29 downto 0);
    signal matrix_a_addr_2_reg_975 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9_11001_grp29 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp0 : BOOLEAN;
    signal grp_fu_756_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln27_9_reg_986 : STD_LOGIC_VECTOR (29 downto 0);
    signal matrix_b_addr_2_reg_991 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10_11001_grp31 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp0 : BOOLEAN;
    signal grp_fu_763_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln28_6_reg_1002 : STD_LOGIC_VECTOR (29 downto 0);
    signal matrix_a_addr_3_reg_1007 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11_11001_grp33 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp0 : BOOLEAN;
    signal matrix_b_addr_3_reg_1018 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12_11001_grp36 : BOOLEAN;
    signal matrix_a_addr_read_reg_1024 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state31_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal matrix_a_addr_read_1_reg_1029 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage15_11001_grp6 : BOOLEAN;
    signal matrix_b_addr_read_reg_1034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage15_11001_grp7 : BOOLEAN;
    signal matrix_a_addr_read_2_reg_1039 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp9 : BOOLEAN;
    signal matrix_b_addr_read_1_reg_1044 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp10 : BOOLEAN;
    signal matrix_a_addr_read_3_reg_1049 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_11001_grp11 : BOOLEAN;
    signal matrix_b_addr_read_2_reg_1054 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_11001_grp12 : BOOLEAN;
    signal matrix_b_addr_read_3_reg_1059 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage2_11001_grp13 : BOOLEAN;
    signal matrix_a_addr_1_read_reg_1064 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage2_11001_grp14 : BOOLEAN;
    signal matrix_a_addr_1_read_1_reg_1069 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage3_11001_grp16 : BOOLEAN;
    signal matrix_b_addr_1_read_reg_1074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage3_11001_grp17 : BOOLEAN;
    signal matrix_a_addr_1_read_2_reg_1079 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage4_11001_grp19 : BOOLEAN;
    signal matrix_b_addr_1_read_1_reg_1084 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage4_11001_grp20 : BOOLEAN;
    signal matrix_a_addr_1_read_3_reg_1089 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage5_11001_grp21 : BOOLEAN;
    signal matrix_b_addr_1_read_2_reg_1094 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage5_11001_grp22 : BOOLEAN;
    signal matrix_b_addr_1_read_3_reg_1099 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage6_11001_grp23 : BOOLEAN;
    signal matrix_a_addr_2_read_reg_1104 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage6_11001_grp24 : BOOLEAN;
    signal matrix_a_addr_2_read_1_reg_1109 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_11001_grp25 : BOOLEAN;
    signal matrix_b_addr_2_read_reg_1114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_11001_grp26 : BOOLEAN;
    signal matrix_a_addr_2_read_2_reg_1119 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage8_11001_grp27 : BOOLEAN;
    signal matrix_b_addr_2_read_1_reg_1124 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage8_11001_grp28 : BOOLEAN;
    signal matrix_a_addr_2_read_3_reg_1129 : STD_LOGIC_VECTOR (15 downto 0);
    signal matrix_b_addr_2_read_2_reg_1134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage9_11001_grp30 : BOOLEAN;
    signal matrix_b_addr_2_read_3_reg_1139 : STD_LOGIC_VECTOR (15 downto 0);
    signal matrix_a_addr_3_read_reg_1144 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage10_11001_grp32 : BOOLEAN;
    signal matrix_a_addr_3_read_1_reg_1149 : STD_LOGIC_VECTOR (15 downto 0);
    signal matrix_b_addr_3_read_reg_1154 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage11_11001_grp34 : BOOLEAN;
    signal matrix_a_addr_3_read_2_reg_1159 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage12_11001_grp35 : BOOLEAN;
    signal matrix_b_addr_3_read_1_reg_1164 : STD_LOGIC_VECTOR (15 downto 0);
    signal matrix_a_addr_3_read_3_reg_1169 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage13_11001_grp37 : BOOLEAN;
    signal matrix_b_addr_3_read_2_reg_1174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage13_11001_grp38 : BOOLEAN;
    signal ap_port_reg_matrix_in_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_port_reg_matrix_in_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_offset_a_new_0_reg_122 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_bcol_new_0_reg_133 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln27_fu_273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal sext_ln28_fu_319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal sext_ln27_1_fu_358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal sext_ln28_1_fu_394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_grp0 : BOOLEAN;
    signal sext_ln27_2_fu_430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln28_2_fu_466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln27_3_fu_502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln28_3_fu_538_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp15 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp18 : BOOLEAN;
    signal select_ln39_fu_244_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal zext_ln33_fu_177_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal zext_ln36_fu_197_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal shl_ln_fu_213_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_224_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln39_fu_230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln39_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_224_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_263_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln1_fu_283_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_294_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_294_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_309_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln27_1_fu_329_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_340_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_340_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_1_fu_348_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln28_1_fu_368_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_379_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_379_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln28_1_fu_384_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln27_2_fu_404_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_415_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_415_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_2_fu_420_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_block_pp0_stage9_grp0 : BOOLEAN;
    signal shl_ln28_2_fu_440_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_451_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_451_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln28_2_fu_456_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_block_pp0_stage10_grp0 : BOOLEAN;
    signal shl_ln27_3_fu_476_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_487_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_487_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_3_fu_492_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_block_pp0_stage11_grp0 : BOOLEAN;
    signal shl_ln28_3_fu_512_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_523_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_523_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln28_3_fu_528_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_709_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_709_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_709_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_716_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_716_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_716_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_723_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_723_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_723_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_723_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_731_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_731_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_731_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_739_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_739_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_739_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_739_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_748_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_748_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_748_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_756_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_756_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_756_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_763_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_763_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_763_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_763_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_224_ce : STD_LOGIC;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal grp_fu_294_ce : STD_LOGIC;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal grp_fu_340_ce : STD_LOGIC;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal grp_fu_379_ce : STD_LOGIC;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal grp_fu_415_ce : STD_LOGIC;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal grp_fu_451_ce : STD_LOGIC;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal grp_fu_487_ce : STD_LOGIC;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal grp_fu_523_ce : STD_LOGIC;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal grp_fu_709_ce : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal grp_fu_716_ce : STD_LOGIC;
    signal grp_fu_723_ce : STD_LOGIC;
    signal grp_fu_731_ce : STD_LOGIC;
    signal grp_fu_739_ce : STD_LOGIC;
    signal grp_fu_748_ce : STD_LOGIC;
    signal grp_fu_756_ce : STD_LOGIC;
    signal grp_fu_763_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_709_p00 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_709_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_716_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_716_p20 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_723_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_731_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_739_p20 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_739_p30 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_748_p30 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_condition_4291 : BOOLEAN;
    signal ap_condition_857 : BOOLEAN;
    signal ap_condition_4298 : BOOLEAN;
    signal ap_condition_4302 : BOOLEAN;
    signal ap_condition_4306 : BOOLEAN;
    signal ap_condition_4310 : BOOLEAN;
    signal ap_condition_4314 : BOOLEAN;
    signal ap_condition_4318 : BOOLEAN;
    signal ap_condition_4322 : BOOLEAN;
    signal ap_condition_4326 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component MatrixMult_NoCache_add_64ns_64ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component MatrixMult_NoCache_mac_muladd_16ns_13ns_13ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component MatrixMult_NoCache_ama_addmuladd_13ns_1ns_16ns_13ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component MatrixMult_NoCache_ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;



begin
    add_64ns_64ns_64_2_1_U1 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_224_p0,
        din1 => ap_port_reg_matrix_in_1,
        ce => grp_fu_224_ce,
        dout => grp_fu_224_p2);

    add_64ns_64ns_64_2_1_U2 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_294_p0,
        din1 => ap_port_reg_matrix_in_2,
        ce => grp_fu_294_ce,
        dout => grp_fu_294_p2);

    add_64ns_64ns_64_2_1_U3 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_340_p0,
        din1 => matrix_in_1_read_reg_865,
        ce => grp_fu_340_ce,
        dout => grp_fu_340_p2);

    add_64ns_64ns_64_2_1_U4 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_379_p0,
        din1 => matrix_in_2_read_reg_891,
        ce => grp_fu_379_ce,
        dout => grp_fu_379_p2);

    add_64ns_64ns_64_2_1_U5 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_415_p0,
        din1 => matrix_in_1_read_reg_865,
        ce => grp_fu_415_ce,
        dout => grp_fu_415_p2);

    add_64ns_64ns_64_2_1_U6 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_451_p0,
        din1 => matrix_in_2_read_reg_891,
        ce => grp_fu_451_ce,
        dout => grp_fu_451_p2);

    add_64ns_64ns_64_2_1_U7 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_487_p0,
        din1 => matrix_in_1_read_reg_865,
        ce => grp_fu_487_ce,
        dout => grp_fu_487_p2);

    add_64ns_64ns_64_2_1_U8 : component MatrixMult_NoCache_add_64ns_64ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_523_p0,
        din1 => matrix_in_2_read_reg_891,
        ce => grp_fu_523_ce,
        dout => grp_fu_523_p2);

    mac_muladd_16ns_13ns_13ns_29_4_1_U9 : component MatrixMult_NoCache_mac_muladd_16ns_13ns_13ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        din2_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_709_p0,
        din1 => grp_fu_709_p1,
        din2 => grp_fu_709_p2,
        ce => grp_fu_709_ce,
        dout => grp_fu_709_p3);

    mac_muladd_16ns_13ns_13ns_29_4_1_U10 : component MatrixMult_NoCache_mac_muladd_16ns_13ns_13ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        din2_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_716_p0,
        din1 => grp_fu_716_p1,
        din2 => grp_fu_716_p2,
        ce => grp_fu_716_ce,
        dout => grp_fu_716_p3);

    ama_addmuladd_13ns_1ns_16ns_13ns_29_4_1_U11 : component MatrixMult_NoCache_ama_addmuladd_13ns_1ns_16ns_13ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        din3_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_723_p0,
        din1 => grp_fu_723_p1,
        din2 => grp_fu_723_p2,
        din3 => grp_fu_723_p3,
        ce => grp_fu_723_ce,
        dout => grp_fu_723_p4);

    ama_addmuladd_13ns_1ns_16ns_13ns_29_4_1_U12 : component MatrixMult_NoCache_ama_addmuladd_13ns_1ns_16ns_13ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        din3_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_731_p0,
        din1 => grp_fu_731_p1,
        din2 => grp_fu_731_p2,
        din3 => grp_fu_731_p3,
        ce => grp_fu_731_ce,
        dout => grp_fu_731_p4);

    ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1_U13 : component MatrixMult_NoCache_ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 2,
        din2_WIDTH => 16,
        din3_WIDTH => 13,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_739_p0,
        din1 => grp_fu_739_p1,
        din2 => grp_fu_739_p2,
        din3 => grp_fu_739_p3,
        ce => grp_fu_739_ce,
        dout => grp_fu_739_p4);

    ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1_U14 : component MatrixMult_NoCache_ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 2,
        din2_WIDTH => 16,
        din3_WIDTH => 13,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_748_p0,
        din1 => grp_fu_748_p1,
        din2 => grp_fu_748_p2,
        din3 => grp_fu_748_p3,
        ce => grp_fu_748_ce,
        dout => grp_fu_748_p4);

    ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1_U15 : component MatrixMult_NoCache_ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 2,
        din2_WIDTH => 16,
        din3_WIDTH => 13,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_756_p0,
        din1 => grp_fu_756_p1,
        din2 => grp_fu_756_p2,
        din3 => grp_fu_756_p3,
        ce => grp_fu_756_ce,
        dout => grp_fu_756_p4);

    ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1_U16 : component MatrixMult_NoCache_ama_addmuladd_13ns_2ns_16ns_13ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 2,
        din2_WIDTH => 16,
        din3_WIDTH => 13,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_763_p0,
        din1 => grp_fu_763_p1,
        din2 => grp_fu_763_p2,
        din3 => grp_fu_763_p3,
        ce => grp_fu_763_ce,
        dout => grp_fu_763_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_0;
            else
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp10_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp10_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp10_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10)) then 
                        ap_block_pp0_stage0_subdone_grp10_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp31_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp31_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp31_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31)) then 
                        ap_block_pp0_stage10_subdone_grp31_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp32_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp32_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp32_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32)) then 
                        ap_block_pp0_stage10_subdone_grp32_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3)) then 
                        ap_block_pp0_stage10_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp33_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp33_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp33_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33)) then 
                        ap_block_pp0_stage11_subdone_grp33_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp34_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp34_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp34_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34)) then 
                        ap_block_pp0_stage11_subdone_grp34_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4)) then 
                        ap_block_pp0_stage11_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp35_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp35_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp35_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35)) then 
                        ap_block_pp0_stage12_subdone_grp35_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp36_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp36_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp36_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36)) then 
                        ap_block_pp0_stage12_subdone_grp36_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp37_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp37_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp37_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp37)) then 
                        ap_block_pp0_stage13_subdone_grp37_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp38_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp38_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp38_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp38)) then 
                        ap_block_pp0_stage13_subdone_grp38_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage14_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage14_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then 
                        ap_block_pp0_stage14_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5)) then 
                        ap_block_pp0_stage14_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp6)) then 
                        ap_block_pp0_stage15_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp7)) then 
                        ap_block_pp0_stage15_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp8)) then 
                        ap_block_pp0_stage15_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp11_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp11_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp11_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11)) then 
                        ap_block_pp0_stage1_subdone_grp11_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp12_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp12_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp12_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12)) then 
                        ap_block_pp0_stage1_subdone_grp12_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13)) then 
                        ap_block_pp0_stage2_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp14_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp14_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp14_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14)) then 
                        ap_block_pp0_stage2_subdone_grp14_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp15_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp15_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp15_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15)) then 
                        ap_block_pp0_stage2_subdone_grp15_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp16_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp16_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp16_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16)) then 
                        ap_block_pp0_stage3_subdone_grp16_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp17_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp17_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp17_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17)) then 
                        ap_block_pp0_stage3_subdone_grp17_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp18_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18)) then 
                        ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp19_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp19_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp19_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19)) then 
                        ap_block_pp0_stage4_subdone_grp19_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp20_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp20_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp20_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20)) then 
                        ap_block_pp0_stage4_subdone_grp20_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp21_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp21_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp21_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21)) then 
                        ap_block_pp0_stage5_subdone_grp21_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp22_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp22_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp22_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22)) then 
                        ap_block_pp0_stage5_subdone_grp22_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1)) then 
                        ap_block_pp0_stage6_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp23_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp23_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp23_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23)) then 
                        ap_block_pp0_stage6_subdone_grp23_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp24_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp24_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp24_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24)) then 
                        ap_block_pp0_stage6_subdone_grp24_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp25_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp25_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp25_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25)) then 
                        ap_block_pp0_stage7_subdone_grp25_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp26_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp26_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp26_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26)) then 
                        ap_block_pp0_stage7_subdone_grp26_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2)) then 
                        ap_block_pp0_stage7_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp27_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp27_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp27_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27)) then 
                        ap_block_pp0_stage8_subdone_grp27_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp28_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp28_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp28_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28)) then 
                        ap_block_pp0_stage8_subdone_grp28_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp29_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp29_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp29_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29)) then 
                        ap_block_pp0_stage9_subdone_grp29_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp30_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp30_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp30_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30)) then 
                        ap_block_pp0_stage9_subdone_grp30_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_bcol_new_0_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4291)) then
                if ((icmp_ln36_reg_855 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_bcol_new_0_reg_133 <= ap_const_lv13_0;
                elsif ((icmp_ln36_reg_855 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_bcol_new_0_reg_133 <= add_ln35_reg_832;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_offset_a_new_0_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((icmp_ln33_reg_828 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_offset_a_new_0_reg_122 <= ap_const_lv13_0;
                elsif ((icmp_ln33_reg_828 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_offset_a_new_0_reg_122 <= add_ln32_reg_810;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                add_ln27_5_reg_910 <= grp_fu_723_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                add_ln27_7_reg_954 <= grp_fu_739_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then
                add_ln27_9_reg_986 <= grp_fu_756_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                add_ln27_reg_838 <= grp_fu_709_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                add_ln28_2_reg_932 <= grp_fu_731_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                add_ln28_4_reg_970 <= grp_fu_748_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0))) then
                add_ln28_6_reg_1002 <= grp_fu_763_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                add_ln28_reg_886 <= grp_fu_716_p3;
                offset_a <= ap_phi_reg_pp0_iter0_offset_a_new_0_reg_122;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                add_ln32_reg_810 <= add_ln32_fu_164_p2;
                    offset_a_load_cast_reg_803(12 downto 0) <= offset_a_load_cast_fu_160_p1(12 downto 0);
                offset_a_load_reg_797 <= offset_a;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                add_ln35_reg_832 <= add_ln35_fu_185_p2;
                    arow_load_cast7_reg_822(12 downto 0) <= arow_load_cast7_fu_174_p1(12 downto 0);
                bcol_load_reg_816 <= bcol;
                icmp_ln33_reg_828 <= icmp_ln33_fu_180_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                add_ln38_reg_859 <= add_ln38_fu_205_p2;
                icmp_ln36_reg_855 <= icmp_ln36_fu_200_p2;
                    zext_ln27_2_reg_849(12 downto 0) <= zext_ln27_2_fu_194_p1(12 downto 0);
                    zext_ln28_1_reg_843(12 downto 0) <= zext_ln28_1_fu_191_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_matrix_in_1 <= matrix_in_1;
                ap_port_reg_matrix_in_2 <= matrix_in_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_reg_855 = ap_const_lv1_0) and (icmp_ln33_reg_828 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                arow <= select_ln39_fu_244_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                arow_load_reg_778 <= arow;
                    size_cast1_reg_784(15 downto 0) <= size_cast1_fu_148_p1(15 downto 0);
                size_read_reg_770 <= size;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_reg_828 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                bcol <= ap_phi_reg_pp0_iter0_bcol_new_0_reg_133;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp16))) then
                matrix_a_addr_1_read_1_reg_1069 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp19))) then
                matrix_a_addr_1_read_2_reg_1079 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp21))) then
                matrix_a_addr_1_read_3_reg_1089 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp14))) then
                matrix_a_addr_1_read_reg_1064 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                matrix_a_addr_1_reg_943 <= sext_ln27_1_fu_358_p1;
                    zext_ln28_reg_937(12 downto 0) <= zext_ln28_fu_345_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp25))) then
                matrix_a_addr_2_read_1_reg_1109 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp27))) then
                matrix_a_addr_2_read_2_reg_1119 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg))) then
                matrix_a_addr_2_read_3_reg_1129 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp24))) then
                matrix_a_addr_2_read_reg_1104 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg))) then
                matrix_a_addr_2_reg_975 <= sext_ln27_2_fu_430_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp33))) then
                matrix_a_addr_3_read_1_reg_1149 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp35))) then
                matrix_a_addr_3_read_2_reg_1159 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp37_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp37))) then
                matrix_a_addr_3_read_3_reg_1169 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp32))) then
                matrix_a_addr_3_read_reg_1144 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp33))) then
                matrix_a_addr_3_reg_1007 <= sext_ln27_3_fu_502_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp6))) then
                matrix_a_addr_read_1_reg_1029 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9))) then
                matrix_a_addr_read_2_reg_1039 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp11))) then
                matrix_a_addr_read_3_reg_1049 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                matrix_a_addr_read_reg_1024 <= m_axi_matrix_a_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                matrix_a_addr_reg_899 <= sext_ln27_fu_273_p1;
                matrix_in_2_read_reg_891 <= ap_port_reg_matrix_in_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp20))) then
                matrix_b_addr_1_read_1_reg_1084 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp22))) then
                matrix_b_addr_1_read_2_reg_1094 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp23))) then
                matrix_b_addr_1_read_3_reg_1099 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp17))) then
                matrix_b_addr_1_read_reg_1074 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                matrix_b_addr_1_reg_959 <= sext_ln28_1_fu_394_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp28))) then
                matrix_b_addr_2_read_1_reg_1124 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp30))) then
                matrix_b_addr_2_read_2_reg_1134 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp31))) then
                matrix_b_addr_2_read_3_reg_1139 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp26))) then
                matrix_b_addr_2_read_reg_1114 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp31))) then
                matrix_b_addr_2_reg_991 <= sext_ln28_2_fu_466_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp36))) then
                matrix_b_addr_3_read_1_reg_1164 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp38_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp38))) then
                matrix_b_addr_3_read_2_reg_1174 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp34))) then
                matrix_b_addr_3_read_reg_1154 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp36))) then
                matrix_b_addr_3_reg_1018 <= sext_ln28_3_fu_538_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp10))) then
                matrix_b_addr_read_1_reg_1044 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp12))) then
                matrix_b_addr_read_2_reg_1054 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp13))) then
                matrix_b_addr_read_3_reg_1059 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp7))) then
                matrix_b_addr_read_reg_1034 <= m_axi_matrix_b_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                matrix_b_addr_reg_921 <= sext_ln28_fu_319_p1;
                    zext_ln27_reg_915(12 downto 0) <= zext_ln27_fu_306_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                matrix_in_1_read_reg_865 <= ap_port_reg_matrix_in_1;
                    size_cast3_reg_873(15 downto 0) <= size_cast3_fu_210_p1(15 downto 0);
            end if;
        end if;
    end process;
    size_cast1_reg_784(28 downto 16) <= "0000000000000";
    offset_a_load_cast_reg_803(28 downto 13) <= "0000000000000000";
    arow_load_cast7_reg_822(13) <= '0';
    zext_ln28_1_reg_843(28 downto 13) <= "0000000000000000";
    zext_ln27_2_reg_849(13) <= '0';
    size_cast3_reg_873(29 downto 16) <= "00000000000000";
    zext_ln27_reg_915(29 downto 13) <= "00000000000000000";
    zext_ln28_reg_937(29 downto 13) <= "00000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage15_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_idle_pp0_1to1, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if (((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln32_fu_164_p2 <= std_logic_vector(unsigned(offset_a) + unsigned(ap_const_lv13_4));
    add_ln35_fu_185_p2 <= std_logic_vector(unsigned(bcol) + unsigned(ap_const_lv13_4));
    add_ln38_fu_205_p2 <= std_logic_vector(unsigned(arow_load_reg_778) + unsigned(ap_const_lv13_4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_block_pp0_stage0_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg))));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp10_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage0_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp10 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp9 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_block_pp0_stage0_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg)))));
    end process;


    ap_block_pp0_stage0_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage0_subdone_grp10_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage0_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp10 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp9 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg)));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp3_done_reg, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_pp0_stage10_subdone_grp31_done_reg)
    begin
                ap_block_pp0_stage10_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg)))) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3_done_reg)));
    end process;

        ap_block_pp0_stage10_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_grp3_assign_proc : process(m_axi_matrix_a_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp3_done_reg)
    begin
                ap_block_pp0_stage10_11001_grp3 <= ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage10_11001_grp31_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage10_subdone_grp31_done_reg)
    begin
                ap_block_pp0_stage10_11001_grp31 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage10_11001_grp32_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage10_subdone_grp32_done_reg)
    begin
                ap_block_pp0_stage10_11001_grp32 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg));
    end process;

        ap_block_pp0_stage10_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp32 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp3_done_reg, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_pp0_stage10_subdone_grp31_done_reg)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg)))) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3_done_reg)));
    end process;


    ap_block_pp0_stage10_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage10_subdone_grp3_assign_proc : process(m_axi_matrix_a_0_ARREADY, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp3_done_reg)
    begin
                ap_block_pp0_stage10_subdone_grp3 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3_done_reg)));
    end process;


    ap_block_pp0_stage10_subdone_grp31_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage10_subdone_grp31_done_reg)
    begin
                ap_block_pp0_stage10_subdone_grp31 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage10_subdone_grp32_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage10_subdone_grp32_done_reg)
    begin
                ap_block_pp0_stage10_subdone_grp32 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg)));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_ARREADY, m_axi_matrix_b_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_pp0_stage11_subdone_grp4_done_reg, ap_block_pp0_stage11_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage11_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage11_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_grp33_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage11_subdone_grp33_done_reg)
    begin
                ap_block_pp0_stage11_11001_grp33 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg));
    end process;


    ap_block_pp0_stage11_11001_grp34_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage11_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage11_11001_grp34 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage11_11001_grp4_assign_proc : process(m_axi_matrix_b_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp4_done_reg)
    begin
                ap_block_pp0_stage11_11001_grp4 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0));
    end process;

        ap_block_pp0_stage11_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_ARREADY, m_axi_matrix_b_0_RVALID, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_pp0_stage11_subdone_grp4_done_reg, ap_block_pp0_stage11_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage11_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage11_subdone_grp33_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage11_subdone_grp33_done_reg)
    begin
                ap_block_pp0_stage11_subdone_grp33 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg)));
    end process;


    ap_block_pp0_stage11_subdone_grp34_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage11_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage11_subdone_grp34 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage11_subdone_grp4_assign_proc : process(m_axi_matrix_b_0_ARREADY, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp4_done_reg)
    begin
                ap_block_pp0_stage11_subdone_grp4 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage12_subdone_grp35_done_reg, ap_block_pp0_stage12_subdone_grp36_done_reg)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35_done_reg))));
    end process;


    ap_block_pp0_stage12_11001_grp35_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage12_subdone_grp35_done_reg)
    begin
                ap_block_pp0_stage12_11001_grp35 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35_done_reg));
    end process;


    ap_block_pp0_stage12_11001_grp36_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage12_subdone_grp36_done_reg)
    begin
                ap_block_pp0_stage12_11001_grp36 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage12_grp35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_grp36 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage12_subdone_grp35_done_reg, ap_block_pp0_stage12_subdone_grp36_done_reg)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35_done_reg)))));
    end process;


    ap_block_pp0_stage12_subdone_grp35_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage12_subdone_grp35_done_reg)
    begin
                ap_block_pp0_stage12_subdone_grp35 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35_done_reg)));
    end process;


    ap_block_pp0_stage12_subdone_grp36_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage12_subdone_grp36_done_reg)
    begin
                ap_block_pp0_stage12_subdone_grp36 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage13_11001_grp37_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage13_subdone_grp37_done_reg)
    begin
                ap_block_pp0_stage13_11001_grp37 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp37_done_reg));
    end process;


    ap_block_pp0_stage13_11001_grp38_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage13_subdone_grp38_done_reg)
    begin
                ap_block_pp0_stage13_11001_grp38 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp38_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage13_grp37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_grp38 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage13_subdone_grp37_done_reg, ap_block_pp0_stage13_subdone_grp38_done_reg)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp38_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp37_done_reg)))));
    end process;


    ap_block_pp0_stage13_subdone_grp37_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage13_subdone_grp37_done_reg)
    begin
                ap_block_pp0_stage13_subdone_grp37 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp37_done_reg)));
    end process;


    ap_block_pp0_stage13_subdone_grp38_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage13_subdone_grp38_done_reg)
    begin
                ap_block_pp0_stage13_subdone_grp38 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp38_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp5_done_reg, ap_block_state31_pp0_stage14_iter1)
    begin
                ap_block_pp0_stage14_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state31_pp0_stage14_iter1)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5_done_reg)))));
    end process;


    ap_block_pp0_stage14_11001_grp5_assign_proc : process(m_axi_matrix_a_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage14_11001_grp5 <= ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage14_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp5_done_reg, ap_block_state31_pp0_stage14_iter1)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state31_pp0_stage14_iter1)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5_done_reg)))));
    end process;


    ap_block_pp0_stage14_subdone_grp5_assign_proc : process(m_axi_matrix_a_0_ARREADY, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage14_subdone_grp5 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5_done_reg)));
    end process;


    ap_block_pp0_stage15_11001_grp6_assign_proc : process(m_axi_matrix_a_0_RVALID, ap_block_pp0_stage15_subdone_grp6_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001_grp6 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage15_11001_grp7_assign_proc : process(m_axi_matrix_b_0_RVALID, ap_block_pp0_stage15_subdone_grp7_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001_grp7 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp7_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage15_11001_grp8_assign_proc : process(m_axi_matrix_b_0_ARREADY, ap_block_pp0_stage15_subdone_grp8_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001_grp8 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp8_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0));
    end process;

        ap_block_pp0_stage15_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_ARREADY, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage15_subdone_grp6_done_reg, ap_ce, ap_block_pp0_stage15_subdone_grp7_done_reg, ap_block_pp0_stage15_subdone_grp8_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp8_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp7_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp6_done_reg)))));
    end process;


    ap_block_pp0_stage15_subdone_grp6_assign_proc : process(m_axi_matrix_a_0_RVALID, ap_block_pp0_stage15_subdone_grp6_done_reg, ap_ce, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone_grp6 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp6_done_reg)));
    end process;


    ap_block_pp0_stage15_subdone_grp7_assign_proc : process(m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage15_subdone_grp7_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone_grp7 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp7_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage15_subdone_grp8_assign_proc : process(m_axi_matrix_b_0_ARREADY, ap_ce, ap_block_pp0_stage15_subdone_grp8_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone_grp8 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp8_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage1_subdone_grp11_done_reg, ap_block_pp0_stage1_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11_done_reg))));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp11_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage1_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp11 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage1_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp12 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage1_subdone_grp11_done_reg, ap_block_pp0_stage1_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11_done_reg)))));
    end process;


    ap_block_pp0_stage1_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage1_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_subdone_grp11_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage1_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp11 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11_done_reg)));
    end process;


    ap_block_pp0_stage1_subdone_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage1_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp12 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage2_subdone_grp14_done_reg, ap_block_pp0_stage2_subdone_grp15_done_reg, ap_block_pp0_stage2_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg)) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15_done_reg))));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage2_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp13 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage2_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage2_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp14 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, ap_block_pp0_stage2_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp15 <= ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15_done_reg));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage2_subdone_grp14_done_reg, ap_block_pp0_stage2_subdone_grp15_done_reg, ap_block_pp0_stage2_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg)) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15_done_reg)))));
    end process;


    ap_block_pp0_stage2_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage2_subdone_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage2_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp13 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage2_subdone_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage2_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp14 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg)));
    end process;


    ap_block_pp0_stage2_subdone_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, ap_ce, ap_block_pp0_stage2_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp15 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15_done_reg)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_ARREADY, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage3_subdone_grp16_done_reg, ap_block_pp0_stage3_subdone_grp17_done_reg, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16_done_reg))));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage3_subdone_grp16_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp16 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp17_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage3_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp17 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage3_11001_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_ARREADY, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp18 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_ARREADY, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage3_subdone_grp16_done_reg, ap_block_pp0_stage3_subdone_grp17_done_reg, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16_done_reg)))));
    end process;


    ap_block_pp0_stage3_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage3_subdone_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage3_subdone_grp16_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp16 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16_done_reg)));
    end process;


    ap_block_pp0_stage3_subdone_grp17_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage3_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp17 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage3_subdone_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_ARREADY, ap_ce, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp18 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage4_subdone_grp19_done_reg, ap_block_pp0_stage4_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg))));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage4_subdone_grp19_done_reg)
    begin
                ap_block_pp0_stage4_11001_grp19 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage4_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage4_11001_grp20 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage4_subdone_grp19_done_reg, ap_block_pp0_stage4_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg)))));
    end process;


    ap_block_pp0_stage4_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage4_subdone_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage4_subdone_grp19_done_reg)
    begin
                ap_block_pp0_stage4_subdone_grp19 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg)));
    end process;


    ap_block_pp0_stage4_subdone_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage4_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage4_subdone_grp20 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage5_subdone_grp21_done_reg, ap_block_pp0_stage5_subdone_grp22_done_reg)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21_done_reg))));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage5_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp21 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage5_subdone_grp22_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage5_subdone_grp21_done_reg, ap_block_pp0_stage5_subdone_grp22_done_reg)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21_done_reg)))));
    end process;


    ap_block_pp0_stage5_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage5_subdone_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage5_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp21 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21_done_reg)));
    end process;


    ap_block_pp0_stage5_subdone_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage5_subdone_grp22_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp22 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp1_done_reg, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_block_pp0_stage6_subdone_grp23_done_reg)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg)))) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1_done_reg)));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp1_assign_proc : process(m_axi_matrix_a_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp1 <= ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage6_subdone_grp23_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp23 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage6_11001_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage6_subdone_grp24_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp24 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp1_done_reg, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_block_pp0_stage6_subdone_grp23_done_reg)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg)))) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1_done_reg)));
    end process;


    ap_block_pp0_stage6_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage6_subdone_grp1_assign_proc : process(m_axi_matrix_a_0_ARREADY, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp1 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1_done_reg)));
    end process;


    ap_block_pp0_stage6_subdone_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage6_subdone_grp23_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp23 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage6_subdone_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage6_subdone_grp24_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp24 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg)));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_ARREADY, m_axi_matrix_b_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp25_done_reg, ap_block_pp0_stage7_subdone_grp2_done_reg, ap_block_pp0_stage7_subdone_grp26_done_reg)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp2_assign_proc : process(m_axi_matrix_b_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage7_11001_grp2 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage7_11001_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage7_subdone_grp25_done_reg)
    begin
                ap_block_pp0_stage7_11001_grp25 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25_done_reg));
    end process;


    ap_block_pp0_stage7_11001_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage7_subdone_grp26_done_reg)
    begin
                ap_block_pp0_stage7_11001_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_ARREADY, m_axi_matrix_b_0_RVALID, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp25_done_reg, ap_block_pp0_stage7_subdone_grp2_done_reg, ap_block_pp0_stage7_subdone_grp26_done_reg)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage7_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage7_subdone_grp2_assign_proc : process(m_axi_matrix_b_0_ARREADY, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage7_subdone_grp2 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2_done_reg) and (m_axi_matrix_b_0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage7_subdone_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage7_subdone_grp25_done_reg)
    begin
                ap_block_pp0_stage7_subdone_grp25 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25_done_reg)));
    end process;


    ap_block_pp0_stage7_subdone_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage7_subdone_grp26_done_reg)
    begin
                ap_block_pp0_stage7_subdone_grp26 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage8_subdone_grp27_done_reg, ap_block_pp0_stage8_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27_done_reg))));
    end process;

        ap_block_pp0_stage8_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage8_subdone_grp27_done_reg)
    begin
                ap_block_pp0_stage8_11001_grp27 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27_done_reg));
    end process;


    ap_block_pp0_stage8_11001_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage8_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage8_11001_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage8_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp28 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage8_subdone_grp27_done_reg, ap_block_pp0_stage8_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27_done_reg)))));
    end process;


    ap_block_pp0_stage8_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage8_subdone_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage8_subdone_grp27_done_reg)
    begin
                ap_block_pp0_stage8_subdone_grp27 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27_done_reg)));
    end process;


    ap_block_pp0_stage8_subdone_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage8_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage8_subdone_grp28 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage9_subdone_grp29_done_reg, ap_block_pp0_stage9_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg))));
    end process;

        ap_block_pp0_stage9_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage9_subdone_grp29_done_reg)
    begin
                ap_block_pp0_stage9_11001_grp29 <= ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg));
    end process;


    ap_block_pp0_stage9_11001_grp30_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage9_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage9_11001_grp30 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage9_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_grp29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_grp30 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage9_subdone_grp29_done_reg, ap_block_pp0_stage9_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg)))));
    end process;


    ap_block_pp0_stage9_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage9_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage9_subdone_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_RVALID, ap_ce, ap_block_pp0_stage9_subdone_grp29_done_reg)
    begin
                ap_block_pp0_stage9_subdone_grp29 <= ((ap_const_logic_0 = ap_ce) or ((m_axi_matrix_a_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg)));
    end process;


    ap_block_pp0_stage9_subdone_grp30_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_b_0_RVALID, ap_ce, ap_block_pp0_stage9_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage9_subdone_grp30 <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (m_axi_matrix_b_0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_state31_pp0_stage14_iter1_assign_proc : process(m_axi_matrix_b_0_RVALID)
    begin
                ap_block_state31_pp0_stage14_iter1 <= (m_axi_matrix_b_0_RVALID = ap_const_logic_0);
    end process;


    ap_condition_4291_assign_proc : process(ap_ce, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage4, icmp_ln33_reg_828, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg)
    begin
                ap_condition_4291 <= ((icmp_ln33_reg_828 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0));
    end process;


    ap_condition_4298_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp1_done_reg, ap_block_pp0_stage6_11001_grp1)
    begin
                ap_condition_4298 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp1));
    end process;


    ap_condition_4302_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone_grp3_done_reg, ap_block_pp0_stage10_11001_grp3)
    begin
                ap_condition_4302 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp3));
    end process;


    ap_condition_4306_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone_grp5_done_reg, ap_block_pp0_stage14_11001_grp5)
    begin
                ap_condition_4306 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp5));
    end process;


    ap_condition_4310_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp15_done_reg, ap_block_pp0_stage2_11001_grp15)
    begin
                ap_condition_4310 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp15));
    end process;


    ap_condition_4314_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp2_done_reg, ap_block_pp0_stage7_11001_grp2)
    begin
                ap_condition_4314 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp2));
    end process;


    ap_condition_4318_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone_grp4_done_reg, ap_block_pp0_stage11_11001_grp4)
    begin
                ap_condition_4318 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp4));
    end process;


    ap_condition_4322_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone_grp8_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage15_11001_grp8)
    begin
                ap_condition_4322 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp8));
    end process;


    ap_condition_4326_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_pp0_stage3_11001_grp18)
    begin
                ap_condition_4326 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp18));
    end process;


    ap_condition_857_assign_proc : process(ap_ce, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
                ap_condition_857 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= matrix_a_addr_read_reg_1024;
    ap_return_1 <= matrix_a_addr_read_1_reg_1029;
    ap_return_10 <= matrix_a_addr_2_read_2_reg_1119;
    ap_return_11 <= matrix_a_addr_2_read_3_reg_1129;
    ap_return_12 <= matrix_a_addr_3_read_reg_1144;
    ap_return_13 <= matrix_a_addr_3_read_1_reg_1149;
    ap_return_14 <= matrix_a_addr_3_read_2_reg_1159;
    ap_return_15 <= matrix_a_addr_3_read_3_reg_1169;
    ap_return_16 <= matrix_b_addr_read_reg_1034;
    ap_return_17 <= matrix_b_addr_read_1_reg_1044;
    ap_return_18 <= matrix_b_addr_read_2_reg_1054;
    ap_return_19 <= matrix_b_addr_read_3_reg_1059;
    ap_return_2 <= matrix_a_addr_read_2_reg_1039;
    ap_return_20 <= matrix_b_addr_1_read_reg_1074;
    ap_return_21 <= matrix_b_addr_1_read_1_reg_1084;
    ap_return_22 <= matrix_b_addr_1_read_2_reg_1094;
    ap_return_23 <= matrix_b_addr_1_read_3_reg_1099;
    ap_return_24 <= matrix_b_addr_2_read_reg_1114;
    ap_return_25 <= matrix_b_addr_2_read_1_reg_1124;
    ap_return_26 <= matrix_b_addr_2_read_2_reg_1134;
    ap_return_27 <= matrix_b_addr_2_read_3_reg_1139;
    ap_return_28 <= matrix_b_addr_3_read_reg_1154;
    ap_return_29 <= matrix_b_addr_3_read_1_reg_1164;
    ap_return_3 <= matrix_a_addr_read_3_reg_1049;
    ap_return_30 <= matrix_b_addr_3_read_2_reg_1174;
    ap_return_31 <= m_axi_matrix_b_0_RDATA;
    ap_return_4 <= matrix_a_addr_1_read_reg_1064;
    ap_return_5 <= matrix_a_addr_1_read_1_reg_1069;
    ap_return_6 <= matrix_a_addr_1_read_2_reg_1079;
    ap_return_7 <= matrix_a_addr_1_read_3_reg_1089;
    ap_return_8 <= matrix_a_addr_2_read_reg_1104;
    ap_return_9 <= matrix_a_addr_2_read_1_reg_1109;
    arow_load_cast7_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arow_load_reg_778),14));

    grp_fu_224_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))))) then 
            grp_fu_224_ce <= ap_const_logic_1;
        else 
            grp_fu_224_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_224_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_213_p3),64));

    grp_fu_294_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))))) then 
            grp_fu_294_ce <= ap_const_logic_1;
        else 
            grp_fu_294_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_294_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_283_p3),64));

    grp_fu_340_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))))) then 
            grp_fu_340_ce <= ap_const_logic_1;
        else 
            grp_fu_340_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_340_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln27_1_fu_329_p3),64));

    grp_fu_379_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))))) then 
            grp_fu_379_ce <= ap_const_logic_1;
        else 
            grp_fu_379_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_379_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln28_1_fu_368_p3),64));

    grp_fu_415_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone_grp29_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage9_11001_grp29)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))))) then 
            grp_fu_415_ce <= ap_const_logic_1;
        else 
            grp_fu_415_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_415_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln27_2_fu_404_p3),64));

    grp_fu_451_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_pp0_stage9_11001_grp0, ap_block_pp0_stage9_subdone_grp0_done_reg, ap_block_pp0_stage10_11001_grp31)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp31))))) then 
            grp_fu_451_ce <= ap_const_logic_1;
        else 
            grp_fu_451_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_451_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln28_2_fu_440_p3),64));

    grp_fu_487_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_pp0_stage10_11001_grp0, ap_block_pp0_stage10_subdone_grp0_done_reg, ap_block_pp0_stage11_11001_grp33)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp33)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0))))) then 
            grp_fu_487_ce <= ap_const_logic_1;
        else 
            grp_fu_487_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_487_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln27_3_fu_476_p3),64));

    grp_fu_523_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone_grp36_done_reg, ap_block_pp0_stage11_11001_grp0, ap_block_pp0_stage11_subdone_grp0_done_reg, ap_block_pp0_stage12_11001_grp36)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp36)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))))) then 
            grp_fu_523_ce <= ap_const_logic_1;
        else 
            grp_fu_523_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_523_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln28_3_fu_512_p3),64));

    grp_fu_709_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))))) then 
            grp_fu_709_ce <= ap_const_logic_1;
        else 
            grp_fu_709_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_709_p0 <= grp_fu_709_p00(16 - 1 downto 0);
    grp_fu_709_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size),29));
    grp_fu_709_p1 <= grp_fu_709_p10(13 - 1 downto 0);
    grp_fu_709_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arow),29));
    grp_fu_709_p2 <= offset_a_load_cast_reg_803(13 - 1 downto 0);

    grp_fu_716_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))))) then 
            grp_fu_716_ce <= ap_const_logic_1;
        else 
            grp_fu_716_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_716_p0 <= size_cast1_reg_784(16 - 1 downto 0);
    grp_fu_716_p1 <= grp_fu_716_p10(13 - 1 downto 0);
    grp_fu_716_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_a),29));
    grp_fu_716_p2 <= grp_fu_716_p20(13 - 1 downto 0);
    grp_fu_716_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bcol_load_reg_816),29));

    grp_fu_723_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))))) then 
            grp_fu_723_ce <= ap_const_logic_1;
        else 
            grp_fu_723_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_723_p0 <= grp_fu_723_p00(13 - 1 downto 0);
    grp_fu_723_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arow_load_reg_778),14));
    grp_fu_723_p1 <= ap_const_lv14_1(1 - 1 downto 0);
    grp_fu_723_p2 <= size_cast1_reg_784(16 - 1 downto 0);
    grp_fu_723_p3 <= offset_a_load_cast_reg_803(13 - 1 downto 0);

    grp_fu_731_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))))) then 
            grp_fu_731_ce <= ap_const_logic_1;
        else 
            grp_fu_731_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_731_p0 <= grp_fu_731_p00(13 - 1 downto 0);
    grp_fu_731_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_a_load_reg_797),14));
    grp_fu_731_p1 <= ap_const_lv14_1(1 - 1 downto 0);
    grp_fu_731_p2 <= size_cast1_reg_784(16 - 1 downto 0);
    grp_fu_731_p3 <= zext_ln28_1_reg_843(13 - 1 downto 0);

    grp_fu_739_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))))) then 
            grp_fu_739_ce <= ap_const_logic_1;
        else 
            grp_fu_739_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_739_p0 <= arow_load_cast7_reg_822(13 - 1 downto 0);
    grp_fu_739_p1 <= ap_const_lv14_2(2 - 1 downto 0);
    grp_fu_739_p2 <= grp_fu_739_p20(16 - 1 downto 0);
    grp_fu_739_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_read_reg_770),30));
    grp_fu_739_p3 <= grp_fu_739_p30(13 - 1 downto 0);
    grp_fu_739_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_a_load_reg_797),30));

    grp_fu_748_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))))) then 
            grp_fu_748_ce <= ap_const_logic_1;
        else 
            grp_fu_748_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_748_p0 <= zext_ln27_2_reg_849(13 - 1 downto 0);
    grp_fu_748_p1 <= ap_const_lv14_2(2 - 1 downto 0);
    grp_fu_748_p2 <= size_cast3_reg_873(16 - 1 downto 0);
    grp_fu_748_p3 <= grp_fu_748_p30(13 - 1 downto 0);
    grp_fu_748_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bcol_load_reg_816),30));

    grp_fu_756_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage9_11001_grp0, ap_block_pp0_stage9_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))))) then 
            grp_fu_756_ce <= ap_const_logic_1;
        else 
            grp_fu_756_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_756_p0 <= arow_load_cast7_reg_822(13 - 1 downto 0);
    grp_fu_756_p1 <= ap_const_lv14_3(2 - 1 downto 0);
    grp_fu_756_p2 <= size_cast3_reg_873(16 - 1 downto 0);
    grp_fu_756_p3 <= zext_ln27_reg_915(13 - 1 downto 0);

    grp_fu_763_ce_assign_proc : process(ap_ce, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage9_11001_grp0, ap_block_pp0_stage9_subdone_grp0_done_reg, ap_block_pp0_stage10_11001_grp0, ap_block_pp0_stage10_subdone_grp0_done_reg)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0))))) then 
            grp_fu_763_ce <= ap_const_logic_1;
        else 
            grp_fu_763_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_763_p0 <= zext_ln27_2_reg_849(13 - 1 downto 0);
    grp_fu_763_p1 <= ap_const_lv14_3(2 - 1 downto 0);
    grp_fu_763_p2 <= size_cast3_reg_873(16 - 1 downto 0);
    grp_fu_763_p3 <= zext_ln28_reg_937(13 - 1 downto 0);
    icmp_ln33_fu_180_p2 <= "1" when (unsigned(zext_ln33_fu_177_p1) < unsigned(size_read_reg_770)) else "0";
    icmp_ln36_fu_200_p2 <= "1" when (unsigned(zext_ln36_fu_197_p1) < unsigned(size_read_reg_770)) else "0";
    icmp_ln39_fu_233_p2 <= "1" when (unsigned(zext_ln39_fu_230_p1) < unsigned(size_read_reg_770)) else "0";

    m_axi_matrix_a_0_ARADDR_assign_proc : process(ap_ce, matrix_a_addr_reg_899, matrix_a_addr_1_reg_943, matrix_a_addr_2_reg_975, matrix_a_addr_3_reg_1007, ap_condition_4298, ap_condition_4302, ap_condition_4306, ap_condition_4310)
    begin
        if ((ap_const_logic_1 = ap_ce)) then
            if ((ap_const_boolean_1 = ap_condition_4310)) then 
                m_axi_matrix_a_0_ARADDR <= matrix_a_addr_3_reg_1007;
            elsif ((ap_const_boolean_1 = ap_condition_4306)) then 
                m_axi_matrix_a_0_ARADDR <= matrix_a_addr_2_reg_975;
            elsif ((ap_const_boolean_1 = ap_condition_4302)) then 
                m_axi_matrix_a_0_ARADDR <= matrix_a_addr_1_reg_943;
            elsif ((ap_const_boolean_1 = ap_condition_4298)) then 
                m_axi_matrix_a_0_ARADDR <= matrix_a_addr_reg_899;
            else 
                m_axi_matrix_a_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_matrix_a_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_matrix_a_0_ARBURST <= ap_const_lv2_0;
    m_axi_matrix_a_0_ARCACHE <= ap_const_lv4_0;
    m_axi_matrix_a_0_ARID <= ap_const_lv1_0;
    m_axi_matrix_a_0_ARLEN <= ap_const_lv64_4(32 - 1 downto 0);
    m_axi_matrix_a_0_ARLOCK <= ap_const_lv2_0;
    m_axi_matrix_a_0_ARPROT <= ap_const_lv3_0;
    m_axi_matrix_a_0_ARQOS <= ap_const_lv4_0;
    m_axi_matrix_a_0_ARREGION <= ap_const_lv4_0;
    m_axi_matrix_a_0_ARSIZE <= ap_const_lv3_0;
    m_axi_matrix_a_0_ARUSER <= ap_const_lv1_0;

    m_axi_matrix_a_0_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage14_subdone_grp5_done_reg, ap_block_pp0_stage2_subdone_grp15_done_reg, ap_block_pp0_stage6_11001_grp1, ap_block_pp0_stage10_11001_grp3, ap_block_pp0_stage14_11001_grp5, ap_block_pp0_stage2_11001_grp15)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp15)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp1)))) then 
            m_axi_matrix_a_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_matrix_a_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_matrix_a_0_AWADDR <= ap_const_lv64_0;
    m_axi_matrix_a_0_AWBURST <= ap_const_lv2_0;
    m_axi_matrix_a_0_AWCACHE <= ap_const_lv4_0;
    m_axi_matrix_a_0_AWID <= ap_const_lv1_0;
    m_axi_matrix_a_0_AWLEN <= ap_const_lv32_0;
    m_axi_matrix_a_0_AWLOCK <= ap_const_lv2_0;
    m_axi_matrix_a_0_AWPROT <= ap_const_lv3_0;
    m_axi_matrix_a_0_AWQOS <= ap_const_lv4_0;
    m_axi_matrix_a_0_AWREGION <= ap_const_lv4_0;
    m_axi_matrix_a_0_AWSIZE <= ap_const_lv3_0;
    m_axi_matrix_a_0_AWUSER <= ap_const_lv1_0;
    m_axi_matrix_a_0_AWVALID <= ap_const_logic_0;
    m_axi_matrix_a_0_BREADY <= ap_const_logic_0;

    m_axi_matrix_a_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone_grp6_done_reg, ap_ce, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp11_done_reg, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp16_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp19_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp21_done_reg, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp25_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp27_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone_grp29_done_reg, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone_grp35_done_reg, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_subdone_grp37_done_reg, ap_block_pp0_stage9_11001_grp29, ap_block_pp0_stage11_11001_grp33, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001_grp6, ap_block_pp0_stage0_11001_grp9, ap_block_pp0_stage1_11001_grp11, ap_block_pp0_stage2_11001_grp14, ap_block_pp0_stage3_11001_grp16, ap_block_pp0_stage4_11001_grp19, ap_block_pp0_stage5_11001_grp21, ap_block_pp0_stage6_11001_grp24, ap_block_pp0_stage7_11001_grp25, ap_block_pp0_stage8_11001_grp27, ap_block_pp0_stage10_11001_grp32, ap_block_pp0_stage12_11001_grp35, ap_block_pp0_stage13_11001_grp37)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp37_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp37)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp35)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp33)) 
    or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp27)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp25)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp21)) or 
    ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp19)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp16)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp32)) or 
    ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp24)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)))) then 
            m_axi_matrix_a_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_matrix_a_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_matrix_a_0_WDATA <= ap_const_lv16_0;
    m_axi_matrix_a_0_WID <= ap_const_lv1_0;
    m_axi_matrix_a_0_WLAST <= ap_const_logic_0;
    m_axi_matrix_a_0_WSTRB <= ap_const_lv2_0;
    m_axi_matrix_a_0_WUSER <= ap_const_lv1_0;
    m_axi_matrix_a_0_WVALID <= ap_const_logic_0;

    m_axi_matrix_b_0_ARADDR_assign_proc : process(ap_ce, matrix_b_addr_reg_921, matrix_b_addr_1_reg_959, matrix_b_addr_2_reg_991, matrix_b_addr_3_reg_1018, ap_condition_4314, ap_condition_4318, ap_condition_4322, ap_condition_4326)
    begin
        if ((ap_const_logic_1 = ap_ce)) then
            if ((ap_const_boolean_1 = ap_condition_4326)) then 
                m_axi_matrix_b_0_ARADDR <= matrix_b_addr_3_reg_1018;
            elsif ((ap_const_boolean_1 = ap_condition_4322)) then 
                m_axi_matrix_b_0_ARADDR <= matrix_b_addr_2_reg_991;
            elsif ((ap_const_boolean_1 = ap_condition_4318)) then 
                m_axi_matrix_b_0_ARADDR <= matrix_b_addr_1_reg_959;
            elsif ((ap_const_boolean_1 = ap_condition_4314)) then 
                m_axi_matrix_b_0_ARADDR <= matrix_b_addr_reg_921;
            else 
                m_axi_matrix_b_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_matrix_b_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_matrix_b_0_ARBURST <= ap_const_lv2_0;
    m_axi_matrix_b_0_ARCACHE <= ap_const_lv4_0;
    m_axi_matrix_b_0_ARID <= ap_const_lv1_0;
    m_axi_matrix_b_0_ARLEN <= ap_const_lv64_4(32 - 1 downto 0);
    m_axi_matrix_b_0_ARLOCK <= ap_const_lv2_0;
    m_axi_matrix_b_0_ARPROT <= ap_const_lv3_0;
    m_axi_matrix_b_0_ARQOS <= ap_const_lv4_0;
    m_axi_matrix_b_0_ARREGION <= ap_const_lv4_0;
    m_axi_matrix_b_0_ARSIZE <= ap_const_lv3_0;
    m_axi_matrix_b_0_ARUSER <= ap_const_lv1_0;

    m_axi_matrix_b_0_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_ce, ap_block_pp0_stage15_subdone_grp8_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage7_subdone_grp2_done_reg, ap_block_pp0_stage11_subdone_grp4_done_reg, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_pp0_stage7_11001_grp2, ap_block_pp0_stage11_11001_grp4, ap_block_pp0_stage15_11001_grp8, ap_block_pp0_stage3_11001_grp18)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp8)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp18)))) then 
            m_axi_matrix_b_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_matrix_b_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_matrix_b_0_AWADDR <= ap_const_lv64_0;
    m_axi_matrix_b_0_AWBURST <= ap_const_lv2_0;
    m_axi_matrix_b_0_AWCACHE <= ap_const_lv4_0;
    m_axi_matrix_b_0_AWID <= ap_const_lv1_0;
    m_axi_matrix_b_0_AWLEN <= ap_const_lv32_0;
    m_axi_matrix_b_0_AWLOCK <= ap_const_lv2_0;
    m_axi_matrix_b_0_AWPROT <= ap_const_lv3_0;
    m_axi_matrix_b_0_AWQOS <= ap_const_lv4_0;
    m_axi_matrix_b_0_AWREGION <= ap_const_lv4_0;
    m_axi_matrix_b_0_AWSIZE <= ap_const_lv3_0;
    m_axi_matrix_b_0_AWUSER <= ap_const_lv1_0;
    m_axi_matrix_b_0_AWVALID <= ap_const_logic_0;
    m_axi_matrix_b_0_BREADY <= ap_const_logic_0;

    m_axi_matrix_b_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_ce, ap_block_pp0_stage15_subdone_grp7_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage0_subdone_grp10_done_reg, ap_block_pp0_stage1_subdone_grp12_done_reg, ap_block_pp0_stage2_subdone_grp13_done_reg, ap_block_pp0_stage3_subdone_grp17_done_reg, ap_block_pp0_stage4_subdone_grp20_done_reg, ap_block_pp0_stage5_subdone_grp22_done_reg, ap_block_pp0_stage6_subdone_grp23_done_reg, ap_block_pp0_stage7_subdone_grp26_done_reg, ap_block_pp0_stage8_subdone_grp28_done_reg, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_pp0_stage11_subdone_grp34_done_reg, ap_block_pp0_stage12_subdone_grp36_done_reg, ap_block_pp0_stage13_subdone_grp38_done_reg, ap_block_pp0_stage10_11001_grp31, ap_block_pp0_stage12_11001_grp36, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001_grp7, ap_block_pp0_stage0_11001_grp10, ap_block_pp0_stage1_11001_grp12, ap_block_pp0_stage2_11001_grp13, ap_block_pp0_stage3_11001_grp17, ap_block_pp0_stage4_11001_grp20, ap_block_pp0_stage5_11001_grp22, ap_block_pp0_stage6_11001_grp23, ap_block_pp0_stage7_11001_grp26, ap_block_pp0_stage8_11001_grp28, ap_block_pp0_stage9_11001_grp30, ap_block_pp0_stage11_11001_grp34, ap_block_pp0_stage13_11001_grp38)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp38_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp38)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp36)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp34)) 
    or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp30)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp28)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp22)) or 
    ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp17)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp31)) or 
    ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp23)))) then 
            m_axi_matrix_b_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_matrix_b_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_matrix_b_0_WDATA <= ap_const_lv16_0;
    m_axi_matrix_b_0_WID <= ap_const_lv1_0;
    m_axi_matrix_b_0_WLAST <= ap_const_logic_0;
    m_axi_matrix_b_0_WSTRB <= ap_const_lv2_0;
    m_axi_matrix_b_0_WUSER <= ap_const_lv1_0;
    m_axi_matrix_b_0_WVALID <= ap_const_logic_0;

    matrix_a_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_matrix_a_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp1, ap_block_pp0_stage6_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_grp3, ap_block_pp0_stage10_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage14_grp5, ap_block_pp0_stage14_subdone_grp5_done_reg, ap_block_pp0_stage2_grp15, ap_block_pp0_stage2_subdone_grp15_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp15)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_grp5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp1)))) then 
            matrix_a_blk_n_AR <= m_axi_matrix_a_0_ARREADY;
        else 
            matrix_a_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    matrix_a_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_matrix_a_0_RVALID, ap_block_pp0_stage15_subdone_grp6_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15_grp6, ap_block_pp0_stage0_grp9, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp11, ap_block_pp0_stage1_subdone_grp11_done_reg, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp14, ap_block_pp0_stage2_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp16, ap_block_pp0_stage3_subdone_grp16_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp19, ap_block_pp0_stage4_subdone_grp19_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp21, ap_block_pp0_stage5_subdone_grp21_done_reg, ap_block_pp0_stage6_grp24, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_grp25, ap_block_pp0_stage7_subdone_grp25_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_grp27, ap_block_pp0_stage8_subdone_grp27_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_grp29, ap_block_pp0_stage9_subdone_grp29_done_reg, ap_block_pp0_stage10_grp32, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_grp33, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_grp35, ap_block_pp0_stage12_subdone_grp35_done_reg, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_grp37, ap_block_pp0_stage13_subdone_grp37_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp6_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp37_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_grp37)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp35_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp35)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp33)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp29_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage9_grp29)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp27)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp25)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp21)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp19)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp16_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp16)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp32)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp11)) or ((ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp24)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)))) then 
            matrix_a_blk_n_R <= m_axi_matrix_a_0_RVALID;
        else 
            matrix_a_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    matrix_b_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_matrix_b_0_ARREADY, ap_block_pp0_stage15_subdone_grp8_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage7_grp2, ap_block_pp0_stage7_subdone_grp2_done_reg, ap_block_pp0_stage11_grp4, ap_block_pp0_stage11_subdone_grp4_done_reg, ap_block_pp0_stage15_grp8, ap_block_pp0_stage3_grp18, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp8_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp18)))) then 
            matrix_b_blk_n_AR <= m_axi_matrix_b_0_ARREADY;
        else 
            matrix_b_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    matrix_b_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_matrix_b_0_RVALID, ap_block_pp0_stage15_subdone_grp7_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage15_grp7, ap_block_pp0_stage0_grp10, ap_block_pp0_stage0_subdone_grp10_done_reg, ap_block_pp0_stage1_grp12, ap_block_pp0_stage1_subdone_grp12_done_reg, ap_block_pp0_stage2_grp13, ap_block_pp0_stage2_subdone_grp13_done_reg, ap_block_pp0_stage3_grp17, ap_block_pp0_stage3_subdone_grp17_done_reg, ap_block_pp0_stage4_grp20, ap_block_pp0_stage4_subdone_grp20_done_reg, ap_block_pp0_stage5_grp22, ap_block_pp0_stage5_subdone_grp22_done_reg, ap_block_pp0_stage6_grp23, ap_block_pp0_stage6_subdone_grp23_done_reg, ap_block_pp0_stage7_grp26, ap_block_pp0_stage7_subdone_grp26_done_reg, ap_block_pp0_stage8_grp28, ap_block_pp0_stage8_subdone_grp28_done_reg, ap_block_pp0_stage9_grp30, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_pp0_stage10_grp31, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_pp0_stage11_grp34, ap_block_pp0_stage11_subdone_grp34_done_reg, ap_block_pp0_stage12_grp36, ap_block_pp0_stage12_subdone_grp36_done_reg, ap_block_pp0_stage13_grp38, ap_block_pp0_stage13_subdone_grp38_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp7_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp38_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_grp38)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp36_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp36)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp34_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp34)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage9_grp30)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp28)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp22)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp17_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp17)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp31)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp12)) or ((ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp23)))) then 
            matrix_b_blk_n_R <= m_axi_matrix_b_0_RVALID;
        else 
            matrix_b_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    offset_a_load_cast_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_a),29));
    select_ln39_fu_244_p3 <= 
        ap_const_lv13_0 when (xor_ln39_fu_238_p2(0) = '1') else 
        add_ln38_reg_859;
        sext_ln27_1_fu_358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln27_1_fu_348_p4),64));

        sext_ln27_2_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln27_2_fu_420_p4),64));

        sext_ln27_3_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln27_3_fu_492_p4),64));

        sext_ln27_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_263_p4),64));

        sext_ln28_1_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln28_1_fu_384_p4),64));

        sext_ln28_2_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln28_2_fu_456_p4),64));

        sext_ln28_3_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln28_3_fu_528_p4),64));

        sext_ln28_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_309_p4),64));

    shl_ln1_fu_283_p3 <= (add_ln28_reg_886 & ap_const_lv1_0);
    shl_ln27_1_fu_329_p3 <= (add_ln27_5_reg_910 & ap_const_lv1_0);
    shl_ln27_2_fu_404_p3 <= (add_ln27_7_reg_954 & ap_const_lv1_0);
    shl_ln27_3_fu_476_p3 <= (add_ln27_9_reg_986 & ap_const_lv1_0);
    shl_ln28_1_fu_368_p3 <= (add_ln28_2_reg_932 & ap_const_lv1_0);
    shl_ln28_2_fu_440_p3 <= (add_ln28_4_reg_970 & ap_const_lv1_0);
    shl_ln28_3_fu_512_p3 <= (add_ln28_6_reg_1002 & ap_const_lv1_0);
    shl_ln_fu_213_p3 <= (add_ln27_reg_838 & ap_const_lv1_0);
    size_cast1_fu_148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size),29));
    size_cast3_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_read_reg_770),30));
    trunc_ln27_1_fu_348_p4 <= grp_fu_340_p2(63 downto 1);
    trunc_ln27_2_fu_420_p4 <= grp_fu_415_p2(63 downto 1);
    trunc_ln27_3_fu_492_p4 <= grp_fu_487_p2(63 downto 1);
    trunc_ln28_1_fu_384_p4 <= grp_fu_379_p2(63 downto 1);
    trunc_ln28_2_fu_456_p4 <= grp_fu_451_p2(63 downto 1);
    trunc_ln28_3_fu_528_p4 <= grp_fu_523_p2(63 downto 1);
    trunc_ln2_fu_309_p4 <= grp_fu_294_p2(63 downto 1);
    trunc_ln_fu_263_p4 <= grp_fu_224_p2(63 downto 1);
    xor_ln39_fu_238_p2 <= (icmp_ln39_fu_233_p2 xor ap_const_lv1_1);
    zext_ln27_2_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_a_load_reg_797),14));
    zext_ln27_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_a_load_reg_797),30));
    zext_ln28_1_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bcol_load_reg_816),29));
    zext_ln28_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bcol_load_reg_816),30));
    zext_ln33_fu_177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_reg_810),16));
    zext_ln36_fu_197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln35_reg_832),16));
    zext_ln39_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_reg_859),16));
end behav;
