#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  9 18:53:19 2020
# Process ID: 71422
# Current directory: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1
# Command line: vivado -log data_path_wpc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_path_wpc.tcl
# Log file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/data_path_wpc.vds
# Journal file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source data_path_wpc.tcl -notrace
Command: synth_design -top data_path_wpc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 71448 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.000 ; gain = 216.559 ; free physical = 6720 ; free virtual = 13435
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_path_wpc' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path_wpc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'data_path' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ALU_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU_16.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:43]
INFO: [Synth 8-638] synthesizing module 'adder_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_16' (2#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor_16' (3#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:43]
INFO: [Synth 8-638] synthesizing module 'and_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_16' (4#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'not_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'not_16' (5#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'or_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_16' (6#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_16' (7#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sll_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sll_16' (8#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'srl_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'srl_16' (9#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sra_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sra_16' (10#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Mux8to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:48]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux8to1_16' (11#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:48]
INFO: [Synth 8-638] synthesizing module 'zero_check_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'zero_check_16' (12#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU_16' (13#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU_16.vhd:48]
INFO: [Synth 8-638] synthesizing module 'registerfile_16by8' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:46]
WARNING: [Synth 8-614] signal 'reg_addr_a' is read in the process but is not in the sensitivity list [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:77]
WARNING: [Synth 8-614] signal 'reg_block' is read in the process but is not in the sensitivity list [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:77]
WARNING: [Synth 8-614] signal 'reg_addr_b' is read in the process but is not in the sensitivity list [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element reg_block_reg[0] was removed.  [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'registerfile_16by8' (14#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mem_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/mem_16.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mem_16' (15#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/mem_16.vhd:24]
INFO: [Synth 8-638] synthesizing module 'mux2to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2to1_16' (16#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:42]
INFO: [Synth 8-638] synthesizing module 'sign_extentor' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/sign_extentor.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sign_extentor' (17#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/sign_extentor.vhd:31]
INFO: [Synth 8-638] synthesizing module 'mux2to1_3' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_3.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_3.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2to1_3' (18#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'data_path' (19#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path.vhd:58]
INFO: [Synth 8-638] synthesizing module 'PC_topleve' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_topleve.vhd:48]
INFO: [Synth 8-638] synthesizing module 'instruction_mem_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/instruction_mem_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'instruction_mem_16' (20#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/instruction_mem_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:11]
ERROR: [Synth 8-27] else clause after check for clock not supported [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:20]
ERROR: [Synth 8-285] failed synthesizing module 'PC' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:11]
ERROR: [Synth 8-285] failed synthesizing module 'PC_topleve' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_topleve.vhd:48]
ERROR: [Synth 8-285] failed synthesizing module 'data_path_wpc' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path_wpc.vhd:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.750 ; gain = 279.309 ; free physical = 6751 ; free virtual = 13468
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 4 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 18:53:29 2020...
