.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1

/* PWM_3_PWMUDB */
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_3_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_3_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_3_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_3_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* PWM_4_PWMUDB */
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_4_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set PWM_4_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_4_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_4_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_4_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_4_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* PWM_5_PWMUDB */
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_5_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_5_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_5_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_5_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_5_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_5_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_5_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1

/* PWM_6_PWMUDB */
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_6_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set PWM_6_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_6_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_6_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_6_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_6_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_6_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* PWM_7_PWMUDB */
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_7_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PWM_7_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_7_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_7_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_7_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_7_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_7_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1

/* PWM_8_PWMUDB */
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_8_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PWM_8_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_8_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_8_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_8_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_8_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x07
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x80
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x80

/* IDAC8_1_viDAC8 */
.set IDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set IDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set IDAC8_1_viDAC8__D, CYREG_DAC2_D
.set IDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set IDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set IDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set IDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set IDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set IDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set IDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set IDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* Neo_out */
.set Neo_out__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Neo_out__0__MASK, 0x01
.set Neo_out__0__PC, CYREG_PRT6_PC0
.set Neo_out__0__PORT, 6
.set Neo_out__0__SHIFT, 0
.set Neo_out__AG, CYREG_PRT6_AG
.set Neo_out__AMUX, CYREG_PRT6_AMUX
.set Neo_out__BIE, CYREG_PRT6_BIE
.set Neo_out__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Neo_out__BYP, CYREG_PRT6_BYP
.set Neo_out__CTL, CYREG_PRT6_CTL
.set Neo_out__DM0, CYREG_PRT6_DM0
.set Neo_out__DM1, CYREG_PRT6_DM1
.set Neo_out__DM2, CYREG_PRT6_DM2
.set Neo_out__DR, CYREG_PRT6_DR
.set Neo_out__INP_DIS, CYREG_PRT6_INP_DIS
.set Neo_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Neo_out__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Neo_out__LCD_EN, CYREG_PRT6_LCD_EN
.set Neo_out__MASK, 0x01
.set Neo_out__PORT, 6
.set Neo_out__PRT, CYREG_PRT6_PRT
.set Neo_out__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Neo_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Neo_out__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Neo_out__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Neo_out__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Neo_out__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Neo_out__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Neo_out__PS, CYREG_PRT6_PS
.set Neo_out__SHIFT, 0
.set Neo_out__SLW, CYREG_PRT6_SLW

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC1_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC1_TST

/* GPIO_2_0 */
.set GPIO_2_0__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set GPIO_2_0__0__MASK, 0x01
.set GPIO_2_0__0__PC, CYREG_PRT2_PC0
.set GPIO_2_0__0__PORT, 2
.set GPIO_2_0__0__SHIFT, 0
.set GPIO_2_0__AG, CYREG_PRT2_AG
.set GPIO_2_0__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_0__BIE, CYREG_PRT2_BIE
.set GPIO_2_0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_0__BYP, CYREG_PRT2_BYP
.set GPIO_2_0__CTL, CYREG_PRT2_CTL
.set GPIO_2_0__DM0, CYREG_PRT2_DM0
.set GPIO_2_0__DM1, CYREG_PRT2_DM1
.set GPIO_2_0__DM2, CYREG_PRT2_DM2
.set GPIO_2_0__DR, CYREG_PRT2_DR
.set GPIO_2_0__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_0__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_0__MASK, 0x01
.set GPIO_2_0__PORT, 2
.set GPIO_2_0__PRT, CYREG_PRT2_PRT
.set GPIO_2_0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_0__PS, CYREG_PRT2_PS
.set GPIO_2_0__SHIFT, 0
.set GPIO_2_0__SLW, CYREG_PRT2_SLW

/* GPIO_2_1 */
.set GPIO_2_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set GPIO_2_1__0__MASK, 0x02
.set GPIO_2_1__0__PC, CYREG_PRT2_PC1
.set GPIO_2_1__0__PORT, 2
.set GPIO_2_1__0__SHIFT, 1
.set GPIO_2_1__AG, CYREG_PRT2_AG
.set GPIO_2_1__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_1__BIE, CYREG_PRT2_BIE
.set GPIO_2_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_1__BYP, CYREG_PRT2_BYP
.set GPIO_2_1__CTL, CYREG_PRT2_CTL
.set GPIO_2_1__DM0, CYREG_PRT2_DM0
.set GPIO_2_1__DM1, CYREG_PRT2_DM1
.set GPIO_2_1__DM2, CYREG_PRT2_DM2
.set GPIO_2_1__DR, CYREG_PRT2_DR
.set GPIO_2_1__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_1__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_1__MASK, 0x02
.set GPIO_2_1__PORT, 2
.set GPIO_2_1__PRT, CYREG_PRT2_PRT
.set GPIO_2_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_1__PS, CYREG_PRT2_PS
.set GPIO_2_1__SHIFT, 1
.set GPIO_2_1__SLW, CYREG_PRT2_SLW

/* GPIO_2_2 */
.set GPIO_2_2__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set GPIO_2_2__0__MASK, 0x04
.set GPIO_2_2__0__PC, CYREG_PRT2_PC2
.set GPIO_2_2__0__PORT, 2
.set GPIO_2_2__0__SHIFT, 2
.set GPIO_2_2__AG, CYREG_PRT2_AG
.set GPIO_2_2__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_2__BIE, CYREG_PRT2_BIE
.set GPIO_2_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_2__BYP, CYREG_PRT2_BYP
.set GPIO_2_2__CTL, CYREG_PRT2_CTL
.set GPIO_2_2__DM0, CYREG_PRT2_DM0
.set GPIO_2_2__DM1, CYREG_PRT2_DM1
.set GPIO_2_2__DM2, CYREG_PRT2_DM2
.set GPIO_2_2__DR, CYREG_PRT2_DR
.set GPIO_2_2__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_2__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_2__MASK, 0x04
.set GPIO_2_2__PORT, 2
.set GPIO_2_2__PRT, CYREG_PRT2_PRT
.set GPIO_2_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_2__PS, CYREG_PRT2_PS
.set GPIO_2_2__SHIFT, 2
.set GPIO_2_2__SLW, CYREG_PRT2_SLW

/* GPIO_2_3 */
.set GPIO_2_3__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set GPIO_2_3__0__MASK, 0x08
.set GPIO_2_3__0__PC, CYREG_PRT2_PC3
.set GPIO_2_3__0__PORT, 2
.set GPIO_2_3__0__SHIFT, 3
.set GPIO_2_3__AG, CYREG_PRT2_AG
.set GPIO_2_3__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_3__BIE, CYREG_PRT2_BIE
.set GPIO_2_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_3__BYP, CYREG_PRT2_BYP
.set GPIO_2_3__CTL, CYREG_PRT2_CTL
.set GPIO_2_3__DM0, CYREG_PRT2_DM0
.set GPIO_2_3__DM1, CYREG_PRT2_DM1
.set GPIO_2_3__DM2, CYREG_PRT2_DM2
.set GPIO_2_3__DR, CYREG_PRT2_DR
.set GPIO_2_3__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_3__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_3__MASK, 0x08
.set GPIO_2_3__PORT, 2
.set GPIO_2_3__PRT, CYREG_PRT2_PRT
.set GPIO_2_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_3__PS, CYREG_PRT2_PS
.set GPIO_2_3__SHIFT, 3
.set GPIO_2_3__SLW, CYREG_PRT2_SLW

/* GPIO_2_4 */
.set GPIO_2_4__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set GPIO_2_4__0__MASK, 0x10
.set GPIO_2_4__0__PC, CYREG_PRT2_PC4
.set GPIO_2_4__0__PORT, 2
.set GPIO_2_4__0__SHIFT, 4
.set GPIO_2_4__AG, CYREG_PRT2_AG
.set GPIO_2_4__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_4__BIE, CYREG_PRT2_BIE
.set GPIO_2_4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_4__BYP, CYREG_PRT2_BYP
.set GPIO_2_4__CTL, CYREG_PRT2_CTL
.set GPIO_2_4__DM0, CYREG_PRT2_DM0
.set GPIO_2_4__DM1, CYREG_PRT2_DM1
.set GPIO_2_4__DM2, CYREG_PRT2_DM2
.set GPIO_2_4__DR, CYREG_PRT2_DR
.set GPIO_2_4__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_4__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_4__MASK, 0x10
.set GPIO_2_4__PORT, 2
.set GPIO_2_4__PRT, CYREG_PRT2_PRT
.set GPIO_2_4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_4__PS, CYREG_PRT2_PS
.set GPIO_2_4__SHIFT, 4
.set GPIO_2_4__SLW, CYREG_PRT2_SLW

/* GPIO_2_5 */
.set GPIO_2_5__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set GPIO_2_5__0__MASK, 0x20
.set GPIO_2_5__0__PC, CYREG_PRT2_PC5
.set GPIO_2_5__0__PORT, 2
.set GPIO_2_5__0__SHIFT, 5
.set GPIO_2_5__AG, CYREG_PRT2_AG
.set GPIO_2_5__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_5__BIE, CYREG_PRT2_BIE
.set GPIO_2_5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_5__BYP, CYREG_PRT2_BYP
.set GPIO_2_5__CTL, CYREG_PRT2_CTL
.set GPIO_2_5__DM0, CYREG_PRT2_DM0
.set GPIO_2_5__DM1, CYREG_PRT2_DM1
.set GPIO_2_5__DM2, CYREG_PRT2_DM2
.set GPIO_2_5__DR, CYREG_PRT2_DR
.set GPIO_2_5__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_5__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_5__MASK, 0x20
.set GPIO_2_5__PORT, 2
.set GPIO_2_5__PRT, CYREG_PRT2_PRT
.set GPIO_2_5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_5__PS, CYREG_PRT2_PS
.set GPIO_2_5__SHIFT, 5
.set GPIO_2_5__SLW, CYREG_PRT2_SLW

/* GPIO_2_6 */
.set GPIO_2_6__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set GPIO_2_6__0__MASK, 0x40
.set GPIO_2_6__0__PC, CYREG_PRT2_PC6
.set GPIO_2_6__0__PORT, 2
.set GPIO_2_6__0__SHIFT, 6
.set GPIO_2_6__AG, CYREG_PRT2_AG
.set GPIO_2_6__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_6__BIE, CYREG_PRT2_BIE
.set GPIO_2_6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_6__BYP, CYREG_PRT2_BYP
.set GPIO_2_6__CTL, CYREG_PRT2_CTL
.set GPIO_2_6__DM0, CYREG_PRT2_DM0
.set GPIO_2_6__DM1, CYREG_PRT2_DM1
.set GPIO_2_6__DM2, CYREG_PRT2_DM2
.set GPIO_2_6__DR, CYREG_PRT2_DR
.set GPIO_2_6__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_6__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_6__MASK, 0x40
.set GPIO_2_6__PORT, 2
.set GPIO_2_6__PRT, CYREG_PRT2_PRT
.set GPIO_2_6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_6__PS, CYREG_PRT2_PS
.set GPIO_2_6__SHIFT, 6
.set GPIO_2_6__SLW, CYREG_PRT2_SLW

/* GPIO_2_7 */
.set GPIO_2_7__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set GPIO_2_7__0__MASK, 0x80
.set GPIO_2_7__0__PC, CYREG_PRT2_PC7
.set GPIO_2_7__0__PORT, 2
.set GPIO_2_7__0__SHIFT, 7
.set GPIO_2_7__AG, CYREG_PRT2_AG
.set GPIO_2_7__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_7__BIE, CYREG_PRT2_BIE
.set GPIO_2_7__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_7__BYP, CYREG_PRT2_BYP
.set GPIO_2_7__CTL, CYREG_PRT2_CTL
.set GPIO_2_7__DM0, CYREG_PRT2_DM0
.set GPIO_2_7__DM1, CYREG_PRT2_DM1
.set GPIO_2_7__DM2, CYREG_PRT2_DM2
.set GPIO_2_7__DR, CYREG_PRT2_DR
.set GPIO_2_7__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GPIO_2_7__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_7__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_7__MASK, 0x80
.set GPIO_2_7__PORT, 2
.set GPIO_2_7__PRT, CYREG_PRT2_PRT
.set GPIO_2_7__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_7__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_7__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_7__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_7__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_7__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_7__PS, CYREG_PRT2_PS
.set GPIO_2_7__SHIFT, 7
.set GPIO_2_7__SLW, CYREG_PRT2_SLW

/* GPIO_5_0 */
.set GPIO_5_0__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set GPIO_5_0__0__MASK, 0x01
.set GPIO_5_0__0__PC, CYREG_PRT5_PC0
.set GPIO_5_0__0__PORT, 5
.set GPIO_5_0__0__SHIFT, 0
.set GPIO_5_0__AG, CYREG_PRT5_AG
.set GPIO_5_0__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_0__BIE, CYREG_PRT5_BIE
.set GPIO_5_0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_0__BYP, CYREG_PRT5_BYP
.set GPIO_5_0__CTL, CYREG_PRT5_CTL
.set GPIO_5_0__DM0, CYREG_PRT5_DM0
.set GPIO_5_0__DM1, CYREG_PRT5_DM1
.set GPIO_5_0__DM2, CYREG_PRT5_DM2
.set GPIO_5_0__DR, CYREG_PRT5_DR
.set GPIO_5_0__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_0__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_0__MASK, 0x01
.set GPIO_5_0__PORT, 5
.set GPIO_5_0__PRT, CYREG_PRT5_PRT
.set GPIO_5_0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_0__PS, CYREG_PRT5_PS
.set GPIO_5_0__SHIFT, 0
.set GPIO_5_0__SLW, CYREG_PRT5_SLW

/* GPIO_5_1 */
.set GPIO_5_1__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set GPIO_5_1__0__MASK, 0x02
.set GPIO_5_1__0__PC, CYREG_PRT5_PC1
.set GPIO_5_1__0__PORT, 5
.set GPIO_5_1__0__SHIFT, 1
.set GPIO_5_1__AG, CYREG_PRT5_AG
.set GPIO_5_1__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_1__BIE, CYREG_PRT5_BIE
.set GPIO_5_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_1__BYP, CYREG_PRT5_BYP
.set GPIO_5_1__CTL, CYREG_PRT5_CTL
.set GPIO_5_1__DM0, CYREG_PRT5_DM0
.set GPIO_5_1__DM1, CYREG_PRT5_DM1
.set GPIO_5_1__DM2, CYREG_PRT5_DM2
.set GPIO_5_1__DR, CYREG_PRT5_DR
.set GPIO_5_1__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_1__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_1__MASK, 0x02
.set GPIO_5_1__PORT, 5
.set GPIO_5_1__PRT, CYREG_PRT5_PRT
.set GPIO_5_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_1__PS, CYREG_PRT5_PS
.set GPIO_5_1__SHIFT, 1
.set GPIO_5_1__SLW, CYREG_PRT5_SLW

/* GPIO_5_2 */
.set GPIO_5_2__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set GPIO_5_2__0__MASK, 0x04
.set GPIO_5_2__0__PC, CYREG_PRT5_PC2
.set GPIO_5_2__0__PORT, 5
.set GPIO_5_2__0__SHIFT, 2
.set GPIO_5_2__AG, CYREG_PRT5_AG
.set GPIO_5_2__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_2__BIE, CYREG_PRT5_BIE
.set GPIO_5_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_2__BYP, CYREG_PRT5_BYP
.set GPIO_5_2__CTL, CYREG_PRT5_CTL
.set GPIO_5_2__DM0, CYREG_PRT5_DM0
.set GPIO_5_2__DM1, CYREG_PRT5_DM1
.set GPIO_5_2__DM2, CYREG_PRT5_DM2
.set GPIO_5_2__DR, CYREG_PRT5_DR
.set GPIO_5_2__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_2__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_2__MASK, 0x04
.set GPIO_5_2__PORT, 5
.set GPIO_5_2__PRT, CYREG_PRT5_PRT
.set GPIO_5_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_2__PS, CYREG_PRT5_PS
.set GPIO_5_2__SHIFT, 2
.set GPIO_5_2__SLW, CYREG_PRT5_SLW

/* GPIO_5_3 */
.set GPIO_5_3__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set GPIO_5_3__0__MASK, 0x08
.set GPIO_5_3__0__PC, CYREG_PRT5_PC3
.set GPIO_5_3__0__PORT, 5
.set GPIO_5_3__0__SHIFT, 3
.set GPIO_5_3__AG, CYREG_PRT5_AG
.set GPIO_5_3__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_3__BIE, CYREG_PRT5_BIE
.set GPIO_5_3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_3__BYP, CYREG_PRT5_BYP
.set GPIO_5_3__CTL, CYREG_PRT5_CTL
.set GPIO_5_3__DM0, CYREG_PRT5_DM0
.set GPIO_5_3__DM1, CYREG_PRT5_DM1
.set GPIO_5_3__DM2, CYREG_PRT5_DM2
.set GPIO_5_3__DR, CYREG_PRT5_DR
.set GPIO_5_3__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_3__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_3__MASK, 0x08
.set GPIO_5_3__PORT, 5
.set GPIO_5_3__PRT, CYREG_PRT5_PRT
.set GPIO_5_3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_3__PS, CYREG_PRT5_PS
.set GPIO_5_3__SHIFT, 3
.set GPIO_5_3__SLW, CYREG_PRT5_SLW

/* GPIO_5_4 */
.set GPIO_5_4__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set GPIO_5_4__0__MASK, 0x10
.set GPIO_5_4__0__PC, CYREG_PRT5_PC4
.set GPIO_5_4__0__PORT, 5
.set GPIO_5_4__0__SHIFT, 4
.set GPIO_5_4__AG, CYREG_PRT5_AG
.set GPIO_5_4__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_4__BIE, CYREG_PRT5_BIE
.set GPIO_5_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_4__BYP, CYREG_PRT5_BYP
.set GPIO_5_4__CTL, CYREG_PRT5_CTL
.set GPIO_5_4__DM0, CYREG_PRT5_DM0
.set GPIO_5_4__DM1, CYREG_PRT5_DM1
.set GPIO_5_4__DM2, CYREG_PRT5_DM2
.set GPIO_5_4__DR, CYREG_PRT5_DR
.set GPIO_5_4__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_4__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_4__MASK, 0x10
.set GPIO_5_4__PORT, 5
.set GPIO_5_4__PRT, CYREG_PRT5_PRT
.set GPIO_5_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_4__PS, CYREG_PRT5_PS
.set GPIO_5_4__SHIFT, 4
.set GPIO_5_4__SLW, CYREG_PRT5_SLW

/* GPIO_5_5 */
.set GPIO_5_5__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set GPIO_5_5__0__MASK, 0x20
.set GPIO_5_5__0__PC, CYREG_PRT5_PC5
.set GPIO_5_5__0__PORT, 5
.set GPIO_5_5__0__SHIFT, 5
.set GPIO_5_5__AG, CYREG_PRT5_AG
.set GPIO_5_5__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_5__BIE, CYREG_PRT5_BIE
.set GPIO_5_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_5__BYP, CYREG_PRT5_BYP
.set GPIO_5_5__CTL, CYREG_PRT5_CTL
.set GPIO_5_5__DM0, CYREG_PRT5_DM0
.set GPIO_5_5__DM1, CYREG_PRT5_DM1
.set GPIO_5_5__DM2, CYREG_PRT5_DM2
.set GPIO_5_5__DR, CYREG_PRT5_DR
.set GPIO_5_5__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_5__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_5__MASK, 0x20
.set GPIO_5_5__PORT, 5
.set GPIO_5_5__PRT, CYREG_PRT5_PRT
.set GPIO_5_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_5__PS, CYREG_PRT5_PS
.set GPIO_5_5__SHIFT, 5
.set GPIO_5_5__SLW, CYREG_PRT5_SLW

/* GPIO_5_6 */
.set GPIO_5_6__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set GPIO_5_6__0__MASK, 0x40
.set GPIO_5_6__0__PC, CYREG_PRT5_PC6
.set GPIO_5_6__0__PORT, 5
.set GPIO_5_6__0__SHIFT, 6
.set GPIO_5_6__AG, CYREG_PRT5_AG
.set GPIO_5_6__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_6__BIE, CYREG_PRT5_BIE
.set GPIO_5_6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_6__BYP, CYREG_PRT5_BYP
.set GPIO_5_6__CTL, CYREG_PRT5_CTL
.set GPIO_5_6__DM0, CYREG_PRT5_DM0
.set GPIO_5_6__DM1, CYREG_PRT5_DM1
.set GPIO_5_6__DM2, CYREG_PRT5_DM2
.set GPIO_5_6__DR, CYREG_PRT5_DR
.set GPIO_5_6__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_6__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_6__MASK, 0x40
.set GPIO_5_6__PORT, 5
.set GPIO_5_6__PRT, CYREG_PRT5_PRT
.set GPIO_5_6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_6__PS, CYREG_PRT5_PS
.set GPIO_5_6__SHIFT, 6
.set GPIO_5_6__SLW, CYREG_PRT5_SLW

/* GPIO_5_7 */
.set GPIO_5_7__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set GPIO_5_7__0__MASK, 0x80
.set GPIO_5_7__0__PC, CYREG_PRT5_PC7
.set GPIO_5_7__0__PORT, 5
.set GPIO_5_7__0__SHIFT, 7
.set GPIO_5_7__AG, CYREG_PRT5_AG
.set GPIO_5_7__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_7__BIE, CYREG_PRT5_BIE
.set GPIO_5_7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_7__BYP, CYREG_PRT5_BYP
.set GPIO_5_7__CTL, CYREG_PRT5_CTL
.set GPIO_5_7__DM0, CYREG_PRT5_DM0
.set GPIO_5_7__DM1, CYREG_PRT5_DM1
.set GPIO_5_7__DM2, CYREG_PRT5_DM2
.set GPIO_5_7__DR, CYREG_PRT5_DR
.set GPIO_5_7__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set GPIO_5_7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_7__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_7__MASK, 0x80
.set GPIO_5_7__PORT, 5
.set GPIO_5_7__PRT, CYREG_PRT5_PRT
.set GPIO_5_7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_7__PS, CYREG_PRT5_PS
.set GPIO_5_7__SHIFT, 7
.set GPIO_5_7__SLW, CYREG_PRT5_SLW

/* GPIO_12_0 */
.set GPIO_12_0__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set GPIO_12_0__0__MASK, 0x01
.set GPIO_12_0__0__PC, CYREG_PRT12_PC0
.set GPIO_12_0__0__PORT, 12
.set GPIO_12_0__0__SHIFT, 0
.set GPIO_12_0__AG, CYREG_PRT12_AG
.set GPIO_12_0__BIE, CYREG_PRT12_BIE
.set GPIO_12_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_0__BYP, CYREG_PRT12_BYP
.set GPIO_12_0__DM0, CYREG_PRT12_DM0
.set GPIO_12_0__DM1, CYREG_PRT12_DM1
.set GPIO_12_0__DM2, CYREG_PRT12_DM2
.set GPIO_12_0__DR, CYREG_PRT12_DR
.set GPIO_12_0__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_0__MASK, 0x01
.set GPIO_12_0__PORT, 12
.set GPIO_12_0__PRT, CYREG_PRT12_PRT
.set GPIO_12_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_0__PS, CYREG_PRT12_PS
.set GPIO_12_0__SHIFT, 0
.set GPIO_12_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_0__SLW, CYREG_PRT12_SLW

/* GPIO_12_1 */
.set GPIO_12_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set GPIO_12_1__0__MASK, 0x02
.set GPIO_12_1__0__PC, CYREG_PRT12_PC1
.set GPIO_12_1__0__PORT, 12
.set GPIO_12_1__0__SHIFT, 1
.set GPIO_12_1__AG, CYREG_PRT12_AG
.set GPIO_12_1__BIE, CYREG_PRT12_BIE
.set GPIO_12_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_1__BYP, CYREG_PRT12_BYP
.set GPIO_12_1__DM0, CYREG_PRT12_DM0
.set GPIO_12_1__DM1, CYREG_PRT12_DM1
.set GPIO_12_1__DM2, CYREG_PRT12_DM2
.set GPIO_12_1__DR, CYREG_PRT12_DR
.set GPIO_12_1__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_1__MASK, 0x02
.set GPIO_12_1__PORT, 12
.set GPIO_12_1__PRT, CYREG_PRT12_PRT
.set GPIO_12_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_1__PS, CYREG_PRT12_PS
.set GPIO_12_1__SHIFT, 1
.set GPIO_12_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_1__SLW, CYREG_PRT12_SLW

/* GPIO_12_2 */
.set GPIO_12_2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set GPIO_12_2__0__MASK, 0x04
.set GPIO_12_2__0__PC, CYREG_PRT12_PC2
.set GPIO_12_2__0__PORT, 12
.set GPIO_12_2__0__SHIFT, 2
.set GPIO_12_2__AG, CYREG_PRT12_AG
.set GPIO_12_2__BIE, CYREG_PRT12_BIE
.set GPIO_12_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_2__BYP, CYREG_PRT12_BYP
.set GPIO_12_2__DM0, CYREG_PRT12_DM0
.set GPIO_12_2__DM1, CYREG_PRT12_DM1
.set GPIO_12_2__DM2, CYREG_PRT12_DM2
.set GPIO_12_2__DR, CYREG_PRT12_DR
.set GPIO_12_2__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_2__MASK, 0x04
.set GPIO_12_2__PORT, 12
.set GPIO_12_2__PRT, CYREG_PRT12_PRT
.set GPIO_12_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_2__PS, CYREG_PRT12_PS
.set GPIO_12_2__SHIFT, 2
.set GPIO_12_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_2__SLW, CYREG_PRT12_SLW

/* GPIO_12_3 */
.set GPIO_12_3__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set GPIO_12_3__0__MASK, 0x08
.set GPIO_12_3__0__PC, CYREG_PRT12_PC3
.set GPIO_12_3__0__PORT, 12
.set GPIO_12_3__0__SHIFT, 3
.set GPIO_12_3__AG, CYREG_PRT12_AG
.set GPIO_12_3__BIE, CYREG_PRT12_BIE
.set GPIO_12_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_3__BYP, CYREG_PRT12_BYP
.set GPIO_12_3__DM0, CYREG_PRT12_DM0
.set GPIO_12_3__DM1, CYREG_PRT12_DM1
.set GPIO_12_3__DM2, CYREG_PRT12_DM2
.set GPIO_12_3__DR, CYREG_PRT12_DR
.set GPIO_12_3__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_3__MASK, 0x08
.set GPIO_12_3__PORT, 12
.set GPIO_12_3__PRT, CYREG_PRT12_PRT
.set GPIO_12_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_3__PS, CYREG_PRT12_PS
.set GPIO_12_3__SHIFT, 3
.set GPIO_12_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_3__SLW, CYREG_PRT12_SLW

/* GPIO_12_4 */
.set GPIO_12_4__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set GPIO_12_4__0__MASK, 0x10
.set GPIO_12_4__0__PC, CYREG_PRT12_PC4
.set GPIO_12_4__0__PORT, 12
.set GPIO_12_4__0__SHIFT, 4
.set GPIO_12_4__AG, CYREG_PRT12_AG
.set GPIO_12_4__BIE, CYREG_PRT12_BIE
.set GPIO_12_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_4__BYP, CYREG_PRT12_BYP
.set GPIO_12_4__DM0, CYREG_PRT12_DM0
.set GPIO_12_4__DM1, CYREG_PRT12_DM1
.set GPIO_12_4__DM2, CYREG_PRT12_DM2
.set GPIO_12_4__DR, CYREG_PRT12_DR
.set GPIO_12_4__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_4__MASK, 0x10
.set GPIO_12_4__PORT, 12
.set GPIO_12_4__PRT, CYREG_PRT12_PRT
.set GPIO_12_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_4__PS, CYREG_PRT12_PS
.set GPIO_12_4__SHIFT, 4
.set GPIO_12_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_4__SLW, CYREG_PRT12_SLW

/* GPIO_12_5 */
.set GPIO_12_5__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set GPIO_12_5__0__MASK, 0x20
.set GPIO_12_5__0__PC, CYREG_PRT12_PC5
.set GPIO_12_5__0__PORT, 12
.set GPIO_12_5__0__SHIFT, 5
.set GPIO_12_5__AG, CYREG_PRT12_AG
.set GPIO_12_5__BIE, CYREG_PRT12_BIE
.set GPIO_12_5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_5__BYP, CYREG_PRT12_BYP
.set GPIO_12_5__DM0, CYREG_PRT12_DM0
.set GPIO_12_5__DM1, CYREG_PRT12_DM1
.set GPIO_12_5__DM2, CYREG_PRT12_DM2
.set GPIO_12_5__DR, CYREG_PRT12_DR
.set GPIO_12_5__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_5__MASK, 0x20
.set GPIO_12_5__PORT, 12
.set GPIO_12_5__PRT, CYREG_PRT12_PRT
.set GPIO_12_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_5__PS, CYREG_PRT12_PS
.set GPIO_12_5__SHIFT, 5
.set GPIO_12_5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_5__SLW, CYREG_PRT12_SLW

/* GPIO_12_6 */
.set GPIO_12_6__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set GPIO_12_6__0__MASK, 0x40
.set GPIO_12_6__0__PC, CYREG_PRT12_PC6
.set GPIO_12_6__0__PORT, 12
.set GPIO_12_6__0__SHIFT, 6
.set GPIO_12_6__AG, CYREG_PRT12_AG
.set GPIO_12_6__BIE, CYREG_PRT12_BIE
.set GPIO_12_6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_6__BYP, CYREG_PRT12_BYP
.set GPIO_12_6__DM0, CYREG_PRT12_DM0
.set GPIO_12_6__DM1, CYREG_PRT12_DM1
.set GPIO_12_6__DM2, CYREG_PRT12_DM2
.set GPIO_12_6__DR, CYREG_PRT12_DR
.set GPIO_12_6__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_6__MASK, 0x40
.set GPIO_12_6__PORT, 12
.set GPIO_12_6__PRT, CYREG_PRT12_PRT
.set GPIO_12_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_6__PS, CYREG_PRT12_PS
.set GPIO_12_6__SHIFT, 6
.set GPIO_12_6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_6__SLW, CYREG_PRT12_SLW

/* GPIO_12_7 */
.set GPIO_12_7__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set GPIO_12_7__0__MASK, 0x80
.set GPIO_12_7__0__PC, CYREG_PRT12_PC7
.set GPIO_12_7__0__PORT, 12
.set GPIO_12_7__0__SHIFT, 7
.set GPIO_12_7__AG, CYREG_PRT12_AG
.set GPIO_12_7__BIE, CYREG_PRT12_BIE
.set GPIO_12_7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_7__BYP, CYREG_PRT12_BYP
.set GPIO_12_7__DM0, CYREG_PRT12_DM0
.set GPIO_12_7__DM1, CYREG_PRT12_DM1
.set GPIO_12_7__DM2, CYREG_PRT12_DM2
.set GPIO_12_7__DR, CYREG_PRT12_DR
.set GPIO_12_7__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set GPIO_12_7__MASK, 0x80
.set GPIO_12_7__PORT, 12
.set GPIO_12_7__PRT, CYREG_PRT12_PRT
.set GPIO_12_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_7__PS, CYREG_PRT12_PS
.set GPIO_12_7__SHIFT, 7
.set GPIO_12_7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_7__SLW, CYREG_PRT12_SLW

/* PWM_CLK_1 */
.set PWM_CLK_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set PWM_CLK_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set PWM_CLK_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set PWM_CLK_1__CFG2_SRC_SEL_MASK, 0x07
.set PWM_CLK_1__INDEX, 0x00
.set PWM_CLK_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_CLK_1__PM_ACT_MSK, 0x01
.set PWM_CLK_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_CLK_1__PM_STBY_MSK, 0x01

/* PWM_CLK_2 */
.set PWM_CLK_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set PWM_CLK_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set PWM_CLK_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set PWM_CLK_2__CFG2_SRC_SEL_MASK, 0x07
.set PWM_CLK_2__INDEX, 0x02
.set PWM_CLK_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_CLK_2__PM_ACT_MSK, 0x04
.set PWM_CLK_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_CLK_2__PM_STBY_MSK, 0x04

/* PWM_CLK_3 */
.set PWM_CLK_3__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set PWM_CLK_3__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set PWM_CLK_3__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set PWM_CLK_3__CFG2_SRC_SEL_MASK, 0x07
.set PWM_CLK_3__INDEX, 0x03
.set PWM_CLK_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_CLK_3__PM_ACT_MSK, 0x08
.set PWM_CLK_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_CLK_3__PM_STBY_MSK, 0x08

/* PWM_CLK_4 */
.set PWM_CLK_4__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PWM_CLK_4__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PWM_CLK_4__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PWM_CLK_4__CFG2_SRC_SEL_MASK, 0x07
.set PWM_CLK_4__INDEX, 0x01
.set PWM_CLK_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_CLK_4__PM_ACT_MSK, 0x02
.set PWM_CLK_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_CLK_4__PM_STBY_MSK, 0x02

/* PWM_out_0 */
.set PWM_out_0__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set PWM_out_0__0__MASK, 0x04
.set PWM_out_0__0__PC, CYREG_PRT0_PC2
.set PWM_out_0__0__PORT, 0
.set PWM_out_0__0__SHIFT, 2
.set PWM_out_0__AG, CYREG_PRT0_AG
.set PWM_out_0__AMUX, CYREG_PRT0_AMUX
.set PWM_out_0__BIE, CYREG_PRT0_BIE
.set PWM_out_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_out_0__BYP, CYREG_PRT0_BYP
.set PWM_out_0__CTL, CYREG_PRT0_CTL
.set PWM_out_0__DM0, CYREG_PRT0_DM0
.set PWM_out_0__DM1, CYREG_PRT0_DM1
.set PWM_out_0__DM2, CYREG_PRT0_DM2
.set PWM_out_0__DR, CYREG_PRT0_DR
.set PWM_out_0__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_out_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_out_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_out_0__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_out_0__MASK, 0x04
.set PWM_out_0__PORT, 0
.set PWM_out_0__PRT, CYREG_PRT0_PRT
.set PWM_out_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_out_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_out_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_out_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_out_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_out_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_out_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_out_0__PS, CYREG_PRT0_PS
.set PWM_out_0__SHIFT, 2
.set PWM_out_0__SLW, CYREG_PRT0_SLW

/* PWM_out_1 */
.set PWM_out_1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set PWM_out_1__0__MASK, 0x02
.set PWM_out_1__0__PC, CYREG_PRT6_PC1
.set PWM_out_1__0__PORT, 6
.set PWM_out_1__0__SHIFT, 1
.set PWM_out_1__AG, CYREG_PRT6_AG
.set PWM_out_1__AMUX, CYREG_PRT6_AMUX
.set PWM_out_1__BIE, CYREG_PRT6_BIE
.set PWM_out_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_1__BYP, CYREG_PRT6_BYP
.set PWM_out_1__CTL, CYREG_PRT6_CTL
.set PWM_out_1__DM0, CYREG_PRT6_DM0
.set PWM_out_1__DM1, CYREG_PRT6_DM1
.set PWM_out_1__DM2, CYREG_PRT6_DM2
.set PWM_out_1__DR, CYREG_PRT6_DR
.set PWM_out_1__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWM_out_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_1__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_1__MASK, 0x02
.set PWM_out_1__PORT, 6
.set PWM_out_1__PRT, CYREG_PRT6_PRT
.set PWM_out_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_1__PS, CYREG_PRT6_PS
.set PWM_out_1__SHIFT, 1
.set PWM_out_1__SLW, CYREG_PRT6_SLW

/* PWM_out_2 */
.set PWM_out_2__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set PWM_out_2__0__MASK, 0x04
.set PWM_out_2__0__PC, CYREG_PRT6_PC2
.set PWM_out_2__0__PORT, 6
.set PWM_out_2__0__SHIFT, 2
.set PWM_out_2__AG, CYREG_PRT6_AG
.set PWM_out_2__AMUX, CYREG_PRT6_AMUX
.set PWM_out_2__BIE, CYREG_PRT6_BIE
.set PWM_out_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_2__BYP, CYREG_PRT6_BYP
.set PWM_out_2__CTL, CYREG_PRT6_CTL
.set PWM_out_2__DM0, CYREG_PRT6_DM0
.set PWM_out_2__DM1, CYREG_PRT6_DM1
.set PWM_out_2__DM2, CYREG_PRT6_DM2
.set PWM_out_2__DR, CYREG_PRT6_DR
.set PWM_out_2__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWM_out_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_2__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_2__MASK, 0x04
.set PWM_out_2__PORT, 6
.set PWM_out_2__PRT, CYREG_PRT6_PRT
.set PWM_out_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_2__PS, CYREG_PRT6_PS
.set PWM_out_2__SHIFT, 2
.set PWM_out_2__SLW, CYREG_PRT6_SLW

/* PWM_out_3 */
.set PWM_out_3__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set PWM_out_3__0__MASK, 0x08
.set PWM_out_3__0__PC, CYREG_PRT6_PC3
.set PWM_out_3__0__PORT, 6
.set PWM_out_3__0__SHIFT, 3
.set PWM_out_3__AG, CYREG_PRT6_AG
.set PWM_out_3__AMUX, CYREG_PRT6_AMUX
.set PWM_out_3__BIE, CYREG_PRT6_BIE
.set PWM_out_3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_3__BYP, CYREG_PRT6_BYP
.set PWM_out_3__CTL, CYREG_PRT6_CTL
.set PWM_out_3__DM0, CYREG_PRT6_DM0
.set PWM_out_3__DM1, CYREG_PRT6_DM1
.set PWM_out_3__DM2, CYREG_PRT6_DM2
.set PWM_out_3__DR, CYREG_PRT6_DR
.set PWM_out_3__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWM_out_3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_3__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_3__MASK, 0x08
.set PWM_out_3__PORT, 6
.set PWM_out_3__PRT, CYREG_PRT6_PRT
.set PWM_out_3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_3__PS, CYREG_PRT6_PS
.set PWM_out_3__SHIFT, 3
.set PWM_out_3__SLW, CYREG_PRT6_SLW

/* PWM_out_4 */
.set PWM_out_4__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set PWM_out_4__0__MASK, 0x10
.set PWM_out_4__0__PC, CYREG_PRT6_PC4
.set PWM_out_4__0__PORT, 6
.set PWM_out_4__0__SHIFT, 4
.set PWM_out_4__AG, CYREG_PRT6_AG
.set PWM_out_4__AMUX, CYREG_PRT6_AMUX
.set PWM_out_4__BIE, CYREG_PRT6_BIE
.set PWM_out_4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_4__BYP, CYREG_PRT6_BYP
.set PWM_out_4__CTL, CYREG_PRT6_CTL
.set PWM_out_4__DM0, CYREG_PRT6_DM0
.set PWM_out_4__DM1, CYREG_PRT6_DM1
.set PWM_out_4__DM2, CYREG_PRT6_DM2
.set PWM_out_4__DR, CYREG_PRT6_DR
.set PWM_out_4__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWM_out_4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_4__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_4__MASK, 0x10
.set PWM_out_4__PORT, 6
.set PWM_out_4__PRT, CYREG_PRT6_PRT
.set PWM_out_4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_4__PS, CYREG_PRT6_PS
.set PWM_out_4__SHIFT, 4
.set PWM_out_4__SLW, CYREG_PRT6_SLW

/* PWM_out_5 */
.set PWM_out_5__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set PWM_out_5__0__MASK, 0x20
.set PWM_out_5__0__PC, CYREG_PRT6_PC5
.set PWM_out_5__0__PORT, 6
.set PWM_out_5__0__SHIFT, 5
.set PWM_out_5__AG, CYREG_PRT6_AG
.set PWM_out_5__AMUX, CYREG_PRT6_AMUX
.set PWM_out_5__BIE, CYREG_PRT6_BIE
.set PWM_out_5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_5__BYP, CYREG_PRT6_BYP
.set PWM_out_5__CTL, CYREG_PRT6_CTL
.set PWM_out_5__DM0, CYREG_PRT6_DM0
.set PWM_out_5__DM1, CYREG_PRT6_DM1
.set PWM_out_5__DM2, CYREG_PRT6_DM2
.set PWM_out_5__DR, CYREG_PRT6_DR
.set PWM_out_5__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWM_out_5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_5__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_5__MASK, 0x20
.set PWM_out_5__PORT, 6
.set PWM_out_5__PRT, CYREG_PRT6_PRT
.set PWM_out_5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_5__PS, CYREG_PRT6_PS
.set PWM_out_5__SHIFT, 5
.set PWM_out_5__SLW, CYREG_PRT6_SLW

/* PWM_out_6 */
.set PWM_out_6__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set PWM_out_6__0__MASK, 0x40
.set PWM_out_6__0__PC, CYREG_PRT6_PC6
.set PWM_out_6__0__PORT, 6
.set PWM_out_6__0__SHIFT, 6
.set PWM_out_6__AG, CYREG_PRT6_AG
.set PWM_out_6__AMUX, CYREG_PRT6_AMUX
.set PWM_out_6__BIE, CYREG_PRT6_BIE
.set PWM_out_6__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_6__BYP, CYREG_PRT6_BYP
.set PWM_out_6__CTL, CYREG_PRT6_CTL
.set PWM_out_6__DM0, CYREG_PRT6_DM0
.set PWM_out_6__DM1, CYREG_PRT6_DM1
.set PWM_out_6__DM2, CYREG_PRT6_DM2
.set PWM_out_6__DR, CYREG_PRT6_DR
.set PWM_out_6__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWM_out_6__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_6__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_6__MASK, 0x40
.set PWM_out_6__PORT, 6
.set PWM_out_6__PRT, CYREG_PRT6_PRT
.set PWM_out_6__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_6__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_6__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_6__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_6__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_6__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_6__PS, CYREG_PRT6_PS
.set PWM_out_6__SHIFT, 6
.set PWM_out_6__SLW, CYREG_PRT6_SLW

/* PWM_out_7 */
.set PWM_out_7__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set PWM_out_7__0__MASK, 0x80
.set PWM_out_7__0__PC, CYREG_PRT6_PC7
.set PWM_out_7__0__PORT, 6
.set PWM_out_7__0__SHIFT, 7
.set PWM_out_7__AG, CYREG_PRT6_AG
.set PWM_out_7__AMUX, CYREG_PRT6_AMUX
.set PWM_out_7__BIE, CYREG_PRT6_BIE
.set PWM_out_7__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_7__BYP, CYREG_PRT6_BYP
.set PWM_out_7__CTL, CYREG_PRT6_CTL
.set PWM_out_7__DM0, CYREG_PRT6_DM0
.set PWM_out_7__DM1, CYREG_PRT6_DM1
.set PWM_out_7__DM2, CYREG_PRT6_DM2
.set PWM_out_7__DR, CYREG_PRT6_DR
.set PWM_out_7__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWM_out_7__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_7__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_7__MASK, 0x80
.set PWM_out_7__PORT, 6
.set PWM_out_7__PRT, CYREG_PRT6_PRT
.set PWM_out_7__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_7__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_7__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_7__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_7__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_7__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_7__PS, CYREG_PRT6_PS
.set PWM_out_7__SHIFT, 7
.set PWM_out_7__SLW, CYREG_PRT6_SLW

/* TIMER_REG */
.set TIMER_REG_Sync_ctrl_reg__0__MASK, 0x01
.set TIMER_REG_Sync_ctrl_reg__0__POS, 0
.set TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set TIMER_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set TIMER_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set TIMER_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set TIMER_REG_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set TIMER_REG_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set TIMER_REG_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set TIMER_REG_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set TIMER_REG_Sync_ctrl_reg__MASK, 0x01
.set TIMER_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set TIMER_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set TIMER_REG_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* CapSense_1_BufCH0 */
.set CapSense_1_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_1_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_1_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_1_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_1_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_1_BufCH0__PM_STBY_MSK, 0x10

/* CapSense_1_ClockGen */
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB06_CTL
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set CapSense_1_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB06_CTL
.set CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set CapSense_1_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB06_MSK
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB02_A0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB02_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB02_D0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB02_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB02_F0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB02_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* CapSense_1_CmodCH0 */
.set CapSense_1_CmodCH0__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set CapSense_1_CmodCH0__0__MASK, 0x40
.set CapSense_1_CmodCH0__0__PC, CYREG_PRT4_PC6
.set CapSense_1_CmodCH0__0__PORT, 4
.set CapSense_1_CmodCH0__0__SHIFT, 6
.set CapSense_1_CmodCH0__AG, CYREG_PRT4_AG
.set CapSense_1_CmodCH0__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_CmodCH0__BIE, CYREG_PRT4_BIE
.set CapSense_1_CmodCH0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_CmodCH0__BYP, CYREG_PRT4_BYP
.set CapSense_1_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU4_INTTYPE6
.set CapSense_1_CmodCH0__Cmod_CH0__MASK, 0x40
.set CapSense_1_CmodCH0__Cmod_CH0__PC, CYREG_PRT4_PC6
.set CapSense_1_CmodCH0__Cmod_CH0__PORT, 4
.set CapSense_1_CmodCH0__Cmod_CH0__SHIFT, 6
.set CapSense_1_CmodCH0__CTL, CYREG_PRT4_CTL
.set CapSense_1_CmodCH0__DM0, CYREG_PRT4_DM0
.set CapSense_1_CmodCH0__DM1, CYREG_PRT4_DM1
.set CapSense_1_CmodCH0__DM2, CYREG_PRT4_DM2
.set CapSense_1_CmodCH0__DR, CYREG_PRT4_DR
.set CapSense_1_CmodCH0__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CapSense_1_CmodCH0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_CmodCH0__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_CmodCH0__MASK, 0x40
.set CapSense_1_CmodCH0__PORT, 4
.set CapSense_1_CmodCH0__PRT, CYREG_PRT4_PRT
.set CapSense_1_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_CmodCH0__PS, CYREG_PRT4_PS
.set CapSense_1_CmodCH0__SHIFT, 6
.set CapSense_1_CmodCH0__SLW, CYREG_PRT4_SLW

/* CapSense_1_CompCH0_ctComp */
.set CapSense_1_CompCH0_ctComp__CLK, CYREG_CMP1_CLK
.set CapSense_1_CompCH0_ctComp__CMP_MASK, 0x02
.set CapSense_1_CompCH0_ctComp__CMP_NUMBER, 1
.set CapSense_1_CompCH0_ctComp__CR, CYREG_CMP1_CR
.set CapSense_1_CompCH0_ctComp__LUT__CR, CYREG_LUT1_CR
.set CapSense_1_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_1_CompCH0_ctComp__LUT__MSK_MASK, 0x02
.set CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT, 1
.set CapSense_1_CompCH0_ctComp__LUT__MX, CYREG_LUT1_MX
.set CapSense_1_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_1_CompCH0_ctComp__LUT__SR_MASK, 0x02
.set CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT, 1
.set CapSense_1_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_1_CompCH0_ctComp__PM_ACT_MSK, 0x02
.set CapSense_1_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_1_CompCH0_ctComp__PM_STBY_MSK, 0x02
.set CapSense_1_CompCH0_ctComp__SW0, CYREG_CMP1_SW0
.set CapSense_1_CompCH0_ctComp__SW2, CYREG_CMP1_SW2
.set CapSense_1_CompCH0_ctComp__SW3, CYREG_CMP1_SW3
.set CapSense_1_CompCH0_ctComp__SW4, CYREG_CMP1_SW4
.set CapSense_1_CompCH0_ctComp__SW6, CYREG_CMP1_SW6
.set CapSense_1_CompCH0_ctComp__TR0, CYREG_CMP1_TR0
.set CapSense_1_CompCH0_ctComp__TR1, CYREG_CMP1_TR1
.set CapSense_1_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set CapSense_1_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set CapSense_1_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set CapSense_1_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set CapSense_1_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_1_CompCH0_ctComp__WRK_MASK, 0x02
.set CapSense_1_CompCH0_ctComp__WRK_SHIFT, 1

/* CapSense_1_IdacCH0_viDAC8 */
.set CapSense_1_IdacCH0_viDAC8__CR0, CYREG_DAC3_CR0
.set CapSense_1_IdacCH0_viDAC8__CR1, CYREG_DAC3_CR1
.set CapSense_1_IdacCH0_viDAC8__D, CYREG_DAC3_D
.set CapSense_1_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_1_IdacCH0_viDAC8__PM_ACT_MSK, 0x08
.set CapSense_1_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_1_IdacCH0_viDAC8__PM_STBY_MSK, 0x08
.set CapSense_1_IdacCH0_viDAC8__STROBE, CYREG_DAC3_STROBE
.set CapSense_1_IdacCH0_viDAC8__SW0, CYREG_DAC3_SW0
.set CapSense_1_IdacCH0_viDAC8__SW2, CYREG_DAC3_SW2
.set CapSense_1_IdacCH0_viDAC8__SW3, CYREG_DAC3_SW3
.set CapSense_1_IdacCH0_viDAC8__SW4, CYREG_DAC3_SW4
.set CapSense_1_IdacCH0_viDAC8__TR, CYREG_DAC3_TR
.set CapSense_1_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set CapSense_1_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set CapSense_1_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set CapSense_1_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set CapSense_1_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set CapSense_1_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set CapSense_1_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set CapSense_1_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set CapSense_1_IdacCH0_viDAC8__TST, CYREG_DAC3_TST

/* CapSense_1_IntClock */
.set CapSense_1_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set CapSense_1_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set CapSense_1_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set CapSense_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_1_IntClock__INDEX, 0x05
.set CapSense_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_1_IntClock__PM_ACT_MSK, 0x20
.set CapSense_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_1_IntClock__PM_STBY_MSK, 0x20

/* CapSense_1_IsrCH0 */
.set CapSense_1_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_1_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_1_IsrCH0__INTC_MASK, 0x02
.set CapSense_1_IsrCH0__INTC_NUMBER, 1
.set CapSense_1_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_1_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set CapSense_1_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_1_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CapSense_1_MeasureCH0 */
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB06_A0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB06_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB06_D0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB06_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB06_F0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB06_F1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set CapSense_1_MeasureCH0_UDB_Counter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB07_A0
.set CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB07_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB07_D0
.set CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB07_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB07_F0
.set CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB07_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* CapSense_1_PortCH0 */
.set CapSense_1_PortCH0__0__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__0__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__0__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__0__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__0__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__0__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__0__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__0__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__0__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__0__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set CapSense_1_PortCH0__0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__0__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__0__MASK, 0x01
.set CapSense_1_PortCH0__0__PC, CYREG_PRT4_PC0
.set CapSense_1_PortCH0__0__PORT, 4
.set CapSense_1_PortCH0__0__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__0__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__0__SHIFT, 0
.set CapSense_1_PortCH0__0__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__1__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__1__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__1__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__1__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__1__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__1__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__1__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__1__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__1__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__1__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__1__INTTYPE, CYREG_PICU4_INTTYPE1
.set CapSense_1_PortCH0__1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__1__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__1__MASK, 0x02
.set CapSense_1_PortCH0__1__PC, CYREG_PRT4_PC1
.set CapSense_1_PortCH0__1__PORT, 4
.set CapSense_1_PortCH0__1__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__1__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__1__SHIFT, 1
.set CapSense_1_PortCH0__1__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__2__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__2__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__2__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__2__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__2__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__2__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__2__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__2__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__2__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__2__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__2__INTTYPE, CYREG_PICU4_INTTYPE2
.set CapSense_1_PortCH0__2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__2__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__2__MASK, 0x04
.set CapSense_1_PortCH0__2__PC, CYREG_PRT4_PC2
.set CapSense_1_PortCH0__2__PORT, 4
.set CapSense_1_PortCH0__2__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__2__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__2__SHIFT, 2
.set CapSense_1_PortCH0__2__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__3__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__3__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__3__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__3__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__3__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__3__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__3__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__3__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__3__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__3__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__3__INTTYPE, CYREG_PICU4_INTTYPE3
.set CapSense_1_PortCH0__3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__3__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__3__MASK, 0x08
.set CapSense_1_PortCH0__3__PC, CYREG_PRT4_PC3
.set CapSense_1_PortCH0__3__PORT, 4
.set CapSense_1_PortCH0__3__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__3__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__3__SHIFT, 3
.set CapSense_1_PortCH0__3__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__4__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__4__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__4__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__4__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__4__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__4__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__4__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__4__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__4__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__4__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__4__INTTYPE, CYREG_PICU4_INTTYPE4
.set CapSense_1_PortCH0__4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__4__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__4__MASK, 0x10
.set CapSense_1_PortCH0__4__PC, CYREG_PRT4_PC4
.set CapSense_1_PortCH0__4__PORT, 4
.set CapSense_1_PortCH0__4__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__4__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__4__SHIFT, 4
.set CapSense_1_PortCH0__4__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__5__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__5__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__5__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__5__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__5__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__5__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__5__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__5__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__5__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__5__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__5__INTTYPE, CYREG_PICU4_INTTYPE5
.set CapSense_1_PortCH0__5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__5__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__5__MASK, 0x20
.set CapSense_1_PortCH0__5__PC, CYREG_PRT4_PC5
.set CapSense_1_PortCH0__5__PORT, 4
.set CapSense_1_PortCH0__5__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__5__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__5__SHIFT, 5
.set CapSense_1_PortCH0__5__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__6__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__6__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__6__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__6__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__6__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__6__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__6__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__6__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__6__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__6__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__6__INTTYPE, CYREG_PICU0_INTTYPE5
.set CapSense_1_PortCH0__6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__6__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__6__MASK, 0x20
.set CapSense_1_PortCH0__6__PC, CYREG_PRT0_PC5
.set CapSense_1_PortCH0__6__PORT, 0
.set CapSense_1_PortCH0__6__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__6__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__6__SHIFT, 5
.set CapSense_1_PortCH0__6__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__7__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__7__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__7__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__7__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__7__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__7__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__7__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__7__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__7__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__7__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__7__INTTYPE, CYREG_PICU0_INTTYPE6
.set CapSense_1_PortCH0__7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__7__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__7__MASK, 0x40
.set CapSense_1_PortCH0__7__PC, CYREG_PRT0_PC6
.set CapSense_1_PortCH0__7__PORT, 0
.set CapSense_1_PortCH0__7__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__7__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__7__SHIFT, 6
.set CapSense_1_PortCH0__7__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__Button0__BTN__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__Button0__BTN__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__Button0__BTN__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__Button0__BTN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__Button0__BTN__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__Button0__BTN__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__Button0__BTN__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__Button0__BTN__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__Button0__BTN__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__Button0__BTN__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__Button0__BTN__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__Button0__BTN__INTTYPE, CYREG_PICU4_INTTYPE0
.set CapSense_1_PortCH0__Button0__BTN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__Button0__BTN__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__Button0__BTN__MASK, 0x01
.set CapSense_1_PortCH0__Button0__BTN__PC, CYREG_PRT4_PC0
.set CapSense_1_PortCH0__Button0__BTN__PORT, 4
.set CapSense_1_PortCH0__Button0__BTN__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__Button0__BTN__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__Button0__BTN__SHIFT, 0
.set CapSense_1_PortCH0__Button0__BTN__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__Button1__BTN__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__Button1__BTN__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__Button1__BTN__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__Button1__BTN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__Button1__BTN__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__Button1__BTN__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__Button1__BTN__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__Button1__BTN__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__Button1__BTN__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__Button1__BTN__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__Button1__BTN__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__Button1__BTN__INTTYPE, CYREG_PICU4_INTTYPE1
.set CapSense_1_PortCH0__Button1__BTN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__Button1__BTN__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__Button1__BTN__MASK, 0x02
.set CapSense_1_PortCH0__Button1__BTN__PC, CYREG_PRT4_PC1
.set CapSense_1_PortCH0__Button1__BTN__PORT, 4
.set CapSense_1_PortCH0__Button1__BTN__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__Button1__BTN__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__Button1__BTN__SHIFT, 1
.set CapSense_1_PortCH0__Button1__BTN__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__Button2__BTN__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__Button2__BTN__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__Button2__BTN__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__Button2__BTN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__Button2__BTN__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__Button2__BTN__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__Button2__BTN__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__Button2__BTN__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__Button2__BTN__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__Button2__BTN__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__Button2__BTN__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__Button2__BTN__INTTYPE, CYREG_PICU4_INTTYPE2
.set CapSense_1_PortCH0__Button2__BTN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__Button2__BTN__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__Button2__BTN__MASK, 0x04
.set CapSense_1_PortCH0__Button2__BTN__PC, CYREG_PRT4_PC2
.set CapSense_1_PortCH0__Button2__BTN__PORT, 4
.set CapSense_1_PortCH0__Button2__BTN__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__Button2__BTN__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__Button2__BTN__SHIFT, 2
.set CapSense_1_PortCH0__Button2__BTN__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__Button3__BTN__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__Button3__BTN__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__Button3__BTN__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__Button3__BTN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__Button3__BTN__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__Button3__BTN__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__Button3__BTN__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__Button3__BTN__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__Button3__BTN__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__Button3__BTN__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__Button3__BTN__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__Button3__BTN__INTTYPE, CYREG_PICU4_INTTYPE3
.set CapSense_1_PortCH0__Button3__BTN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__Button3__BTN__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__Button3__BTN__MASK, 0x08
.set CapSense_1_PortCH0__Button3__BTN__PC, CYREG_PRT4_PC3
.set CapSense_1_PortCH0__Button3__BTN__PORT, 4
.set CapSense_1_PortCH0__Button3__BTN__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__Button3__BTN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__Button3__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button3__BTN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__Button3__BTN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__Button3__BTN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__Button3__BTN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__Button3__BTN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__Button3__BTN__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__Button3__BTN__SHIFT, 3
.set CapSense_1_PortCH0__Button3__BTN__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__Button4__BTN__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__Button4__BTN__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__Button4__BTN__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__Button4__BTN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__Button4__BTN__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__Button4__BTN__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__Button4__BTN__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__Button4__BTN__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__Button4__BTN__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__Button4__BTN__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__Button4__BTN__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__Button4__BTN__INTTYPE, CYREG_PICU4_INTTYPE4
.set CapSense_1_PortCH0__Button4__BTN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__Button4__BTN__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__Button4__BTN__MASK, 0x10
.set CapSense_1_PortCH0__Button4__BTN__PC, CYREG_PRT4_PC4
.set CapSense_1_PortCH0__Button4__BTN__PORT, 4
.set CapSense_1_PortCH0__Button4__BTN__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__Button4__BTN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__Button4__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button4__BTN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__Button4__BTN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__Button4__BTN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__Button4__BTN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__Button4__BTN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__Button4__BTN__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__Button4__BTN__SHIFT, 4
.set CapSense_1_PortCH0__Button4__BTN__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__Button5__BTN__AG, CYREG_PRT4_AG
.set CapSense_1_PortCH0__Button5__BTN__AMUX, CYREG_PRT4_AMUX
.set CapSense_1_PortCH0__Button5__BTN__BIE, CYREG_PRT4_BIE
.set CapSense_1_PortCH0__Button5__BTN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_1_PortCH0__Button5__BTN__BYP, CYREG_PRT4_BYP
.set CapSense_1_PortCH0__Button5__BTN__CTL, CYREG_PRT4_CTL
.set CapSense_1_PortCH0__Button5__BTN__DM0, CYREG_PRT4_DM0
.set CapSense_1_PortCH0__Button5__BTN__DM1, CYREG_PRT4_DM1
.set CapSense_1_PortCH0__Button5__BTN__DM2, CYREG_PRT4_DM2
.set CapSense_1_PortCH0__Button5__BTN__DR, CYREG_PRT4_DR
.set CapSense_1_PortCH0__Button5__BTN__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_1_PortCH0__Button5__BTN__INTTYPE, CYREG_PICU4_INTTYPE5
.set CapSense_1_PortCH0__Button5__BTN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_1_PortCH0__Button5__BTN__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_1_PortCH0__Button5__BTN__MASK, 0x20
.set CapSense_1_PortCH0__Button5__BTN__PC, CYREG_PRT4_PC5
.set CapSense_1_PortCH0__Button5__BTN__PORT, 4
.set CapSense_1_PortCH0__Button5__BTN__PRT, CYREG_PRT4_PRT
.set CapSense_1_PortCH0__Button5__BTN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_1_PortCH0__Button5__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button5__BTN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_1_PortCH0__Button5__BTN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_1_PortCH0__Button5__BTN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_1_PortCH0__Button5__BTN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_1_PortCH0__Button5__BTN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_1_PortCH0__Button5__BTN__PS, CYREG_PRT4_PS
.set CapSense_1_PortCH0__Button5__BTN__SHIFT, 5
.set CapSense_1_PortCH0__Button5__BTN__SLW, CYREG_PRT4_SLW
.set CapSense_1_PortCH0__Button6__BTN__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__Button6__BTN__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__Button6__BTN__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__Button6__BTN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__Button6__BTN__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__Button6__BTN__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__Button6__BTN__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__Button6__BTN__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__Button6__BTN__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__Button6__BTN__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__Button6__BTN__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__Button6__BTN__INTTYPE, CYREG_PICU0_INTTYPE5
.set CapSense_1_PortCH0__Button6__BTN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__Button6__BTN__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__Button6__BTN__MASK, 0x20
.set CapSense_1_PortCH0__Button6__BTN__PC, CYREG_PRT0_PC5
.set CapSense_1_PortCH0__Button6__BTN__PORT, 0
.set CapSense_1_PortCH0__Button6__BTN__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__Button6__BTN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__Button6__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button6__BTN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__Button6__BTN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__Button6__BTN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__Button6__BTN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__Button6__BTN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__Button6__BTN__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__Button6__BTN__SHIFT, 5
.set CapSense_1_PortCH0__Button6__BTN__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__Button7__BTN__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__Button7__BTN__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__Button7__BTN__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__Button7__BTN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__Button7__BTN__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__Button7__BTN__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__Button7__BTN__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__Button7__BTN__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__Button7__BTN__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__Button7__BTN__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__Button7__BTN__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__Button7__BTN__INTTYPE, CYREG_PICU0_INTTYPE6
.set CapSense_1_PortCH0__Button7__BTN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__Button7__BTN__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__Button7__BTN__MASK, 0x40
.set CapSense_1_PortCH0__Button7__BTN__PC, CYREG_PRT0_PC6
.set CapSense_1_PortCH0__Button7__BTN__PORT, 0
.set CapSense_1_PortCH0__Button7__BTN__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__Button7__BTN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__Button7__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button7__BTN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__Button7__BTN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__Button7__BTN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__Button7__BTN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__Button7__BTN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__Button7__BTN__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__Button7__BTN__SHIFT, 6
.set CapSense_1_PortCH0__Button7__BTN__SLW, CYREG_PRT0_SLW

/* IDAC_out_1 */
.set IDAC_out_1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set IDAC_out_1__0__MASK, 0x80
.set IDAC_out_1__0__PC, CYREG_PRT0_PC7
.set IDAC_out_1__0__PORT, 0
.set IDAC_out_1__0__SHIFT, 7
.set IDAC_out_1__AG, CYREG_PRT0_AG
.set IDAC_out_1__AMUX, CYREG_PRT0_AMUX
.set IDAC_out_1__BIE, CYREG_PRT0_BIE
.set IDAC_out_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IDAC_out_1__BYP, CYREG_PRT0_BYP
.set IDAC_out_1__CTL, CYREG_PRT0_CTL
.set IDAC_out_1__DM0, CYREG_PRT0_DM0
.set IDAC_out_1__DM1, CYREG_PRT0_DM1
.set IDAC_out_1__DM2, CYREG_PRT0_DM2
.set IDAC_out_1__DR, CYREG_PRT0_DR
.set IDAC_out_1__INP_DIS, CYREG_PRT0_INP_DIS
.set IDAC_out_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IDAC_out_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IDAC_out_1__LCD_EN, CYREG_PRT0_LCD_EN
.set IDAC_out_1__MASK, 0x80
.set IDAC_out_1__PORT, 0
.set IDAC_out_1__PRT, CYREG_PRT0_PRT
.set IDAC_out_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IDAC_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IDAC_out_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IDAC_out_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IDAC_out_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IDAC_out_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IDAC_out_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IDAC_out_1__PS, CYREG_PRT0_PS
.set IDAC_out_1__SHIFT, 7
.set IDAC_out_1__SLW, CYREG_PRT0_SLW

/* VDAC_out_1 */
.set VDAC_out_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set VDAC_out_1__0__MASK, 0x02
.set VDAC_out_1__0__PC, CYREG_PRT0_PC1
.set VDAC_out_1__0__PORT, 0
.set VDAC_out_1__0__SHIFT, 1
.set VDAC_out_1__AG, CYREG_PRT0_AG
.set VDAC_out_1__AMUX, CYREG_PRT0_AMUX
.set VDAC_out_1__BIE, CYREG_PRT0_BIE
.set VDAC_out_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VDAC_out_1__BYP, CYREG_PRT0_BYP
.set VDAC_out_1__CTL, CYREG_PRT0_CTL
.set VDAC_out_1__DM0, CYREG_PRT0_DM0
.set VDAC_out_1__DM1, CYREG_PRT0_DM1
.set VDAC_out_1__DM2, CYREG_PRT0_DM2
.set VDAC_out_1__DR, CYREG_PRT0_DR
.set VDAC_out_1__INP_DIS, CYREG_PRT0_INP_DIS
.set VDAC_out_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VDAC_out_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VDAC_out_1__LCD_EN, CYREG_PRT0_LCD_EN
.set VDAC_out_1__MASK, 0x02
.set VDAC_out_1__PORT, 0
.set VDAC_out_1__PRT, CYREG_PRT0_PRT
.set VDAC_out_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VDAC_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VDAC_out_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VDAC_out_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VDAC_out_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VDAC_out_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VDAC_out_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VDAC_out_1__PS, CYREG_PRT0_PS
.set VDAC_out_1__SHIFT, 1
.set VDAC_out_1__SLW, CYREG_PRT0_SLW

/* WaveDAC8_1_BuffAmp_ABuf */
.set WaveDAC8_1_BuffAmp_ABuf__CR, CYREG_OPAMP2_CR
.set WaveDAC8_1_BuffAmp_ABuf__MX, CYREG_OPAMP2_MX
.set WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set WaveDAC8_1_BuffAmp_ABuf__SW, CYREG_OPAMP2_SW
.set WaveDAC8_1_BuffAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set WaveDAC8_1_BuffAmp_ABuf__TR1, CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC0_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x01
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x01
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC0_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC0_TST

/* WaveDAC8_1_Wave1_DMA */
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 2
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_1_Wave2_DMA */
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 3
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* StripLights_B_WS2811 */
.set StripLights_B_WS2811_ctrl__0__MASK, 0x01
.set StripLights_B_WS2811_ctrl__0__POS, 0
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set StripLights_B_WS2811_ctrl__3__MASK, 0x08
.set StripLights_B_WS2811_ctrl__3__POS, 3
.set StripLights_B_WS2811_ctrl__4__MASK, 0x10
.set StripLights_B_WS2811_ctrl__4__POS, 4
.set StripLights_B_WS2811_ctrl__5__MASK, 0x20
.set StripLights_B_WS2811_ctrl__5__POS, 5
.set StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set StripLights_B_WS2811_ctrl__CONTROL_REG, CYREG_B0_UDB04_CTL
.set StripLights_B_WS2811_ctrl__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set StripLights_B_WS2811_ctrl__COUNT_REG, CYREG_B0_UDB04_CTL
.set StripLights_B_WS2811_ctrl__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set StripLights_B_WS2811_ctrl__MASK, 0x39
.set StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set StripLights_B_WS2811_ctrl__PERIOD_REG, CYREG_B0_UDB04_MSK
.set StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set StripLights_B_WS2811_dshifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set StripLights_B_WS2811_dshifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set StripLights_B_WS2811_dshifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set StripLights_B_WS2811_dshifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set StripLights_B_WS2811_dshifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set StripLights_B_WS2811_dshifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set StripLights_B_WS2811_dshifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set StripLights_B_WS2811_dshifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set StripLights_B_WS2811_dshifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set StripLights_B_WS2811_pwm8_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set StripLights_B_WS2811_pwm8_u0__A0_REG, CYREG_B0_UDB03_A0
.set StripLights_B_WS2811_pwm8_u0__A1_REG, CYREG_B0_UDB03_A1
.set StripLights_B_WS2811_pwm8_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set StripLights_B_WS2811_pwm8_u0__D0_REG, CYREG_B0_UDB03_D0
.set StripLights_B_WS2811_pwm8_u0__D1_REG, CYREG_B0_UDB03_D1
.set StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set StripLights_B_WS2811_pwm8_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set StripLights_B_WS2811_pwm8_u0__F0_REG, CYREG_B0_UDB03_F0
.set StripLights_B_WS2811_pwm8_u0__F1_REG, CYREG_B0_UDB03_F1
.set StripLights_B_WS2811_StatusReg__0__MASK, 0x01
.set StripLights_B_WS2811_StatusReg__0__POS, 0
.set StripLights_B_WS2811_StatusReg__1__MASK, 0x02
.set StripLights_B_WS2811_StatusReg__1__POS, 1
.set StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set StripLights_B_WS2811_StatusReg__6__MASK, 0x40
.set StripLights_B_WS2811_StatusReg__6__POS, 6
.set StripLights_B_WS2811_StatusReg__7__MASK, 0x80
.set StripLights_B_WS2811_StatusReg__7__POS, 7
.set StripLights_B_WS2811_StatusReg__MASK, 0xC3
.set StripLights_B_WS2811_StatusReg__MASK_REG, CYREG_B0_UDB04_MSK
.set StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set StripLights_B_WS2811_StatusReg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set StripLights_B_WS2811_StatusReg__STATUS_REG, CYREG_B0_UDB04_ST

/* StripLights_Clock */
.set StripLights_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set StripLights_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set StripLights_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set StripLights_Clock__CFG2_SRC_SEL_MASK, 0x07
.set StripLights_Clock__INDEX, 0x04
.set StripLights_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set StripLights_Clock__PM_ACT_MSK, 0x10
.set StripLights_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set StripLights_Clock__PM_STBY_MSK, 0x10

/* StripLights_isr */
.set StripLights_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set StripLights_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set StripLights_isr__INTC_MASK, 0x04
.set StripLights_isr__INTC_NUMBER, 2
.set StripLights_isr__INTC_PRIOR_NUM, 7
.set StripLights_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set StripLights_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set StripLights_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* StripLights_StringSel */
.set StripLights_StringSel_Sync_ctrl_reg__0__MASK, 0x01
.set StripLights_StringSel_Sync_ctrl_reg__0__POS, 0
.set StripLights_StringSel_Sync_ctrl_reg__1__MASK, 0x02
.set StripLights_StringSel_Sync_ctrl_reg__1__POS, 1
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set StripLights_StringSel_Sync_ctrl_reg__2__MASK, 0x04
.set StripLights_StringSel_Sync_ctrl_reg__2__POS, 2
.set StripLights_StringSel_Sync_ctrl_reg__3__MASK, 0x08
.set StripLights_StringSel_Sync_ctrl_reg__3__POS, 3
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set StripLights_StringSel_Sync_ctrl_reg__MASK, 0x0F
.set StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* WaveDAC_clk */
.set WaveDAC_clk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set WaveDAC_clk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set WaveDAC_clk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set WaveDAC_clk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC_clk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set WaveDAC_clk__CFG3_PHASE_DLY_MASK, 0x0F
.set WaveDAC_clk__INDEX, 0x00
.set WaveDAC_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set WaveDAC_clk__PM_ACT_MSK, 0x01
.set WaveDAC_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set WaveDAC_clk__PM_STBY_MSK, 0x01

/* WaveDAC_out */
.set WaveDAC_out__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set WaveDAC_out__0__MASK, 0x01
.set WaveDAC_out__0__PC, CYREG_PRT0_PC0
.set WaveDAC_out__0__PORT, 0
.set WaveDAC_out__0__SHIFT, 0
.set WaveDAC_out__AG, CYREG_PRT0_AG
.set WaveDAC_out__AMUX, CYREG_PRT0_AMUX
.set WaveDAC_out__BIE, CYREG_PRT0_BIE
.set WaveDAC_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WaveDAC_out__BYP, CYREG_PRT0_BYP
.set WaveDAC_out__CTL, CYREG_PRT0_CTL
.set WaveDAC_out__DM0, CYREG_PRT0_DM0
.set WaveDAC_out__DM1, CYREG_PRT0_DM1
.set WaveDAC_out__DM2, CYREG_PRT0_DM2
.set WaveDAC_out__DR, CYREG_PRT0_DR
.set WaveDAC_out__INP_DIS, CYREG_PRT0_INP_DIS
.set WaveDAC_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WaveDAC_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WaveDAC_out__LCD_EN, CYREG_PRT0_LCD_EN
.set WaveDAC_out__MASK, 0x01
.set WaveDAC_out__PORT, 0
.set WaveDAC_out__PRT, CYREG_PRT0_PRT
.set WaveDAC_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WaveDAC_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WaveDAC_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WaveDAC_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WaveDAC_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WaveDAC_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WaveDAC_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WaveDAC_out__PS, CYREG_PRT0_PS
.set WaveDAC_out__SHIFT, 0
.set WaveDAC_out__SLW, CYREG_PRT0_SLW

/* analog_in_0 */
.set analog_in_0__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set analog_in_0__0__MASK, 0x01
.set analog_in_0__0__PC, CYREG_PRT3_PC0
.set analog_in_0__0__PORT, 3
.set analog_in_0__0__SHIFT, 0
.set analog_in_0__AG, CYREG_PRT3_AG
.set analog_in_0__AMUX, CYREG_PRT3_AMUX
.set analog_in_0__BIE, CYREG_PRT3_BIE
.set analog_in_0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_0__BYP, CYREG_PRT3_BYP
.set analog_in_0__CTL, CYREG_PRT3_CTL
.set analog_in_0__DM0, CYREG_PRT3_DM0
.set analog_in_0__DM1, CYREG_PRT3_DM1
.set analog_in_0__DM2, CYREG_PRT3_DM2
.set analog_in_0__DR, CYREG_PRT3_DR
.set analog_in_0__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_0__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_0__MASK, 0x01
.set analog_in_0__PORT, 3
.set analog_in_0__PRT, CYREG_PRT3_PRT
.set analog_in_0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_0__PS, CYREG_PRT3_PS
.set analog_in_0__SHIFT, 0
.set analog_in_0__SLW, CYREG_PRT3_SLW

/* analog_in_1 */
.set analog_in_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set analog_in_1__0__MASK, 0x02
.set analog_in_1__0__PC, CYREG_PRT3_PC1
.set analog_in_1__0__PORT, 3
.set analog_in_1__0__SHIFT, 1
.set analog_in_1__AG, CYREG_PRT3_AG
.set analog_in_1__AMUX, CYREG_PRT3_AMUX
.set analog_in_1__BIE, CYREG_PRT3_BIE
.set analog_in_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_1__BYP, CYREG_PRT3_BYP
.set analog_in_1__CTL, CYREG_PRT3_CTL
.set analog_in_1__DM0, CYREG_PRT3_DM0
.set analog_in_1__DM1, CYREG_PRT3_DM1
.set analog_in_1__DM2, CYREG_PRT3_DM2
.set analog_in_1__DR, CYREG_PRT3_DR
.set analog_in_1__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_1__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_1__MASK, 0x02
.set analog_in_1__PORT, 3
.set analog_in_1__PRT, CYREG_PRT3_PRT
.set analog_in_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_1__PS, CYREG_PRT3_PS
.set analog_in_1__SHIFT, 1
.set analog_in_1__SLW, CYREG_PRT3_SLW

/* analog_in_2 */
.set analog_in_2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set analog_in_2__0__MASK, 0x04
.set analog_in_2__0__PC, CYREG_PRT3_PC2
.set analog_in_2__0__PORT, 3
.set analog_in_2__0__SHIFT, 2
.set analog_in_2__AG, CYREG_PRT3_AG
.set analog_in_2__AMUX, CYREG_PRT3_AMUX
.set analog_in_2__BIE, CYREG_PRT3_BIE
.set analog_in_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_2__BYP, CYREG_PRT3_BYP
.set analog_in_2__CTL, CYREG_PRT3_CTL
.set analog_in_2__DM0, CYREG_PRT3_DM0
.set analog_in_2__DM1, CYREG_PRT3_DM1
.set analog_in_2__DM2, CYREG_PRT3_DM2
.set analog_in_2__DR, CYREG_PRT3_DR
.set analog_in_2__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_2__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_2__MASK, 0x04
.set analog_in_2__PORT, 3
.set analog_in_2__PRT, CYREG_PRT3_PRT
.set analog_in_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_2__PS, CYREG_PRT3_PS
.set analog_in_2__SHIFT, 2
.set analog_in_2__SLW, CYREG_PRT3_SLW

/* analog_in_3 */
.set analog_in_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set analog_in_3__0__MASK, 0x08
.set analog_in_3__0__PC, CYREG_PRT3_PC3
.set analog_in_3__0__PORT, 3
.set analog_in_3__0__SHIFT, 3
.set analog_in_3__AG, CYREG_PRT3_AG
.set analog_in_3__AMUX, CYREG_PRT3_AMUX
.set analog_in_3__BIE, CYREG_PRT3_BIE
.set analog_in_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_3__BYP, CYREG_PRT3_BYP
.set analog_in_3__CTL, CYREG_PRT3_CTL
.set analog_in_3__DM0, CYREG_PRT3_DM0
.set analog_in_3__DM1, CYREG_PRT3_DM1
.set analog_in_3__DM2, CYREG_PRT3_DM2
.set analog_in_3__DR, CYREG_PRT3_DR
.set analog_in_3__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_3__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_3__MASK, 0x08
.set analog_in_3__PORT, 3
.set analog_in_3__PRT, CYREG_PRT3_PRT
.set analog_in_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_3__PS, CYREG_PRT3_PS
.set analog_in_3__SHIFT, 3
.set analog_in_3__SLW, CYREG_PRT3_SLW

/* analog_in_4 */
.set analog_in_4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set analog_in_4__0__MASK, 0x10
.set analog_in_4__0__PC, CYREG_PRT3_PC4
.set analog_in_4__0__PORT, 3
.set analog_in_4__0__SHIFT, 4
.set analog_in_4__AG, CYREG_PRT3_AG
.set analog_in_4__AMUX, CYREG_PRT3_AMUX
.set analog_in_4__BIE, CYREG_PRT3_BIE
.set analog_in_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_4__BYP, CYREG_PRT3_BYP
.set analog_in_4__CTL, CYREG_PRT3_CTL
.set analog_in_4__DM0, CYREG_PRT3_DM0
.set analog_in_4__DM1, CYREG_PRT3_DM1
.set analog_in_4__DM2, CYREG_PRT3_DM2
.set analog_in_4__DR, CYREG_PRT3_DR
.set analog_in_4__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_4__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_4__MASK, 0x10
.set analog_in_4__PORT, 3
.set analog_in_4__PRT, CYREG_PRT3_PRT
.set analog_in_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_4__PS, CYREG_PRT3_PS
.set analog_in_4__SHIFT, 4
.set analog_in_4__SLW, CYREG_PRT3_SLW

/* analog_in_5 */
.set analog_in_5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set analog_in_5__0__MASK, 0x20
.set analog_in_5__0__PC, CYREG_PRT3_PC5
.set analog_in_5__0__PORT, 3
.set analog_in_5__0__SHIFT, 5
.set analog_in_5__AG, CYREG_PRT3_AG
.set analog_in_5__AMUX, CYREG_PRT3_AMUX
.set analog_in_5__BIE, CYREG_PRT3_BIE
.set analog_in_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_5__BYP, CYREG_PRT3_BYP
.set analog_in_5__CTL, CYREG_PRT3_CTL
.set analog_in_5__DM0, CYREG_PRT3_DM0
.set analog_in_5__DM1, CYREG_PRT3_DM1
.set analog_in_5__DM2, CYREG_PRT3_DM2
.set analog_in_5__DR, CYREG_PRT3_DR
.set analog_in_5__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_5__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_5__MASK, 0x20
.set analog_in_5__PORT, 3
.set analog_in_5__PRT, CYREG_PRT3_PRT
.set analog_in_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_5__PS, CYREG_PRT3_PS
.set analog_in_5__SHIFT, 5
.set analog_in_5__SLW, CYREG_PRT3_SLW

/* analog_in_6 */
.set analog_in_6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set analog_in_6__0__MASK, 0x40
.set analog_in_6__0__PC, CYREG_PRT3_PC6
.set analog_in_6__0__PORT, 3
.set analog_in_6__0__SHIFT, 6
.set analog_in_6__AG, CYREG_PRT3_AG
.set analog_in_6__AMUX, CYREG_PRT3_AMUX
.set analog_in_6__BIE, CYREG_PRT3_BIE
.set analog_in_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_6__BYP, CYREG_PRT3_BYP
.set analog_in_6__CTL, CYREG_PRT3_CTL
.set analog_in_6__DM0, CYREG_PRT3_DM0
.set analog_in_6__DM1, CYREG_PRT3_DM1
.set analog_in_6__DM2, CYREG_PRT3_DM2
.set analog_in_6__DR, CYREG_PRT3_DR
.set analog_in_6__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_6__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_6__MASK, 0x40
.set analog_in_6__PORT, 3
.set analog_in_6__PRT, CYREG_PRT3_PRT
.set analog_in_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_6__PS, CYREG_PRT3_PS
.set analog_in_6__SHIFT, 6
.set analog_in_6__SLW, CYREG_PRT3_SLW

/* analog_in_7 */
.set analog_in_7__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set analog_in_7__0__MASK, 0x80
.set analog_in_7__0__PC, CYREG_PRT3_PC7
.set analog_in_7__0__PORT, 3
.set analog_in_7__0__SHIFT, 7
.set analog_in_7__AG, CYREG_PRT3_AG
.set analog_in_7__AMUX, CYREG_PRT3_AMUX
.set analog_in_7__BIE, CYREG_PRT3_BIE
.set analog_in_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_7__BYP, CYREG_PRT3_BYP
.set analog_in_7__CTL, CYREG_PRT3_CTL
.set analog_in_7__DM0, CYREG_PRT3_DM0
.set analog_in_7__DM1, CYREG_PRT3_DM1
.set analog_in_7__DM2, CYREG_PRT3_DM2
.set analog_in_7__DR, CYREG_PRT3_DR
.set analog_in_7__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set analog_in_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_7__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_7__MASK, 0x80
.set analog_in_7__PORT, 3
.set analog_in_7__PRT, CYREG_PRT3_PRT
.set analog_in_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_7__PS, CYREG_PRT3_PS
.set analog_in_7__SHIFT, 7
.set analog_in_7__SLW, CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB01_ST

/* ADC_SAR_Seq_1_FinalBuf */
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_1_IntClock */
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x06
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x40
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x40

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_Seq_1_TempBuf */
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* Timer_TimerHW */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 1
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
