{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 16:07:41 2014 " "Info: Processing started: Sun Aug 17 16:07:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHW -c ProjetoHW " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHW -c ProjetoHW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorPC-behavioral_arch " "Info: Found design unit 1: RegistradorPC-behavioral_arch" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorPC " "Info: Found entity 1: RegistradorPC" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_iord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_Iord " "Info: Found entity 1: Mux_2Bits_Iord" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_regdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_RegDST " "Info: Found entity 1: Mux_2Bits_RegDST" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradora.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorA-behavioral_arch " "Info: Found design unit 1: RegistradorA-behavioral_arch" {  } { { "RegistradorA.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorA.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorA " "Info: Found entity 1: RegistradorA" {  } { { "RegistradorA.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorA.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorB-behavioral_arch " "Info: Found design unit 1: RegistradorB-behavioral_arch" {  } { { "RegistradorB.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorB.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Info: Found entity 1: RegistradorB" {  } { { "RegistradorB.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorB.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bits_alusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_1bits_alusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bits_ALUsrcA " "Info: Found entity 1: Mux_1Bits_ALUsrcA" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_16to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor_16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_16to32 " "Info: Found entity 1: Extensor_16to32" {  } { { "Extensor_16to32.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Extensor_16to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2 " "Info: Found entity 1: Shift_Left2" {  } { { "Shift_Left2.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shift_Left2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_alusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_alusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_ALUsrcB " "Info: Found entity 1: Mux_2Bits_ALUsrcB" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Info: Found entity 1: alucontrol" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2_26to28.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2_26to28.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2_26to28 " "Info: Found entity 1: Shift_Left2_26to28" {  } { { "Shift_Left2_26to28.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shift_Left2_26to28.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradoralu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradoralu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorALU-behavioral_arch " "Info: Found design unit 1: RegistradorALU-behavioral_arch" {  } { { "RegistradorALU.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorALU.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorALU " "Info: Found entity 1: RegistradorALU" {  } { { "RegistradorALU.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorALU.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bits_pcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_3bits_pcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3Bits_PCSource " "Info: Found entity 1: Mux_3Bits_PCSource" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorepc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorepc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorEPC-behavioral_arch " "Info: Found design unit 1: RegistradorEPC-behavioral_arch" {  } { { "RegistradorEPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorEPC.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorEPC " "Info: Found entity 1: RegistradorEPC" {  } { { "RegistradorEPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorEPC.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormdr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradormdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorMDR-behavioral_arch " "Info: Found design unit 1: RegistradorMDR-behavioral_arch" {  } { { "RegistradorMDR.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorMDR.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorMDR " "Info: Found entity 1: RegistradorMDR" {  } { { "RegistradorMDR.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorMDR.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_lui_16to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor_lui_16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_LUI_16to32 " "Info: Found entity 1: Extensor_LUI_16to32" {  } { { "Extensor_LUI_16to32.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Extensor_LUI_16to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftbox " "Info: Found entity 1: Shiftbox" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bits_memtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_3bits_memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3Bits_Memtoreg " "Info: Found entity 1: Mux_3Bits_Memtoreg" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendepc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extendepc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendEPC " "Info: Found entity 1: ExtendEPC" {  } { { "ExtendEPC.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ExtendEPC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoadBox " "Info: Found entity 1: LoadBox" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storebox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file storebox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StoreBox " "Info: Found entity 1: StoreBox" {  } { { "StoreBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/StoreBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bits_datasrc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_1bits_datasrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bits_datasrc " "Info: Found entity 1: Mux_1Bits_datasrc" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetohw.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projetohw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoHW " "Info: Found entity 1: ProjetoHW" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(170) " "Info (10264): Verilog HDL Case Statement information at cpu.sv(170): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.EsperaII " "Info: Register \"state.EsperaII\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~2 " "Info: Register \"state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~3 " "Info: Register \"state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nextstate~34 " "Info: Register \"nextstate~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nextstate~35 " "Info: Register \"nextstate~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nextstate~36 " "Info: Register \"nextstate~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nextstate~37 " "Info: Register \"nextstate~37\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nextstate~38 " "Info: Register \"nextstate~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VetorFlags\[2\] " "Warning (15610): No output dependent on input pin \"VetorFlags\[2\]\"" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VetorFlags\[3\] " "Warning (15610): No output dependent on input pin \"VetorFlags\[3\]\"" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VetorFlags\[4\] " "Warning (15610): No output dependent on input pin \"VetorFlags\[4\]\"" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VetorFlags\[5\] " "Warning (15610): No output dependent on input pin \"VetorFlags\[5\]\"" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "Warning (15610): No output dependent on input pin \"Reset\"" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Info: Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 16:07:46 2014 " "Info: Processing ended: Sun Aug 17 16:07:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
