#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Jan 31 15:45:57 2024
# Process ID: 224762
# Log file: /media/aditikh22/HP USB20FD/CS220/Lab3_2/wrap/planAhead_run_3/planAhead.log
# Journal file: /media/aditikh22/HP USB20FD/CS220/Lab3_2/wrap/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source {/media/aditikh22/HP USB20FD/CS220/Lab3_2/wrap/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
startgroup
set_property package_pin F9 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[0]}]
endgroup
set_property drive 8 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
save_constraints
