/**
 *
 * @file NVIC_RegisterDefines_Set4_IABR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET4_NVIC_REGISTERDEFINES_SET4_IABR_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET4_NVIC_REGISTERDEFINES_SET4_IABR_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* IABR4 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES144_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_R_NVIC_RES144_BIT    (0UL)
#define NVIC_IABR4_R_NVIC_RES144_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_RES144_ENA    ((uint32_t) 0x00000001UL)

#define NVIC_IABR4_NVIC_RES144_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_RES144_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_RES144_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES145_MASK    ((uint32_t) 0x00000002UL)
#define NVIC_IABR4_R_NVIC_RES145_BIT    (1UL)
#define NVIC_IABR4_R_NVIC_RES145_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_RES145_ENA    ((uint32_t) 0x00000002UL)

#define NVIC_IABR4_NVIC_RES145_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_RES145_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_RES145_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES146_MASK    ((uint32_t) 0x00000004UL)
#define NVIC_IABR4_R_NVIC_RES146_BIT    (2UL)
#define NVIC_IABR4_R_NVIC_RES146_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_RES146_ENA    ((uint32_t) 0x00000004UL)

#define NVIC_IABR4_NVIC_RES146_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_RES146_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_RES146_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES147_MASK    ((uint32_t) 0x00000008UL)
#define NVIC_IABR4_R_NVIC_RES147_BIT    (3UL)
#define NVIC_IABR4_R_NVIC_RES147_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_RES147_ENA    ((uint32_t) 0x00000008UL)

#define NVIC_IABR4_NVIC_RES147_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_RES147_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_RES147_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES148_MASK    ((uint32_t) 0x00000010UL)
#define NVIC_IABR4_R_NVIC_RES148_BIT    (4UL)
#define NVIC_IABR4_R_NVIC_RES148_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_RES148_ENA    ((uint32_t) 0x00000010UL)

#define NVIC_IABR4_NVIC_RES148_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_RES148_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_RES148_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES149_MASK    ((uint32_t) 0x00000020UL)
#define NVIC_IABR4_R_NVIC_RES149_BIT    (5UL)
#define NVIC_IABR4_R_NVIC_RES149_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_RES149_ENA    ((uint32_t) 0x00000020UL)

#define NVIC_IABR4_NVIC_RES149_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_RES149_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_RES149_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN0_MASK    ((uint32_t) 0x00000040UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN0_BIT    (6UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN0_ENA    ((uint32_t) 0x00000040UL)

#define NVIC_IABR4_NVIC_PWM1GEN0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_PWM1GEN0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_PWM1GEN0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN1_MASK    ((uint32_t) 0x00000080UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN1_BIT    (7UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN1_ENA    ((uint32_t) 0x00000080UL)

#define NVIC_IABR4_NVIC_PWM1GEN1_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_PWM1GEN1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_PWM1GEN1_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN2_MASK    ((uint32_t) 0x00000100UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN2_BIT    (8UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN2_ENA    ((uint32_t) 0x00000100UL)

#define NVIC_IABR4_NVIC_PWM1GEN2_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_PWM1GEN2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_PWM1GEN2_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN3_MASK    ((uint32_t) 0x00000200UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN3_BIT    (9UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN3_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_PWM1GEN3_ENA    ((uint32_t) 0x00000200UL)

#define NVIC_IABR4_NVIC_PWM1GEN3_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_PWM1GEN3_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_PWM1GEN3_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1FAULT_MASK    ((uint32_t) 0x00000400UL)
#define NVIC_IABR4_R_NVIC_PWM1FAULT_BIT    (10UL)
#define NVIC_IABR4_R_NVIC_PWM1FAULT_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_R_NVIC_PWM1FAULT_ENA    ((uint32_t) 0x00000400UL)

#define NVIC_IABR4_NVIC_PWM1FAULT_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_IABR4_NVIC_PWM1FAULT_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_IABR4_NVIC_PWM1FAULT_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET4_NVIC_REGISTERDEFINES_SET4_IABR_H_ */
