--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml adder4a.twx adder4a.ncd -o adder4a.twr adder4a.pcf -ucf
adder4a.ucf

Design file:              adder4a.ncd
Physical constraint file: adder4a.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-02-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |c4             |   10.407|
a<0>           |s<0>           |    7.743|
a<0>           |s<1>           |    7.912|
a<0>           |s<2>           |    9.325|
a<0>           |s<3>           |   10.949|
a<1>           |c4             |    9.445|
a<1>           |s<1>           |    6.790|
a<1>           |s<2>           |    8.363|
a<1>           |s<3>           |    9.987|
a<2>           |c4             |    7.792|
a<2>           |s<2>           |    7.098|
a<2>           |s<3>           |    8.334|
a<3>           |c4             |    7.165|
a<3>           |s<3>           |    7.810|
b<0>           |c4             |    9.566|
b<0>           |s<0>           |    7.800|
b<0>           |s<1>           |    7.973|
b<0>           |s<2>           |    8.484|
b<0>           |s<3>           |   10.108|
b<1>           |c4             |   10.433|
b<1>           |s<1>           |    8.128|
b<1>           |s<2>           |    9.351|
b<1>           |s<3>           |   10.975|
b<2>           |c4             |    7.922|
b<2>           |s<2>           |    7.941|
b<2>           |s<3>           |    8.464|
b<3>           |c4             |    7.650|
b<3>           |s<3>           |    8.438|
---------------+---------------+---------+


Analysis completed Wed Apr 12 12:40:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



