Netlist file: counter.net   Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Array size: 10 x 10 logic blocks
	
#block type		block name			x		y	subblk	block number
#----------		----------			--		--	------	------------
top_level       n67			1		8		0		#0
sub_level       n86			0		0	
sub_level       n81			0		1	
sub_level       n76			0		2	
sub_level       top^FF_NODE~13		0		3	
sub_level       n63			0		4	
sub_level       top^FF_NODE~14		0		5	
sub_level       n65			0		6	
sub_level       n67			0		7	
top_level       n58			1		9		0		#1
sub_level       n56			0		0	
sub_level       top^FF_NODE~5		0		1	
sub_level       top^FF_NODE~6		0		2	
sub_level       top^FF_NODE~9		0		3	
sub_level       n51			0		4	
sub_level       top^FF_NODE~10		0		5	
sub_level       n56_1			0		6	
sub_level       n58			0		7	
top_level       top^d_en		0		9		4		#2
sub_level       top^d_en		0		0	
top_level       top^FF_NODE~15		1		7		0		#3
sub_level       (null)		0		0	
sub_level       (null)		0		1	
sub_level       (null)		0		2	
sub_level       (null)		0		3	
sub_level       (null)		0		4	
sub_level       top^FF_NODE~15		0		5	
sub_level       (null)		0		6	
sub_level       n61_1			0		7	
top_level       top^rst			0		9		0		#4
sub_level       top^rst			0		0	
top_level       out:top^d_out~11		0		8		5		#5
sub_level       out:top^d_out~11		0		0	
top_level       out:top^d_out~10		0		8		0		#6
sub_level       out:top^d_out~10		0		0	
top_level       out:top^d_out~3		0		9		6		#7
sub_level       out:top^d_out~3		0		0	
top_level       out:top^d_out~9		0		8		1		#8
sub_level       out:top^d_out~9		0		0	
top_level       out:top^d_out~8		0		7		4		#9
sub_level       out:top^d_out~8		0		0	
top_level       out:top^d_out~2		0		9		1		#10
sub_level       out:top^d_out~2		0		0	
top_level       out:top^d_out~7		0		8		3		#11
sub_level       out:top^d_out~7		0		0	
top_level       out:top^d_out~6		0		8		4		#12
sub_level       out:top^d_out~6		0		0	
top_level       out:top^d_out~1		0		9		7		#13
sub_level       out:top^d_out~1		0		0	
top_level       out:top^d_out~5		0		9		3		#14
sub_level       out:top^d_out~5		0		0	
top_level       out:top^d_out~4		0		8		7		#15
sub_level       out:top^d_out~4		0		0	
top_level       out:top^d_out~0		0		9		2		#16
sub_level       out:top^d_out~0		0		0	
top_level       top^clock		0		2		1		#17
sub_level       top^clock		0		0	
