

================================================================
== Vivado HLS Report for 'linear_activation'
================================================================
* Date:           Sun Apr 22 02:00:05 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  854|  854|  854|  854|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- NewInput  |  785|  785|         3|          1|          1|   784|    yes   |
        |- Result    |   65|   65|         3|          1|          1|    64|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	9  / (exitcond)
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [1 x i8]* @p_str73)"
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.preheader93" [mnist/linear_activation.hpp:24]

 <State 2> : 3.25ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%acc_63_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_63_V_1, %0 ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc_62_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_62_V_1, %0 ]"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%acc_61_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_61_V_1, %0 ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%acc_60_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_60_V_1, %0 ]"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%acc_59_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_59_V_1, %0 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%acc_58_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_58_V_1, %0 ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%acc_57_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_57_V_1, %0 ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%acc_56_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_56_V_1, %0 ]"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%acc_55_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_55_V_1, %0 ]"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%acc_54_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_54_V_1, %0 ]"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%acc_53_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_53_V_1, %0 ]"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%acc_52_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_52_V_1, %0 ]"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%acc_51_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_51_V_1, %0 ]"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%acc_50_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_50_V_1, %0 ]"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%acc_49_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_49_V_1, %0 ]"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%acc_48_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_48_V_1, %0 ]"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%acc_47_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_47_V_1, %0 ]"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_46_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_46_V_1, %0 ]"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%acc_45_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_45_V_1, %0 ]"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%acc_44_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_44_V_1, %0 ]"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%acc_43_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_43_V_1, %0 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%acc_42_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_42_V_1, %0 ]"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%acc_41_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_41_V_1, %0 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%acc_40_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_40_V_1, %0 ]"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%acc_39_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_39_V_1, %0 ]"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_38_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_38_V_1, %0 ]"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_37_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_37_V_1, %0 ]"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%acc_36_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_36_V_1, %0 ]"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_35_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_35_V_1, %0 ]"
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_34_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_34_V_1, %0 ]"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%acc_33_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_33_V_1, %0 ]"
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%acc_32_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_32_V_1, %0 ]"
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%acc_31_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_31_V_1, %0 ]"
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%acc_30_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_30_V_1, %0 ]"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%acc_29_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_29_V_1, %0 ]"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%acc_28_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_28_V_1, %0 ]"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_27_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_27_V_1, %0 ]"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_26_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_26_V_1, %0 ]"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_25_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_25_V_1, %0 ]"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_24_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_24_V_1, %0 ]"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%acc_23_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_23_V_1, %0 ]"
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_22_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_22_V_1, %0 ]"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_21_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_21_V_1, %0 ]"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_20_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_20_V_1, %0 ]"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_19_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_19_V_1, %0 ]"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%acc_18_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_18_V_1, %0 ]"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%acc_17_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_17_V_1, %0 ]"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%acc_16_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_16_V_1, %0 ]"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%acc_15_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_15_V_1, %0 ]"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%acc_14_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_14_V_1, %0 ]"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%acc_13_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_13_V_1, %0 ]"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%acc_12_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_12_V_1, %0 ]"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%acc_11_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_11_V_1, %0 ]"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%acc_10_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_10_V_1, %0 ]"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%acc_9_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_9_V_1, %0 ]"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%acc_8_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_8_V_1, %0 ]"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%acc_7_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_7_V_1, %0 ]"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%acc_6_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_6_V_1, %0 ]"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%acc_5_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_5_V_1, %0 ]"
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%acc_4_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_4_V_1, %0 ]"
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%acc_3_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_3_V_1, %0 ]"
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%acc_2_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_2_V_1, %0 ]"
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%acc_1_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_1_V_1, %0 ]"
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%acc_0_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_0_V_1, %0 ]"
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ii = phi i10 [ 0, %.preheader93.preheader ], [ %ii_2, %0 ]"
ST_2 : Operation 78 [1/1] (1.77ns)   --->   "%exitcond2 = icmp eq i10 %ii, -240" [mnist/linear_activation.hpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.95ns)   --->   "%ii_2 = add i10 %ii, 1" [mnist/linear_activation.hpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %0" [mnist/linear_activation.hpp:24]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %ii to i64" [mnist/linear_activation.hpp:29]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_V_addr = getelementptr [784 x i512]* @L1_WEIGHTS_V, i64 0, i64 %tmp_s" [mnist/linear_activation.hpp:29]
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_V_load = load i512* %L1_WEIGHTS_V_addr, align 16" [mnist/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 64> <ROM>

 <State 3> : 3.63ns
ST_3 : Operation 84 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_in_V_V)" [mnist/linear_activation.hpp:26]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_V_load = load i512* %L1_WEIGHTS_V_addr, align 16" [mnist/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 64> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i512 %L1_WEIGHTS_V_load to i8" [mnist/linear_activation.hpp:29]
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 8, i32 15)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 16, i32 23)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 24, i32 31)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 32, i32 39)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 40, i32 47)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 48, i32 55)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 56, i32 63)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 64, i32 71)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 72, i32 79)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 80, i32 87)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 88, i32 95)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 96, i32 103)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 104, i32 111)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 112, i32 119)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 120, i32 127)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 128, i32 135)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 136, i32 143)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 144, i32 151)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 152, i32 159)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 160, i32 167)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 168, i32 175)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 176, i32 183)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 184, i32 191)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 192, i32 199)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 200, i32 207)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 208, i32 215)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 216, i32 223)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 224, i32 231)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 232, i32 239)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 240, i32 247)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 248, i32 255)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 256, i32 263)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 264, i32 271)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 272, i32 279)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 280, i32 287)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 288, i32 295)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 296, i32 303)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 304, i32 311)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 312, i32 319)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 320, i32 327)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 328, i32 335)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 336, i32 343)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 344, i32 351)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 352, i32 359)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 360, i32 367)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 368, i32 375)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 376, i32 383)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 384, i32 391)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 392, i32 399)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 400, i32 407)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 408, i32 415)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 416, i32 423)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 424, i32 431)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 432, i32 439)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 440, i32 447)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 448, i32 455)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 456, i32 463)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 464, i32 471)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 472, i32 479)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 480, i32 487)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 488, i32 495)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 496, i32 503)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 504, i32 511)" [mnist/linear_activation.hpp:29]

 <State 4> : 6.38ns
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [mnist/linear_activation.hpp:24]
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [mnist/linear_activation.hpp:24]
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [mnist/linear_activation.hpp:25]
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %tmp_V_2 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %tmp_4 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 156 [1/1] (3.36ns)   --->   "%r_V = mul i16 %rhs_V, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i16 %r_V to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 158 [1/1] (3.02ns)   --->   "%acc_0_V_1 = add i25 %acc_0_V, %tmp_5_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %tmp_6 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 160 [1/1] (3.36ns)   --->   "%r_V_1 = mul i16 %rhs_V_1, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_5_1_cast = sext i16 %r_V_1 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 162 [1/1] (3.02ns)   --->   "%acc_1_V_1 = add i25 %acc_1_V, %tmp_5_1_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %tmp_7 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 164 [1/1] (3.36ns)   --->   "%r_V_2 = mul i16 %rhs_V_2, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_5_2_cast = sext i16 %r_V_2 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 166 [1/1] (3.02ns)   --->   "%acc_2_V_1 = add i25 %acc_2_V, %tmp_5_2_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i8 %tmp_8 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 168 [1/1] (3.36ns)   --->   "%r_V_3 = mul i16 %rhs_V_3, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_5_3_cast = sext i16 %r_V_3 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 170 [1/1] (3.02ns)   --->   "%acc_3_V_1 = add i25 %acc_3_V, %tmp_5_3_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %tmp_9 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 172 [1/1] (3.36ns)   --->   "%r_V_4 = mul i16 %rhs_V_4, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_5_4_cast = sext i16 %r_V_4 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 174 [1/1] (3.02ns)   --->   "%acc_4_V_1 = add i25 %acc_4_V, %tmp_5_4_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i8 %tmp_3 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 176 [1/1] (3.36ns)   --->   "%r_V_5 = mul i16 %rhs_V_5, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_5_5_cast = sext i16 %r_V_5 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 178 [1/1] (3.02ns)   --->   "%acc_5_V_1 = add i25 %acc_5_V, %tmp_5_5_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i8 %tmp_5 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 180 [1/1] (3.36ns)   --->   "%r_V_6 = mul i16 %rhs_V_6, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5_6_cast = sext i16 %r_V_6 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 182 [1/1] (3.02ns)   --->   "%acc_6_V_1 = add i25 %acc_6_V, %tmp_5_6_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i8 %tmp_10 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 184 [1/1] (3.36ns)   --->   "%r_V_7 = mul i16 %rhs_V_7, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_5_7_cast = sext i16 %r_V_7 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 186 [1/1] (3.02ns)   --->   "%acc_7_V_1 = add i25 %acc_7_V, %tmp_5_7_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i8 %tmp_11 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 188 [1/1] (3.36ns)   --->   "%r_V_8 = mul i16 %rhs_V_8, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_5_8_cast = sext i16 %r_V_8 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 190 [1/1] (3.02ns)   --->   "%acc_8_V_1 = add i25 %acc_8_V, %tmp_5_8_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i8 %tmp_12 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 192 [1/1] (3.36ns)   --->   "%r_V_9 = mul i16 %rhs_V_9, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_5_9_cast = sext i16 %r_V_9 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 194 [1/1] (3.02ns)   --->   "%acc_9_V_1 = add i25 %acc_9_V, %tmp_5_9_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i8 %tmp_13 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 196 [1/1] (3.36ns)   --->   "%r_V_s = mul i16 %rhs_V_s, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_5_cast_18 = sext i16 %r_V_s to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 198 [1/1] (3.02ns)   --->   "%acc_10_V_1 = add i25 %acc_10_V, %tmp_5_cast_18" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i8 %tmp_14 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 200 [1/1] (3.36ns)   --->   "%r_V_10 = mul i16 %rhs_V_10, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_5_10_cast = sext i16 %r_V_10 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 202 [1/1] (3.02ns)   --->   "%acc_11_V_1 = add i25 %acc_11_V, %tmp_5_10_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i8 %tmp_15 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 204 [1/1] (3.36ns)   --->   "%r_V_11 = mul i16 %rhs_V_11, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_5_11_cast = sext i16 %r_V_11 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 206 [1/1] (3.02ns)   --->   "%acc_12_V_1 = add i25 %acc_12_V, %tmp_5_11_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i8 %tmp_16 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 208 [1/1] (3.36ns)   --->   "%r_V_12 = mul i16 %rhs_V_12, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_5_12_cast = sext i16 %r_V_12 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 210 [1/1] (3.02ns)   --->   "%acc_13_V_1 = add i25 %acc_13_V, %tmp_5_12_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i8 %tmp_17 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 212 [1/1] (3.36ns)   --->   "%r_V_13 = mul i16 %rhs_V_13, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_5_13_cast = sext i16 %r_V_13 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 214 [1/1] (3.02ns)   --->   "%acc_14_V_1 = add i25 %acc_14_V, %tmp_5_13_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i8 %tmp_18 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 216 [1/1] (3.36ns)   --->   "%r_V_14 = mul i16 %rhs_V_14, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_5_14_cast = sext i16 %r_V_14 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 218 [1/1] (3.02ns)   --->   "%acc_15_V_1 = add i25 %acc_15_V, %tmp_5_14_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i8 %tmp_19 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 220 [1/1] (3.36ns)   --->   "%r_V_15 = mul i16 %rhs_V_15, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_5_15_cast = sext i16 %r_V_15 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 222 [1/1] (3.02ns)   --->   "%acc_16_V_1 = add i25 %acc_16_V, %tmp_5_15_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i8 %tmp_20 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 224 [1/1] (3.36ns)   --->   "%r_V_16 = mul i16 %rhs_V_16, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_5_16_cast = sext i16 %r_V_16 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 226 [1/1] (3.02ns)   --->   "%acc_17_V_1 = add i25 %acc_17_V, %tmp_5_16_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%rhs_V_17 = sext i8 %tmp_21 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 228 [1/1] (3.36ns)   --->   "%r_V_17 = mul i16 %rhs_V_17, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_5_17_cast = sext i16 %r_V_17 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 230 [1/1] (3.02ns)   --->   "%acc_18_V_1 = add i25 %acc_18_V, %tmp_5_17_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%rhs_V_18 = sext i8 %tmp_22 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 232 [1/1] (3.36ns)   --->   "%r_V_18 = mul i16 %rhs_V_18, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_5_18_cast = sext i16 %r_V_18 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 234 [1/1] (3.02ns)   --->   "%acc_19_V_1 = add i25 %acc_19_V, %tmp_5_18_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%rhs_V_19 = sext i8 %tmp_23 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 236 [1/1] (3.36ns)   --->   "%r_V_19 = mul i16 %rhs_V_19, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_5_19_cast = sext i16 %r_V_19 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 238 [1/1] (3.02ns)   --->   "%acc_20_V_1 = add i25 %acc_20_V, %tmp_5_19_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%rhs_V_20 = sext i8 %tmp_24 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 240 [1/1] (3.36ns)   --->   "%r_V_20 = mul i16 %rhs_V_20, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_5_20_cast = sext i16 %r_V_20 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 242 [1/1] (3.02ns)   --->   "%acc_21_V_1 = add i25 %acc_21_V, %tmp_5_20_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%rhs_V_21 = sext i8 %tmp_25 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 244 [1/1] (3.36ns)   --->   "%r_V_21 = mul i16 %rhs_V_21, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_5_21_cast = sext i16 %r_V_21 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 246 [1/1] (3.02ns)   --->   "%acc_22_V_1 = add i25 %acc_22_V, %tmp_5_21_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%rhs_V_22 = sext i8 %tmp_26 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 248 [1/1] (3.36ns)   --->   "%r_V_22 = mul i16 %rhs_V_22, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_5_22_cast = sext i16 %r_V_22 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 250 [1/1] (3.02ns)   --->   "%acc_23_V_1 = add i25 %acc_23_V, %tmp_5_22_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%rhs_V_23 = sext i8 %tmp_27 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 252 [1/1] (3.36ns)   --->   "%r_V_23 = mul i16 %rhs_V_23, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_5_23_cast = sext i16 %r_V_23 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 254 [1/1] (3.02ns)   --->   "%acc_24_V_1 = add i25 %acc_24_V, %tmp_5_23_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%rhs_V_24 = sext i8 %tmp_28 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 256 [1/1] (3.36ns)   --->   "%r_V_24 = mul i16 %rhs_V_24, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_5_24_cast = sext i16 %r_V_24 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 258 [1/1] (3.02ns)   --->   "%acc_25_V_1 = add i25 %acc_25_V, %tmp_5_24_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%rhs_V_25 = sext i8 %tmp_29 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 260 [1/1] (3.36ns)   --->   "%r_V_25 = mul i16 %rhs_V_25, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_5_25_cast = sext i16 %r_V_25 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 262 [1/1] (3.02ns)   --->   "%acc_26_V_1 = add i25 %acc_26_V, %tmp_5_25_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%rhs_V_26 = sext i8 %tmp_30 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 264 [1/1] (3.36ns)   --->   "%r_V_26 = mul i16 %rhs_V_26, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_5_26_cast = sext i16 %r_V_26 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 266 [1/1] (3.02ns)   --->   "%acc_27_V_1 = add i25 %acc_27_V, %tmp_5_26_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%rhs_V_27 = sext i8 %tmp_31 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 268 [1/1] (3.36ns)   --->   "%r_V_27 = mul i16 %rhs_V_27, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_5_27_cast = sext i16 %r_V_27 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 270 [1/1] (3.02ns)   --->   "%acc_28_V_1 = add i25 %acc_28_V, %tmp_5_27_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%rhs_V_28 = sext i8 %tmp_32 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 272 [1/1] (3.36ns)   --->   "%r_V_28 = mul i16 %rhs_V_28, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_5_28_cast = sext i16 %r_V_28 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 274 [1/1] (3.02ns)   --->   "%acc_29_V_1 = add i25 %acc_29_V, %tmp_5_28_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%rhs_V_29 = sext i8 %tmp_33 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 276 [1/1] (3.36ns)   --->   "%r_V_29 = mul i16 %rhs_V_29, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_5_29_cast = sext i16 %r_V_29 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 278 [1/1] (3.02ns)   --->   "%acc_30_V_1 = add i25 %acc_30_V, %tmp_5_29_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V_30 = sext i8 %tmp_34 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 280 [1/1] (3.36ns)   --->   "%r_V_30 = mul i16 %rhs_V_30, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_5_30_cast = sext i16 %r_V_30 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 282 [1/1] (3.02ns)   --->   "%acc_31_V_1 = add i25 %acc_31_V, %tmp_5_30_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%rhs_V_31 = sext i8 %tmp_35 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 284 [1/1] (3.36ns)   --->   "%r_V_31 = mul i16 %rhs_V_31, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_5_31_cast = sext i16 %r_V_31 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 286 [1/1] (3.02ns)   --->   "%acc_32_V_1 = add i25 %acc_32_V, %tmp_5_31_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%rhs_V_32 = sext i8 %tmp_36 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 288 [1/1] (3.36ns)   --->   "%r_V_32 = mul i16 %rhs_V_32, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_5_32_cast = sext i16 %r_V_32 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 290 [1/1] (3.02ns)   --->   "%acc_33_V_1 = add i25 %acc_33_V, %tmp_5_32_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%rhs_V_33 = sext i8 %tmp_37 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 292 [1/1] (3.36ns)   --->   "%r_V_33 = mul i16 %rhs_V_33, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_5_33_cast = sext i16 %r_V_33 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 294 [1/1] (3.02ns)   --->   "%acc_34_V_1 = add i25 %acc_34_V, %tmp_5_33_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%rhs_V_34 = sext i8 %tmp_38 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 296 [1/1] (3.36ns)   --->   "%r_V_34 = mul i16 %rhs_V_34, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_5_34_cast = sext i16 %r_V_34 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 298 [1/1] (3.02ns)   --->   "%acc_35_V_1 = add i25 %acc_35_V, %tmp_5_34_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%rhs_V_35 = sext i8 %tmp_39 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 300 [1/1] (3.36ns)   --->   "%r_V_35 = mul i16 %rhs_V_35, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_5_35_cast = sext i16 %r_V_35 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 302 [1/1] (3.02ns)   --->   "%acc_36_V_1 = add i25 %acc_36_V, %tmp_5_35_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%rhs_V_36 = sext i8 %tmp_40 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 304 [1/1] (3.36ns)   --->   "%r_V_36 = mul i16 %rhs_V_36, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_5_36_cast = sext i16 %r_V_36 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 306 [1/1] (3.02ns)   --->   "%acc_37_V_1 = add i25 %acc_37_V, %tmp_5_36_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%rhs_V_37 = sext i8 %tmp_41 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 308 [1/1] (3.36ns)   --->   "%r_V_37 = mul i16 %rhs_V_37, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_5_37_cast = sext i16 %r_V_37 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 310 [1/1] (3.02ns)   --->   "%acc_38_V_1 = add i25 %acc_38_V, %tmp_5_37_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%rhs_V_38 = sext i8 %tmp_42 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 312 [1/1] (3.36ns)   --->   "%r_V_38 = mul i16 %rhs_V_38, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_5_38_cast = sext i16 %r_V_38 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 314 [1/1] (3.02ns)   --->   "%acc_39_V_1 = add i25 %acc_39_V, %tmp_5_38_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%rhs_V_39 = sext i8 %tmp_43 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 316 [1/1] (3.36ns)   --->   "%r_V_39 = mul i16 %rhs_V_39, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_5_39_cast = sext i16 %r_V_39 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 318 [1/1] (3.02ns)   --->   "%acc_40_V_1 = add i25 %acc_40_V, %tmp_5_39_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%rhs_V_40 = sext i8 %tmp_44 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 320 [1/1] (3.36ns)   --->   "%r_V_40 = mul i16 %rhs_V_40, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_5_40_cast = sext i16 %r_V_40 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 322 [1/1] (3.02ns)   --->   "%acc_41_V_1 = add i25 %acc_41_V, %tmp_5_40_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%rhs_V_41 = sext i8 %tmp_45 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 324 [1/1] (3.36ns)   --->   "%r_V_41 = mul i16 %rhs_V_41, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_5_41_cast = sext i16 %r_V_41 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 326 [1/1] (3.02ns)   --->   "%acc_42_V_1 = add i25 %acc_42_V, %tmp_5_41_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%rhs_V_42 = sext i8 %tmp_46 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 328 [1/1] (3.36ns)   --->   "%r_V_42 = mul i16 %rhs_V_42, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_5_42_cast = sext i16 %r_V_42 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 330 [1/1] (3.02ns)   --->   "%acc_43_V_1 = add i25 %acc_43_V, %tmp_5_42_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%rhs_V_43 = sext i8 %tmp_47 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 332 [1/1] (3.36ns)   --->   "%r_V_43 = mul i16 %rhs_V_43, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_5_43_cast = sext i16 %r_V_43 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 334 [1/1] (3.02ns)   --->   "%acc_44_V_1 = add i25 %acc_44_V, %tmp_5_43_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%rhs_V_44 = sext i8 %tmp_48 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 336 [1/1] (3.36ns)   --->   "%r_V_44 = mul i16 %rhs_V_44, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_5_44_cast = sext i16 %r_V_44 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 338 [1/1] (3.02ns)   --->   "%acc_45_V_1 = add i25 %acc_45_V, %tmp_5_44_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%rhs_V_45 = sext i8 %tmp_49 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 340 [1/1] (3.36ns)   --->   "%r_V_45 = mul i16 %rhs_V_45, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_5_45_cast = sext i16 %r_V_45 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 342 [1/1] (3.02ns)   --->   "%acc_46_V_1 = add i25 %acc_46_V, %tmp_5_45_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%rhs_V_46 = sext i8 %tmp_50 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 344 [1/1] (3.36ns)   --->   "%r_V_46 = mul i16 %rhs_V_46, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_5_46_cast = sext i16 %r_V_46 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 346 [1/1] (3.02ns)   --->   "%acc_47_V_1 = add i25 %acc_47_V, %tmp_5_46_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%rhs_V_47 = sext i8 %tmp_51 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 348 [1/1] (3.36ns)   --->   "%r_V_47 = mul i16 %rhs_V_47, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_5_47_cast = sext i16 %r_V_47 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 350 [1/1] (3.02ns)   --->   "%acc_48_V_1 = add i25 %acc_48_V, %tmp_5_47_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%rhs_V_48 = sext i8 %tmp_52 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 352 [1/1] (3.36ns)   --->   "%r_V_48 = mul i16 %rhs_V_48, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_5_48_cast = sext i16 %r_V_48 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 354 [1/1] (3.02ns)   --->   "%acc_49_V_1 = add i25 %acc_49_V, %tmp_5_48_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%rhs_V_49 = sext i8 %tmp_53 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 356 [1/1] (3.36ns)   --->   "%r_V_49 = mul i16 %rhs_V_49, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_5_49_cast = sext i16 %r_V_49 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 358 [1/1] (3.02ns)   --->   "%acc_50_V_1 = add i25 %acc_50_V, %tmp_5_49_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%rhs_V_50 = sext i8 %tmp_54 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 360 [1/1] (3.36ns)   --->   "%r_V_50 = mul i16 %rhs_V_50, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_5_50_cast = sext i16 %r_V_50 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 362 [1/1] (3.02ns)   --->   "%acc_51_V_1 = add i25 %acc_51_V, %tmp_5_50_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%rhs_V_51 = sext i8 %tmp_55 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 364 [1/1] (3.36ns)   --->   "%r_V_51 = mul i16 %rhs_V_51, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_5_51_cast = sext i16 %r_V_51 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 366 [1/1] (3.02ns)   --->   "%acc_52_V_1 = add i25 %acc_52_V, %tmp_5_51_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%rhs_V_52 = sext i8 %tmp_56 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 368 [1/1] (3.36ns)   --->   "%r_V_52 = mul i16 %rhs_V_52, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_5_52_cast = sext i16 %r_V_52 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 370 [1/1] (3.02ns)   --->   "%acc_53_V_1 = add i25 %acc_53_V, %tmp_5_52_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%rhs_V_53 = sext i8 %tmp_57 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 372 [1/1] (3.36ns)   --->   "%r_V_53 = mul i16 %rhs_V_53, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_5_53_cast = sext i16 %r_V_53 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 374 [1/1] (3.02ns)   --->   "%acc_54_V_1 = add i25 %acc_54_V, %tmp_5_53_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%rhs_V_54 = sext i8 %tmp_58 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 376 [1/1] (3.36ns)   --->   "%r_V_54 = mul i16 %rhs_V_54, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_5_54_cast = sext i16 %r_V_54 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 378 [1/1] (3.02ns)   --->   "%acc_55_V_1 = add i25 %acc_55_V, %tmp_5_54_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%rhs_V_55 = sext i8 %tmp_59 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 380 [1/1] (3.36ns)   --->   "%r_V_55 = mul i16 %rhs_V_55, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_5_55_cast = sext i16 %r_V_55 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 382 [1/1] (3.02ns)   --->   "%acc_56_V_1 = add i25 %acc_56_V, %tmp_5_55_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%rhs_V_56 = sext i8 %tmp_60 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 384 [1/1] (3.36ns)   --->   "%r_V_56 = mul i16 %rhs_V_56, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_5_56_cast = sext i16 %r_V_56 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 386 [1/1] (3.02ns)   --->   "%acc_57_V_1 = add i25 %acc_57_V, %tmp_5_56_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%rhs_V_57 = sext i8 %tmp_61 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 388 [1/1] (3.36ns)   --->   "%r_V_57 = mul i16 %rhs_V_57, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_5_57_cast = sext i16 %r_V_57 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 390 [1/1] (3.02ns)   --->   "%acc_58_V_1 = add i25 %acc_58_V, %tmp_5_57_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%rhs_V_58 = sext i8 %tmp_62 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 392 [1/1] (3.36ns)   --->   "%r_V_58 = mul i16 %rhs_V_58, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_5_58_cast = sext i16 %r_V_58 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 394 [1/1] (3.02ns)   --->   "%acc_59_V_1 = add i25 %acc_59_V, %tmp_5_58_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%rhs_V_59 = sext i8 %tmp_63 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 396 [1/1] (3.36ns)   --->   "%r_V_59 = mul i16 %rhs_V_59, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_5_59_cast = sext i16 %r_V_59 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 398 [1/1] (3.02ns)   --->   "%acc_60_V_1 = add i25 %acc_60_V, %tmp_5_59_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%rhs_V_60 = sext i8 %tmp_64 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 400 [1/1] (3.36ns)   --->   "%r_V_60 = mul i16 %rhs_V_60, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_5_60_cast = sext i16 %r_V_60 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 402 [1/1] (3.02ns)   --->   "%acc_61_V_1 = add i25 %acc_61_V, %tmp_5_60_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%rhs_V_61 = sext i8 %tmp_65 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 404 [1/1] (3.36ns)   --->   "%r_V_61 = mul i16 %rhs_V_61, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_5_61_cast = sext i16 %r_V_61 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 406 [1/1] (3.02ns)   --->   "%acc_62_V_1 = add i25 %acc_62_V, %tmp_5_61_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%rhs_V_62 = sext i8 %tmp_66 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 408 [1/1] (3.36ns)   --->   "%r_V_62 = mul i16 %rhs_V_62, %lhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_5_62_cast = sext i16 %r_V_62 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 410 [1/1] (3.02ns)   --->   "%acc_63_V_1 = add i25 %acc_63_V, %tmp_5_62_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)" [mnist/linear_activation.hpp:31]
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "br label %.preheader93" [mnist/linear_activation.hpp:24]

 <State 5> : 1.77ns
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%acc_63_V_0_cast = sext i25 %acc_63_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%acc_62_V_0_cast = sext i25 %acc_62_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%acc_61_V_0_cast = sext i25 %acc_61_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%acc_60_V_0_cast = sext i25 %acc_60_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%acc_59_V_0_cast = sext i25 %acc_59_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%acc_58_V_0_cast = sext i25 %acc_58_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%acc_57_V_0_cast = sext i25 %acc_57_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%acc_56_V_0_cast = sext i25 %acc_56_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%acc_55_V_0_cast = sext i25 %acc_55_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%acc_54_V_0_cast = sext i25 %acc_54_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%acc_53_V_0_cast = sext i25 %acc_53_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%acc_52_V_0_cast = sext i25 %acc_52_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%acc_51_V_0_cast = sext i25 %acc_51_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%acc_50_V_0_cast = sext i25 %acc_50_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%acc_49_V_0_cast = sext i25 %acc_49_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%acc_48_V_0_cast = sext i25 %acc_48_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%acc_47_V_0_cast = sext i25 %acc_47_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%acc_46_V_0_cast = sext i25 %acc_46_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%acc_45_V_0_cast = sext i25 %acc_45_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%acc_44_V_0_cast = sext i25 %acc_44_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%acc_43_V_0_cast = sext i25 %acc_43_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%acc_42_V_0_cast = sext i25 %acc_42_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%acc_41_V_0_cast = sext i25 %acc_41_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%acc_40_V_0_cast = sext i25 %acc_40_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%acc_39_V_0_cast = sext i25 %acc_39_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%acc_38_V_0_cast = sext i25 %acc_38_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%acc_37_V_0_cast = sext i25 %acc_37_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%acc_36_V_0_cast = sext i25 %acc_36_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%acc_35_V_0_cast = sext i25 %acc_35_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%acc_34_V_0_cast = sext i25 %acc_34_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%acc_33_V_0_cast = sext i25 %acc_33_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%acc_32_V_0_cast = sext i25 %acc_32_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%acc_31_V_0_cast = sext i25 %acc_31_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%acc_30_V_0_cast = sext i25 %acc_30_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%acc_29_V_0_cast = sext i25 %acc_29_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%acc_28_V_0_cast = sext i25 %acc_28_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%acc_27_V_0_cast = sext i25 %acc_27_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%acc_26_V_0_cast = sext i25 %acc_26_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%acc_25_V_0_cast = sext i25 %acc_25_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%acc_24_V_0_cast = sext i25 %acc_24_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%acc_23_V_0_cast = sext i25 %acc_23_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%acc_22_V_0_cast = sext i25 %acc_22_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%acc_21_V_0_cast = sext i25 %acc_21_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%acc_20_V_0_cast = sext i25 %acc_20_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%acc_19_V_0_cast = sext i25 %acc_19_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%acc_18_V_0_cast = sext i25 %acc_18_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%acc_17_V_0_cast = sext i25 %acc_17_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%acc_16_V_0_cast = sext i25 %acc_16_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%acc_15_V_0_cast = sext i25 %acc_15_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%acc_14_V_0_cast = sext i25 %acc_14_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%acc_13_V_0_cast = sext i25 %acc_13_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%acc_12_V_0_cast = sext i25 %acc_12_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%acc_11_V_0_cast = sext i25 %acc_11_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%acc_10_V_0_cast = sext i25 %acc_10_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%acc_9_V_0_cast = sext i25 %acc_9_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%acc_8_V_0_cast = sext i25 %acc_8_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%acc_7_V_0_cast = sext i25 %acc_7_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%acc_6_V_0_cast = sext i25 %acc_6_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%acc_5_V_0_cast = sext i25 %acc_5_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%acc_4_V_0_cast = sext i25 %acc_4_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%acc_3_V_0_cast = sext i25 %acc_3_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%acc_2_V_0_cast = sext i25 %acc_2_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%acc_1_V_0_cast = sext i25 %acc_1_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%acc_0_V_0_cast = sext i25 %acc_0_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 477 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist/linear_activation.hpp:33]

 <State 6> : 3.25ns
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%ires = phi i7 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]"
ST_6 : Operation 479 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %ires, -64" [mnist/linear_activation.hpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [1/1] (1.87ns)   --->   "%ires_1 = add i7 %ires, 1" [mnist/linear_activation.hpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [mnist/linear_activation.hpp:33]
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_1 = zext i7 %ires to i64" [mnist/linear_activation.hpp:35]
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%L1_BIAS_V_addr = getelementptr [64 x i8]* @L1_BIAS_V, i64 0, i64 %tmp_1" [mnist/linear_activation.hpp:35]
ST_6 : Operation 484 [2/2] (3.25ns)   --->   "%L1_BIAS_V_load = load i8* %L1_BIAS_V_addr, align 1" [mnist/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 64> <ROM>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i7 %ires to i6" [mnist/linear_activation.hpp:33]
ST_6 : Operation 486 [1/1] (3.13ns)   --->   "%tmp_68 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %acc_0_V_0_cast, i32 %acc_1_V_0_cast, i32 %acc_2_V_0_cast, i32 %acc_3_V_0_cast, i32 %acc_4_V_0_cast, i32 %acc_5_V_0_cast, i32 %acc_6_V_0_cast, i32 %acc_7_V_0_cast, i32 %acc_8_V_0_cast, i32 %acc_9_V_0_cast, i32 %acc_10_V_0_cast, i32 %acc_11_V_0_cast, i32 %acc_12_V_0_cast, i32 %acc_13_V_0_cast, i32 %acc_14_V_0_cast, i32 %acc_15_V_0_cast, i32 %acc_16_V_0_cast, i32 %acc_17_V_0_cast, i32 %acc_18_V_0_cast, i32 %acc_19_V_0_cast, i32 %acc_20_V_0_cast, i32 %acc_21_V_0_cast, i32 %acc_22_V_0_cast, i32 %acc_23_V_0_cast, i32 %acc_24_V_0_cast, i32 %acc_25_V_0_cast, i32 %acc_26_V_0_cast, i32 %acc_27_V_0_cast, i32 %acc_28_V_0_cast, i32 %acc_29_V_0_cast, i32 %acc_30_V_0_cast, i32 %acc_31_V_0_cast, i32 %acc_32_V_0_cast, i32 %acc_33_V_0_cast, i32 %acc_34_V_0_cast, i32 %acc_35_V_0_cast, i32 %acc_36_V_0_cast, i32 %acc_37_V_0_cast, i32 %acc_38_V_0_cast, i32 %acc_39_V_0_cast, i32 %acc_40_V_0_cast, i32 %acc_41_V_0_cast, i32 %acc_42_V_0_cast, i32 %acc_43_V_0_cast, i32 %acc_44_V_0_cast, i32 %acc_45_V_0_cast, i32 %acc_46_V_0_cast, i32 %acc_47_V_0_cast, i32 %acc_48_V_0_cast, i32 %acc_49_V_0_cast, i32 %acc_50_V_0_cast, i32 %acc_51_V_0_cast, i32 %acc_52_V_0_cast, i32 %acc_53_V_0_cast, i32 %acc_54_V_0_cast, i32 %acc_55_V_0_cast, i32 %acc_56_V_0_cast, i32 %acc_57_V_0_cast, i32 %acc_58_V_0_cast, i32 %acc_59_V_0_cast, i32 %acc_60_V_0_cast, i32 %acc_61_V_0_cast, i32 %acc_62_V_0_cast, i32 %acc_63_V_0_cast, i6 %tmp_69)" [mnist/linear_activation.hpp:24]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.81ns
ST_7 : Operation 487 [1/2] (3.25ns)   --->   "%L1_BIAS_V_load = load i8* %L1_BIAS_V_addr, align 1" [mnist/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 64> <ROM>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_2 = sext i8 %L1_BIAS_V_load to i32" [mnist/linear_activation.hpp:35]
ST_7 : Operation 489 [1/1] (2.55ns)   --->   "%tmp_V = add i32 %tmp_68, %tmp_2" [mnist/linear_activation.hpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.63ns
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [mnist/linear_activation.hpp:33]
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)" [mnist/linear_activation.hpp:33]
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [mnist/linear_activation.hpp:34]
ST_8 : Operation 494 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %data_out_V_V, i32 %tmp_V)" [mnist/linear_activation.hpp:35]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_67)" [mnist/linear_activation.hpp:36]
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist/linear_activation.hpp:33]

 <State 9> : 0.00ns
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "ret void" [mnist/linear_activation.hpp:37]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc[63].V') with incoming values : ('acc[63].V', mnist/linear_activation.hpp:29) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', mnist/linear_activation.hpp:24) [73]  (0 ns)
	'getelementptr' operation ('L1_WEIGHTS_V_addr', mnist/linear_activation.hpp:29) [85]  (0 ns)
	'load' operation ('L1_WEIGHTS_V_load', mnist/linear_activation.hpp:29) on array 'L1_WEIGHTS_V' [86]  (3.25 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'data_in_V_V' (mnist/linear_activation.hpp:26) [82]  (3.63 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'mul' operation ('r_V', mnist/linear_activation.hpp:29) [89]  (3.36 ns)
	'add' operation ('acc[0].V', mnist/linear_activation.hpp:29) [91]  (3.02 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ires') with incoming values : ('ires', mnist/linear_activation.hpp:33) [476]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', mnist/linear_activation.hpp:33) [476]  (0 ns)
	'getelementptr' operation ('L1_BIAS_V_addr', mnist/linear_activation.hpp:35) [486]  (0 ns)
	'load' operation ('L1_BIAS_V_load', mnist/linear_activation.hpp:35) on array 'L1_BIAS_V' [487]  (3.25 ns)

 <State 7>: 5.81ns
The critical path consists of the following:
	'load' operation ('L1_BIAS_V_load', mnist/linear_activation.hpp:35) on array 'L1_BIAS_V' [487]  (3.25 ns)
	'add' operation ('tmp.V', mnist/linear_activation.hpp:35) [491]  (2.55 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo write on port 'data_out_V_V' (mnist/linear_activation.hpp:35) [492]  (3.63 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
