##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_Master_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
		5.5::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
		5.6::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1                    | Frequency: 110.15 MHz  | Target: 60.00 MHz   | 
Clock: Clock_3                    | N/A                    | Target: 6.00 MHz    | 
Clock: Clock_3(routed)            | N/A                    | Target: 6.00 MHz    | 
Clock: CyBUS_CLK                  | Frequency: 110.15 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 60.00 MHz   | 
Clock: CyILO                      | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                      | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 60.00 MHz   | 
Clock: CyPLL_OUT                  | N/A                    | Target: 60.00 MHz   | 
Clock: CyXTAL_32kHz               | N/A                    | Target: 0.03 MHz    | 
Clock: IORQ_n(0)_PAD              | N/A                    | Target: 100.00 MHz  | 
Clock: SPI_Master_IntClock        | Frequency: 45.11 MHz   | Target: 0.20 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1              Clock_1              16666.7          8026        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_1              16666.7          7588        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            IORQ_n(0)_PAD        N/A              N/A         1666.67          -28169      N/A              N/A         N/A              N/A         
IORQ_n(0)_PAD        Clock_1              3333.33          -13426      N/A              N/A         N/A              N/A         1666.67          -15092      
SPI_Master_IntClock  SPI_Master_IntClock  5e+006           4977830     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase       
---------------  ------------  ---------------------  
CPUA0(0)_PAD:in  6262          IORQ_n(0)_PAD:F        
CPUA1(0)_PAD:in  176           IORQ_n(0)_PAD:F        
CPUA2(0)_PAD:in  4160          IORQ_n(0)_PAD:F        
CPUA3(0)_PAD:in  -466          IORQ_n(0)_PAD:F        
CPUA4(0)_PAD:in  -554          IORQ_n(0)_PAD:F        
CPUA5(0)_PAD:in  -200          IORQ_n(0)_PAD:F        
CPUA6(0)_PAD:in  76            IORQ_n(0)_PAD:F        
CPUA7(0)_PAD:in  4367          IORQ_n(0)_PAD:F        
CPURD_n(0)_PAD   17857         Clock_1:R              
CPUWR_n(0)_PAD   19958         Clock_1:R              
IORQ_n(0)_PAD    16759         Clock_1:R              
M1_n(0)_PAD      17100         Clock_1:R              
MISO(0)_PAD      16712         SPI_Master_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
CPUA0(0)_PAD:out  23573         CyBUS_CLK:R                  
CPUA1(0)_PAD:out  23529         CyBUS_CLK:R                  
CPUA10(0)_PAD     23934         CyBUS_CLK:R                  
CPUA2(0)_PAD:out  23738         CyBUS_CLK:R                  
CPUA3(0)_PAD:out  23655         CyBUS_CLK:R                  
CPUA4(0)_PAD:out  24531         CyBUS_CLK:R                  
CPUA5(0)_PAD:out  23859         CyBUS_CLK:R                  
CPUA6(0)_PAD:out  24532         CyBUS_CLK:R                  
CPUA7(0)_PAD:out  23823         CyBUS_CLK:R                  
CPUA8(0)_PAD      23192         CyBUS_CLK:R                  
CPUA9(0)_PAD      24013         CyBUS_CLK:R                  
CPUD0(0)_PAD:out  24332         CyBUS_CLK:R                  
CPUD1(0)_PAD:out  23817         CyBUS_CLK:R                  
CPUD2(0)_PAD:out  25038         CyBUS_CLK:R                  
CPUD3(0)_PAD:out  25005         CyBUS_CLK:R                  
CPUD4(0)_PAD:out  23447         CyBUS_CLK:R                  
CPUD5(0)_PAD:out  22963         CyBUS_CLK:R                  
CPUD6(0)_PAD:out  24762         CyBUS_CLK:R                  
CPUD7(0)_PAD:out  23085         CyBUS_CLK:R                  
CPURSTn(0)_PAD    33564         CyBUS_CLK:R                  
CPU_CLK(0)_PAD    20459         Clock_3(routed):R            
CPU_CLK(0)_PAD    20459         Clock_3(routed):F            
MEMRD_n(0)_PAD    37377         CyBUS_CLK:R                  
MEMWR_n(0)_PAD    34778         CyBUS_CLK:R                  
MOSI(0)_PAD       23598         SPI_Master_IntClock:R        
SCL(0)_PAD:out    21217         CyBUS_CLK(fixed-function):R  
SCLK(0)_PAD       25252         SPI_Master_IntClock:R        
SDA(0)_PAD:out    20658         CyBUS_CLK(fixed-function):R  
SPI_SS(0)_PAD     22942         SPI_Master_IntClock:R        
SRAMA11(0)_PAD    51687         CyBUS_CLK:R                  
SRAMA12(0)_PAD    51345         CyBUS_CLK:R                  
SRAMA13(0)_PAD    52018         CyBUS_CLK:R                  
SRAMA14(0)_PAD    52160         CyBUS_CLK:R                  
SRAMA15(0)_PAD    50778         CyBUS_CLK:R                  
SRAMA16(0)_PAD    51076         CyBUS_CLK:R                  
SRAMA17(0)_PAD    50876         CyBUS_CLK:R                  
SRAMA18(0)_PAD    51591         CyBUS_CLK:R                  
SRAMCS_n(0)_PAD   38876         CyBUS_CLK:R                  
WAIT_n_1(0)_PAD   30704         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
CPURD_n(0)_PAD      MEMRD_n(0)_PAD           44036  
MREQ_n(0)_PAD       MEMRD_n(0)_PAD           41991  
CPUWR_n(0)_PAD      MEMWR_n(0)_PAD           40597  
MREQ_n(0)_PAD       MEMWR_n(0)_PAD           39207  
CPUA11(0)_PAD       SRAMA11(0)_PAD           59588  
CPUA12(0)_PAD       SRAMA11(0)_PAD           59549  
CPUA13(0)_PAD       SRAMA11(0)_PAD           54943  
CPUA15(0)_PAD       SRAMA11(0)_PAD           54507  
CPUA14(0)_PAD       SRAMA11(0)_PAD           53323  
CPUA11(0)_PAD       SRAMA12(0)_PAD           59246  
CPUA12(0)_PAD       SRAMA12(0)_PAD           59208  
CPUA13(0)_PAD       SRAMA12(0)_PAD           54602  
CPUA15(0)_PAD       SRAMA12(0)_PAD           54166  
CPUA14(0)_PAD       SRAMA12(0)_PAD           52982  
CPUA11(0)_PAD       SRAMA13(0)_PAD           59919  
CPUA12(0)_PAD       SRAMA13(0)_PAD           59881  
CPUA13(0)_PAD       SRAMA13(0)_PAD           55275  
CPUA15(0)_PAD       SRAMA13(0)_PAD           54839  
CPUA14(0)_PAD       SRAMA13(0)_PAD           53655  
CPUA11(0)_PAD       SRAMA14(0)_PAD           60061  
CPUA12(0)_PAD       SRAMA14(0)_PAD           60023  
CPUA13(0)_PAD       SRAMA14(0)_PAD           55417  
CPUA15(0)_PAD       SRAMA14(0)_PAD           54981  
CPUA14(0)_PAD       SRAMA14(0)_PAD           53797  
CPUA11(0)_PAD       SRAMA15(0)_PAD           58679  
CPUA12(0)_PAD       SRAMA15(0)_PAD           58640  
CPUA13(0)_PAD       SRAMA15(0)_PAD           54034  
CPUA15(0)_PAD       SRAMA15(0)_PAD           53598  
CPUA14(0)_PAD       SRAMA15(0)_PAD           52414  
CPUA11(0)_PAD       SRAMA16(0)_PAD           58977  
CPUA12(0)_PAD       SRAMA16(0)_PAD           58939  
CPUA13(0)_PAD       SRAMA16(0)_PAD           54333  
CPUA15(0)_PAD       SRAMA16(0)_PAD           53896  
CPUA14(0)_PAD       SRAMA16(0)_PAD           52713  
CPUA11(0)_PAD       SRAMA17(0)_PAD           58777  
CPUA12(0)_PAD       SRAMA17(0)_PAD           58739  
CPUA13(0)_PAD       SRAMA17(0)_PAD           54133  
CPUA15(0)_PAD       SRAMA17(0)_PAD           53697  
CPUA14(0)_PAD       SRAMA17(0)_PAD           52513  
CPUA11(0)_PAD       SRAMA18(0)_PAD           59492  
CPUA12(0)_PAD       SRAMA18(0)_PAD           59454  
CPUA13(0)_PAD       SRAMA18(0)_PAD           54848  
CPUA15(0)_PAD       SRAMA18(0)_PAD           54411  
CPUA14(0)_PAD       SRAMA18(0)_PAD           53228  
MREQ_n(0)_PAD       SRAMCS_n(0)_PAD          43522  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 110.15 MHz | Target: 60.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 7588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   7588  RISE       1
IOBUSY/main_4                         macrocell34    3519   5569   7588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 110.15 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 7588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   7588  RISE       1
IOBUSY/main_4                         macrocell34    3519   5569   7588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_Master_IntClock
*************************************************
Clock: SPI_Master_IntClock
Frequency: 45.11 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_Master:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Master:BSPIM:RxStsReg\/clock
Path slack     : 4977830p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21670
-------------------------------------   ----- 
End-of-path arrival time (ps)           21670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  4977830  RISE       1
\SPI_Master:BSPIM:rx_status_6\/main_5          macrocell23     7133  10713  4977830  RISE       1
\SPI_Master:BSPIM:rx_status_6\/q               macrocell23     3350  14063  4977830  RISE       1
\SPI_Master:BSPIM:RxStsReg\/status_6           statusicell2    7607  21670  4977830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 7588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   7588  RISE       1
IOBUSY/main_4                         macrocell34    3519   5569   7588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -28169p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     13747
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         11904

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40073
-------------------------------------   ----- 
End-of-path arrival time (ps)           40073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -28169  RISE       1
CPUA0(0)/pin_input                   iocell10       6472   8522  -28169  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23573  -28169  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23573  -28169  RISE       1
CPUA0(0)/fb                          iocell10       7698  31271  -28169  RISE       1
Net_419/main_0                       macrocell33    8802  40073  -28169  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell33   6973  18747  FALL       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 8026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell34   1250   1250   8026  RISE       1
IOBUSY/main_3  macrocell34   3881   5131   8026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1


5.4::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_Master:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Master:BSPIM:RxStsReg\/clock
Path slack     : 4977830p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21670
-------------------------------------   ----- 
End-of-path arrival time (ps)           21670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  4977830  RISE       1
\SPI_Master:BSPIM:rx_status_6\/main_5          macrocell23     7133  10713  4977830  RISE       1
\SPI_Master:BSPIM:rx_status_6\/q               macrocell23     3350  14063  4977830  RISE       1
\SPI_Master:BSPIM:RxStsReg\/status_6           statusicell2    7607  21670  4977830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1


5.5::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -13426p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:R#4 vs. Clock_1:R#3)    3333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -177

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0      0    COMP  RISE       1
IORQ_n(0)/pad_in  iocell9          0      0    COMP  RISE       1
IORQ_n(0)/fb      iocell9       6774   6774    COMP  RISE       1
Net_479/main_0    macrocell25   6475  13249  -13426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell25         0      0  RISE       1


5.6::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           18249
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell25   6475  18249  -15092  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell25         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -28169p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     13747
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         11904

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40073
-------------------------------------   ----- 
End-of-path arrival time (ps)           40073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -28169  RISE       1
CPUA0(0)/pin_input                   iocell10       6472   8522  -28169  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23573  -28169  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23573  -28169  RISE       1
CPUA0(0)/fb                          iocell10       7698  31271  -28169  RISE       1
Net_419/main_0                       macrocell33    8802  40073  -28169  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell33   6973  18747  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_7
Path End       : Net_397/main_0
Capture Clock  : Net_397/clock_0
Path slack     : -26524p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14673
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12830

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39354
-------------------------------------   ----- 
End-of-path arrival time (ps)           39354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  -26524  RISE       1
CPUA7(0)/pin_input                   iocell17       6551   8601  -26524  RISE       1
CPUA7(0)/pad_out                     iocell17      15222  23823  -26524  RISE       1
CPUA7(0)/pad_in                      iocell17          0  23823  -26524  RISE       1
CPUA7(0)/fb                          iocell17       7459  31282  -26524  RISE       1
Net_397/main_0                       macrocell26    8072  39354  -26524  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_397/clock_0                                    macrocell26   7899  19673  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_2
Path End       : Net_441/main_0
Capture Clock  : Net_441/clock_0
Path slack     : -26233p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14673
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12830

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39063
-------------------------------------   ----- 
End-of-path arrival time (ps)           39063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_2  controlcell2   2050   2050  -26233  RISE       1
CPUA2(0)/pin_input                   iocell12       6577   8627  -26233  RISE       1
CPUA2(0)/pad_out                     iocell12      15111  23738  -26233  RISE       1
CPUA2(0)/pad_in                      iocell12          0  23738  -26233  RISE       1
CPUA2(0)/fb                          iocell12       7255  30993  -26233  RISE       1
Net_441/main_0                       macrocell31    8069  39063  -26233  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_441/clock_0                                    macrocell31   7899  19673  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_6
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : -22942p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17094
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15251

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38193
-------------------------------------   ----- 
End-of-path arrival time (ps)           38193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  -22942  RISE       1
CPUA6(0)/pin_input                   iocell16       6506   8556  -22942  RISE       1
CPUA6(0)/pad_out                     iocell16      15976  24532  -22942  RISE       1
CPUA6(0)/pad_in                      iocell16          0  24532  -22942  RISE       1
CPUA6(0)/fb                          iocell16       7582  32114  -22942  RISE       1
Net_429/main_0                       macrocell27    6079  38193  -22942  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_429/clock_0                                    macrocell27  10320  22094  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_4
Path End       : Net_435/main_0
Capture Clock  : Net_435/clock_0
Path slack     : -22310p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17094
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15251

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37561
-------------------------------------   ----- 
End-of-path arrival time (ps)           37561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_4  controlcell2   2050   2050  -22310  RISE       1
CPUA4(0)/pin_input                   iocell14       6477   8527  -22310  RISE       1
CPUA4(0)/pad_out                     iocell14      16004  24531  -22310  RISE       1
CPUA4(0)/pad_in                      iocell14          0  24531  -22310  RISE       1
CPUA4(0)/fb                          iocell14       6974  31505  -22310  RISE       1
Net_435/main_0                       macrocell29    6056  37561  -22310  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_435/clock_0                                    macrocell29  10320  22094  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_1
Path End       : Net_444/main_0
Capture Clock  : Net_444/clock_0
Path slack     : -22040p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15974
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14131

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36171
-------------------------------------   ----- 
End-of-path arrival time (ps)           36171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  -22040  RISE       1
CPUA1(0)/pin_input                   iocell11       6495   8545  -22040  RISE       1
CPUA1(0)/pad_out                     iocell11      14984  23529  -22040  RISE       1
CPUA1(0)/pad_in                      iocell11          0  23529  -22040  RISE       1
CPUA1(0)/fb                          iocell11       7388  30917  -22040  RISE       1
Net_444/main_0                       macrocell32    5253  36171  -22040  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_444/clock_0                                    macrocell32   9200  20974  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_5
Path End       : Net_432/main_0
Capture Clock  : Net_432/clock_0
Path slack     : -21992p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17094
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15251

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37243
-------------------------------------   ----- 
End-of-path arrival time (ps)           37243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_5  controlcell2   2050   2050  -21992  RISE       1
CPUA5(0)/pin_input                   iocell15       6462   8512  -21992  RISE       1
CPUA5(0)/pad_out                     iocell15      15347  23859  -21992  RISE       1
CPUA5(0)/pad_in                      iocell15          0  23859  -21992  RISE       1
CPUA5(0)/fb                          iocell15       7368  31227  -21992  RISE       1
Net_432/main_0                       macrocell28    6016  37243  -21992  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_432/clock_0                                    macrocell28  10320  22094  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_3
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : -21522p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17094
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15251

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36773
-------------------------------------   ----- 
End-of-path arrival time (ps)           36773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_3  controlcell2   2050   2050  -21522  RISE       1
CPUA3(0)/pin_input                   iocell13       6512   8562  -21522  RISE       1
CPUA3(0)/pad_out                     iocell13      15093  23655  -21522  RISE       1
CPUA3(0)/pad_in                      iocell13          0  23655  -21522  RISE       1
CPUA3(0)/fb                          iocell13       7033  30688  -21522  RISE       1
Net_438/main_0                       macrocell30    6085  36773  -21522  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_438/clock_0                                    macrocell30  10320  22094  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           18249
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell25   6475  18249  -15092  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 7588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   7588  RISE       1
IOBUSY/main_4                         macrocell34    3519   5569   7588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 8026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell34   1250   1250   8026  RISE       1
IOBUSY/main_3  macrocell34   3881   5131   8026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : IOBUSY/main_0
Capture Clock  : IOBUSY/clock_0
Path slack     : 9616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
cydff_10/q     macrocell24   1250   1250   9616  RISE       1
IOBUSY/main_0  macrocell34   2291   3541   9616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 9622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_479/q        macrocell25   1250   1250   9622  RISE       1
cydff_10/main_0  macrocell24   2284   3534   9622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : IOBUSY/main_1
Capture Clock  : IOBUSY/clock_0
Path slack     : 9622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_479/q      macrocell25   1250   1250   9622  RISE       1
IOBUSY/main_1  macrocell34   2284   3534   9622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IO_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : IOBUSY/main_2
Capture Clock  : IOBUSY/clock_0
Path slack     : 9631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\IO_Ctrl_Reg:Sync:ctrl_reg\/clock                          controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\IO_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   1210   1210   9631  RISE       1
IOBUSY/main_2                          macrocell34    2315   3525   9631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_Master:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Master:BSPIM:RxStsReg\/clock
Path slack     : 4977830p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21670
-------------------------------------   ----- 
End-of-path arrival time (ps)           21670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  4977830  RISE       1
\SPI_Master:BSPIM:rx_status_6\/main_5          macrocell23     7133  10713  4977830  RISE       1
\SPI_Master:BSPIM:rx_status_6\/q               macrocell23     3350  14063  4977830  RISE       1
\SPI_Master:BSPIM:RxStsReg\/status_6           statusicell2    7607  21670  4977830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 4980117p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19383
-------------------------------------   ----- 
End-of-path arrival time (ps)           19383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q           macrocell38    1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:tx_status_0\/main_2  macrocell21    8475   9725  4980117  RISE       1
\SPI_Master:BSPIM:tx_status_0\/q       macrocell21    3350  13075  4980117  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_0   statusicell1   6308  19383  4980117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 4980974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18526
-------------------------------------   ----- 
End-of-path arrival time (ps)           18526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3   count7cell     1940   1940  4978379  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_1  macrocell20    6056   7996  4980974  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell20    3350  11346  4980974  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_3    statusicell1   7179  18526  4980974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4982029p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -2850
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15121
-------------------------------------   ----- 
End-of-path arrival time (ps)           15121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3   count7cell      1940   1940  4978379  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_1  macrocell20     6056   7996  4980974  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell20     3350  11346  4980974  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3775  15121  4982029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4983713p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10277
-------------------------------------   ----- 
End-of-path arrival time (ps)           10277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q            macrocell38     1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   9027  10277  4983713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 4984829p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11661
-------------------------------------   ----- 
End-of-path arrival time (ps)           11661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell37   1250   1250  4982532  RISE       1
\SPI_Master:BSPIM:state_0\/main_1  macrocell38  10411  11661  4984829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4984831p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11659
-------------------------------------   ----- 
End-of-path arrival time (ps)           11659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q         macrocell37   1250   1250  4982532  RISE       1
\SPI_Master:BSPIM:load_cond\/main_1  macrocell40  10409  11659  4984831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_995/main_1
Capture Clock  : Net_995/clock_0
Path slack     : 4984831p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11659
-------------------------------------   ----- 
End-of-path arrival time (ps)           11659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell37   1250   1250  4982532  RISE       1
Net_995/main_1                macrocell43  10409  11659  4984831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 4985117p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11373
-------------------------------------   ----- 
End-of-path arrival time (ps)           11373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell36   1250   1250  4982623  RISE       1
\SPI_Master:BSPIM:state_0\/main_0  macrocell38  10123  11373  4985117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4985119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11371
-------------------------------------   ----- 
End-of-path arrival time (ps)           11371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q         macrocell36   1250   1250  4982623  RISE       1
\SPI_Master:BSPIM:load_cond\/main_0  macrocell40  10121  11371  4985119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_995/main_0
Capture Clock  : Net_995/clock_0
Path slack     : 4985119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11371
-------------------------------------   ----- 
End-of-path arrival time (ps)           11371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell36   1250   1250  4982623  RISE       1
Net_995/main_0                macrocell43  10121  11371  4985119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 4985324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q          macrocell38   1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_2  macrocell42   9916  11166  4985324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4985336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell38   1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:state_2\/main_2  macrocell36   9904  11154  4985336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4985336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell38   1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:state_1\/main_2  macrocell37   9904  11154  4985336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4985336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q        macrocell38   1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_2  macrocell41   9904  11154  4985336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_0\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 4985461p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11029
-------------------------------------   ----- 
End-of-path arrival time (ps)           11029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  4985461  RISE       1
\SPI_Master:BSPIM:state_0\/main_3              macrocell38     7449  11029  4985461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4986108p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q            macrocell37     1250   1250  4982532  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   6632   7882  4986108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4986326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10164
-------------------------------------   ----- 
End-of-path arrival time (ps)           10164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4978379  RISE       1
\SPI_Master:BSPIM:load_cond\/main_4    macrocell40   8224  10164  4986326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4986635p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4978688  RISE       1
\SPI_Master:BSPIM:load_cond\/main_5    macrocell40   7915   9855  4986635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1005/main_3
Capture Clock  : Net_1005/clock_0
Path slack     : 4986765p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell38   1250   1250  4980117  RISE       1
Net_1005/main_3               macrocell35   8475   9725  4986765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_2\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4986825p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9665
-------------------------------------   ---- 
End-of-path arrival time (ps)           9665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4978379  RISE       1
\SPI_Master:BSPIM:state_2\/main_4      macrocell36   7725   9665  4986825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_1\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4986825p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9665
-------------------------------------   ---- 
End-of-path arrival time (ps)           9665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4978379  RISE       1
\SPI_Master:BSPIM:state_1\/main_4      macrocell37   7725   9665  4986825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4986825p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9665
-------------------------------------   ---- 
End-of-path arrival time (ps)           9665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4978379  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_4     macrocell41   7725   9665  4986825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1006/main_2
Capture Clock  : Net_1006/clock_0
Path slack     : 4987167p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell38   1250   1250  4980117  RISE       1
Net_1006/main_2               macrocell39   8073   9323  4987167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1006/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4987177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q            macrocell36     1250   1250  4982623  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5563   6813  4987177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4987271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9219
-------------------------------------   ---- 
End-of-path arrival time (ps)           9219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4979324  RISE       1
\SPI_Master:BSPIM:load_cond\/main_3    macrocell40   7279   9219  4987271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4987272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9218
-------------------------------------   ---- 
End-of-path arrival time (ps)           9218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4979325  RISE       1
\SPI_Master:BSPIM:load_cond\/main_7    macrocell40   7278   9218  4987272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4987332p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4979385  RISE       1
\SPI_Master:BSPIM:load_cond\/main_6    macrocell40   7218   9158  4987332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_2\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4987805p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4978688  RISE       1
\SPI_Master:BSPIM:state_2\/main_5      macrocell36   6745   8685  4987805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_1\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4987805p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4978688  RISE       1
\SPI_Master:BSPIM:state_1\/main_5      macrocell37   6745   8685  4987805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4987805p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4978688  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_5     macrocell41   6745   8685  4987805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_2\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4988276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8214
-------------------------------------   ---- 
End-of-path arrival time (ps)           8214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  4985461  RISE       1
\SPI_Master:BSPIM:state_2\/main_8              macrocell36     4634   8214  4988276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_1\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4988276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8214
-------------------------------------   ---- 
End-of-path arrival time (ps)           8214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  4985461  RISE       1
\SPI_Master:BSPIM:state_1\/main_8              macrocell37     4634   8214  4988276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : Net_1005/main_6
Capture Clock  : Net_1005/clock_0
Path slack     : 4988494p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4978379  RISE       1
Net_1005/main_6                        macrocell35   6056   7996  4988494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1006/main_1
Capture Clock  : Net_1006/clock_0
Path slack     : 4988627p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell37   1250   1250  4982532  RISE       1
Net_1006/main_1               macrocell39   6613   7863  4988627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1006/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1006/main_0
Capture Clock  : Net_1006/clock_0
Path slack     : 4988708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell36   1250   1250  4982623  RISE       1
Net_1006/main_0               macrocell39   6532   7782  4988708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1006/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_1005/main_4
Capture Clock  : Net_1005/clock_0
Path slack     : 4988807p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  4988807  RISE       1
Net_1005/main_4                       macrocell35     2323   7683  4988807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_2\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4988972p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4979325  RISE       1
\SPI_Master:BSPIM:state_2\/main_7      macrocell36   5578   7518  4988972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_1\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4988972p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4979325  RISE       1
\SPI_Master:BSPIM:state_1\/main_7      macrocell37   5578   7518  4988972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4988972p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4979325  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_7     macrocell41   5578   7518  4988972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_2\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4988974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4979324  RISE       1
\SPI_Master:BSPIM:state_2\/main_3      macrocell36   5576   7516  4988974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_1\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4988974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4979324  RISE       1
\SPI_Master:BSPIM:state_1\/main_3      macrocell37   5576   7516  4988974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4988974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4979324  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_3     macrocell41   5576   7516  4988974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_2\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4989023p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4979385  RISE       1
\SPI_Master:BSPIM:state_2\/main_6      macrocell36   5527   7467  4989023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4989023p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4979385  RISE       1
\SPI_Master:BSPIM:state_1\/main_6      macrocell37   5527   7467  4989023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4989023p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4979385  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_6     macrocell41   5527   7467  4989023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1005/main_2
Capture Clock  : Net_1005/clock_0
Path slack     : 4989180p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell37   1250   1250  4982532  RISE       1
Net_1005/main_2               macrocell35   6060   7310  4989180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 4989271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell36   1250   1250  4982623  RISE       1
Net_1005/main_1               macrocell35   5969   7219  4989271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : Net_1005/main_7
Capture Clock  : Net_1005/clock_0
Path slack     : 4990135p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4978688  RISE       1
Net_1005/main_7                        macrocell35   4415   6355  4990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_Master:BSPIM:BitCounter\/clock
Path slack     : 4990510p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -4060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell42   1250   1250  4990510  RISE       1
\SPI_Master:BSPIM:BitCounter\/enable  count7cell    4180   5430  4990510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : Net_1005/main_9
Capture Clock  : Net_1005/clock_0
Path slack     : 4990684p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4979325  RISE       1
Net_1005/main_9                        macrocell35   3866   5806  4990684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : Net_1005/main_5
Capture Clock  : Net_1005/clock_0
Path slack     : 4990685p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4979324  RISE       1
Net_1005/main_5                        macrocell35   3865   5805  4990685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : Net_1005/main_8
Capture Clock  : Net_1005/clock_0
Path slack     : 4990735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4979385  RISE       1
Net_1005/main_8                        macrocell35   3815   5755  4990735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 4991042p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q          macrocell36   1250   1250  4982623  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_0  macrocell42   4198   5448  4991042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : Net_1005/main_10
Capture Clock  : Net_1005/clock_0
Path slack     : 4991259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q  macrocell41   1250   1250  4991259  RISE       1
Net_1005/main_10               macrocell35   3981   5231  4991259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_995/q
Path End       : Net_995/main_3
Capture Clock  : Net_995/clock_0
Path slack     : 4991416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_995/q       macrocell43   1250   1250  4991416  RISE       1
Net_995/main_3  macrocell43   3824   5074  4991416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1005/q
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 4991427p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1005/q       macrocell35   1250   1250  4991427  RISE       1
Net_1005/main_0  macrocell35   3813   5063  4991427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4991617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell36   1250   1250  4982623  RISE       1
\SPI_Master:BSPIM:state_2\/main_0  macrocell36   3623   4873  4991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4991617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell36   1250   1250  4982623  RISE       1
\SPI_Master:BSPIM:state_1\/main_0  macrocell37   3623   4873  4991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4991617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q        macrocell36   1250   1250  4982623  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_0  macrocell41   3623   4873  4991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4991692p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q         macrocell38   1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:load_cond\/main_2  macrocell40   3548   4798  4991692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_995/main_2
Capture Clock  : Net_995/clock_0
Path slack     : 4991692p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell38   1250   1250  4980117  RISE       1
Net_995/main_2                macrocell43   3548   4798  4991692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 4991696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell38   1250   1250  4980117  RISE       1
\SPI_Master:BSPIM:state_0\/main_2  macrocell38   3544   4794  4991696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4992454p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell37   1250   1250  4982532  RISE       1
\SPI_Master:BSPIM:state_2\/main_1  macrocell36   2786   4036  4992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4992454p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell37   1250   1250  4982532  RISE       1
\SPI_Master:BSPIM:state_1\/main_1  macrocell37   2786   4036  4992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4992454p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q        macrocell37   1250   1250  4982532  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_1  macrocell41   2786   4036  4992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 4992474p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q          macrocell37   1250   1250  4982532  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_1  macrocell42   2766   4016  4992474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 4992615p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell42   1250   1250  4990510  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_3  macrocell42   2625   3875  4992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 4992922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell41   1250   1250  4991259  RISE       1
\SPI_Master:BSPIM:state_2\/main_9  macrocell36   2318   3568  4992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 4992922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell41   1250   1250  4991259  RISE       1
\SPI_Master:BSPIM:state_1\/main_9  macrocell37   2318   3568  4992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 4992922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q       macrocell41   1250   1250  4991259  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_8  macrocell41   2318   3568  4992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:load_cond\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 4992947p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:load_cond\/q       macrocell40   1250   1250  4992947  RISE       1
\SPI_Master:BSPIM:load_cond\/main_8  macrocell40   2293   3543  4992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1006/q
Path End       : Net_1006/main_3
Capture Clock  : Net_1006/clock_0
Path slack     : 4992952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   5000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1006/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1006/q       macrocell39   1250   1250  4992952  RISE       1
Net_1006/main_3  macrocell39   2288   3538  4992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1006/clock_0                                           macrocell39         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

