* Subcircuit 74LS85
.subckt 74LS85 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ gnd net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ gnd 
.title kicad schematic
.include 4_and.sub
.include 5_and.sub
.include 3_and.sub
* u33 net-_u33-pad1_ net-_u27-pad2_ net-_u1-pad5_ d_and
x13 net-_u20-pad2_ net-_u21-pad2_ net-_u22-pad2_ net-_u23-pad2_ net-_u30-pad2_ net-_u33-pad1_ 5_and
x11 net-_u14-pad3_ net-_u15-pad3_ net-_u1-pad3_ net-_x11-pad4_ net-_u17-pad3_ net-_u1-pad6_ 5_and
* u17 net-_u12-pad3_ net-_u13-pad3_ net-_u17-pad3_ d_nor
* u12 net-_u1-pad10_ net-_u12-pad2_ net-_u12-pad3_ d_and
* u5 net-_u1-pad10_ net-_u1-pad9_ net-_u12-pad2_ d_nand
x10 net-_u14-pad3_ net-_u4-pad3_ net-_u1-pad13_ net-_u28-pad1_ 3_and
* u13 net-_u12-pad2_ net-_u1-pad9_ net-_u13-pad3_ d_and
* u19 net-_u18-pad2_ net-_u1-pad15_ net-_u19-pad3_ d_and
x12 net-_u25-pad2_ net-_u24-pad2_ net-_u26-pad2_ net-_u31-pad2_ net-_u28-pad2_ net-_u32-pad1_ 5_and
* u29 net-_u19-pad3_ net-_u29-pad2_ d_inverter
* u28 net-_u28-pad1_ net-_u28-pad2_ d_inverter
* u32 net-_u32-pad1_ net-_u29-pad2_ net-_u1-pad7_ d_and
x7 net-_u1-pad4_ net-_u17-pad3_ net-_u15-pad3_ net-_x11-pad4_ net-_u14-pad3_ net-_u24-pad1_ 5_and
x8 net-_x11-pad4_ net-_u15-pad3_ net-_u14-pad3_ net-_u12-pad2_ net-_u1-pad10_ net-_u26-pad1_ 5_and
* u24 net-_u24-pad1_ net-_u24-pad2_ d_inverter
* u26 net-_u26-pad1_ net-_u26-pad2_ d_inverter
* u31 net-_u31-pad1_ net-_u31-pad2_ d_inverter
x9 net-_u15-pad3_ net-_u14-pad3_ net-_u10-pad2_ net-_u1-pad12_ net-_u31-pad1_ 4_and
* u11 net-_u10-pad2_ net-_u1-pad11_ net-_u11-pad3_ d_and
* u3 net-_u1-pad12_ net-_u1-pad11_ net-_u10-pad2_ d_nand
* u4 net-_u1-pad13_ net-_u1-pad14_ net-_u4-pad3_ d_nand
* u16 net-_u10-pad3_ net-_u11-pad3_ net-_x11-pad4_ d_nor
* u10 net-_u1-pad12_ net-_u10-pad2_ net-_u10-pad3_ d_and
* u9 net-_u4-pad3_ net-_u1-pad14_ net-_u15-pad2_ d_and
* u8 net-_u1-pad13_ net-_u4-pad3_ net-_u15-pad1_ d_and
* u15 net-_u15-pad1_ net-_u15-pad2_ net-_u15-pad3_ d_nor
* u7 net-_u18-pad2_ net-_u1-pad1_ net-_u14-pad2_ d_and
* u14 net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_nor
* u6 net-_u1-pad15_ net-_u18-pad2_ net-_u14-pad1_ d_and
* u2 net-_u1-pad15_ net-_u1-pad1_ net-_u18-pad2_ d_nand
x6 net-_u1-pad3_ net-_u17-pad3_ net-_x11-pad4_ net-_u15-pad3_ net-_u14-pad3_ net-_u25-pad1_ 5_and
* u25 net-_u25-pad1_ net-_u25-pad2_ d_inverter
x4 net-_u14-pad3_ net-_u15-pad3_ net-_x11-pad4_ net-_u17-pad3_ net-_u1-pad2_ net-_u30-pad1_ 5_and
* u30 net-_u30-pad1_ net-_u30-pad2_ d_inverter
* u27 net-_u27-pad1_ net-_u27-pad2_ d_inverter
x5 net-_u14-pad3_ net-_u15-pad3_ net-_x11-pad4_ net-_u17-pad3_ net-_u1-pad3_ net-_u27-pad1_ 5_and
* u21 net-_u21-pad1_ net-_u21-pad2_ d_inverter
x1 net-_u1-pad14_ net-_u4-pad3_ net-_u14-pad3_ net-_u21-pad1_ 3_and
* u18 net-_u1-pad1_ net-_u18-pad2_ net-_u18-pad3_ d_and
* u20 net-_u18-pad3_ net-_u20-pad2_ d_inverter
* u22 net-_u22-pad1_ net-_u22-pad2_ d_inverter
x3 net-_u1-pad9_ net-_u12-pad2_ net-_u14-pad3_ net-_u15-pad3_ net-_x11-pad4_ net-_u23-pad1_ 5_and
* u23 net-_u23-pad1_ net-_u23-pad2_ d_inverter
x2 net-_u1-pad11_ net-_u10-pad2_ net-_u14-pad3_ net-_u15-pad3_ net-_u22-pad1_ 4_and
a1 [net-_u33-pad1_ net-_u27-pad2_ ] net-_u1-pad5_ u33
a2 [net-_u12-pad3_ net-_u13-pad3_ ] net-_u17-pad3_ u17
a3 [net-_u1-pad10_ net-_u12-pad2_ ] net-_u12-pad3_ u12
a4 [net-_u1-pad10_ net-_u1-pad9_ ] net-_u12-pad2_ u5
a5 [net-_u12-pad2_ net-_u1-pad9_ ] net-_u13-pad3_ u13
a6 [net-_u18-pad2_ net-_u1-pad15_ ] net-_u19-pad3_ u19
a7 net-_u19-pad3_ net-_u29-pad2_ u29
a8 net-_u28-pad1_ net-_u28-pad2_ u28
a9 [net-_u32-pad1_ net-_u29-pad2_ ] net-_u1-pad7_ u32
a10 net-_u24-pad1_ net-_u24-pad2_ u24
a11 net-_u26-pad1_ net-_u26-pad2_ u26
a12 net-_u31-pad1_ net-_u31-pad2_ u31
a13 [net-_u10-pad2_ net-_u1-pad11_ ] net-_u11-pad3_ u11
a14 [net-_u1-pad12_ net-_u1-pad11_ ] net-_u10-pad2_ u3
a15 [net-_u1-pad13_ net-_u1-pad14_ ] net-_u4-pad3_ u4
a16 [net-_u10-pad3_ net-_u11-pad3_ ] net-_x11-pad4_ u16
a17 [net-_u1-pad12_ net-_u10-pad2_ ] net-_u10-pad3_ u10
a18 [net-_u4-pad3_ net-_u1-pad14_ ] net-_u15-pad2_ u9
a19 [net-_u1-pad13_ net-_u4-pad3_ ] net-_u15-pad1_ u8
a20 [net-_u15-pad1_ net-_u15-pad2_ ] net-_u15-pad3_ u15
a21 [net-_u18-pad2_ net-_u1-pad1_ ] net-_u14-pad2_ u7
a22 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14
a23 [net-_u1-pad15_ net-_u18-pad2_ ] net-_u14-pad1_ u6
a24 [net-_u1-pad15_ net-_u1-pad1_ ] net-_u18-pad2_ u2
a25 net-_u25-pad1_ net-_u25-pad2_ u25
a26 net-_u30-pad1_ net-_u30-pad2_ u30
a27 net-_u27-pad1_ net-_u27-pad2_ u27
a28 net-_u21-pad1_ net-_u21-pad2_ u21
a29 [net-_u1-pad1_ net-_u18-pad2_ ] net-_u18-pad3_ u18
a30 net-_u18-pad3_ net-_u20-pad2_ u20
a31 net-_u22-pad1_ net-_u22-pad2_ u22
a32 net-_u23-pad1_ net-_u23-pad2_ u23
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u33 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u17 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u5 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u13 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u28 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u32 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u24 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u26 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u3 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u4 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u16 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u15 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u14 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u2 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u25 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u27 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u21 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u22 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u23 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Control Statements

.ends 74LS85