<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Codigeneric.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="codigeneric.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="codigeneric.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="codigeneric.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="codigeneric.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="codigeneric.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="codigeneric.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="codigeneric.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="codigeneric.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="codigeneric.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="codigeneric.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="codigeneric.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="codigeneric.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="codigeneric.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="codigeneric.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="codigeneric.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="codigeneric.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="codigeneric.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="codigeneric.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="codigeneric.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="codigeneric.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="codigeneric.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="codigeneric.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="codigeneric.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="codigeneric_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="codigeneric_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="codigeneric_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="codigeneric_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="codigeneric_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="codigeneric_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="codigeneric_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="codigeneric_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="codigeneric_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="codigeneric_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="codigeneric_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="codigeneric_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="codigeneric_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="codigeneric_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="codigeneric_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1579273909" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1579273909">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1579274020" xil_pn:in_ck="-5242725177992871000" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1579274020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="codigeneric.vhd"/>
      <outfile xil_pn:name="tes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1579274024" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7290365938497881182" xil_pn:start_ts="1579274024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579274024" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7028218460614517212" xil_pn:start_ts="1579274024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273909" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1371690902028646581" xil_pn:start_ts="1579273909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579274024" xil_pn:in_ck="-5242725177992871000" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1579274024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="codigeneric.vhd"/>
      <outfile xil_pn:name="tes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1579274029" xil_pn:in_ck="-5242725177992871000" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7678565237432574938" xil_pn:start_ts="1579274024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tes_beh.prj"/>
      <outfile xil_pn:name="tes_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1579274030" xil_pn:in_ck="4749523726770467451" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1499204438450643565" xil_pn:start_ts="1579274029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tes_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1579273556" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1579273555">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273556" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8220980337541591487" xil_pn:start_ts="1579273556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273556" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1371690902028646581" xil_pn:start_ts="1579273556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273556" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1579273556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273556" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="197692096032164543" xil_pn:start_ts="1579273556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273556" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1579273556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273556" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6815961403792320107" xil_pn:start_ts="1579273556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273571" xil_pn:in_ck="7820046322601990924" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3762575870357815036" xil_pn:start_ts="1579273556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="codigeneric.lso"/>
      <outfile xil_pn:name="codigeneric.ngc"/>
      <outfile xil_pn:name="codigeneric.ngr"/>
      <outfile xil_pn:name="codigeneric.prj"/>
      <outfile xil_pn:name="codigeneric.stx"/>
      <outfile xil_pn:name="codigeneric.syr"/>
      <outfile xil_pn:name="codigeneric.xst"/>
      <outfile xil_pn:name="codigeneric_vhdl.prj"/>
      <outfile xil_pn:name="codigeneric_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1579273838" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-803010069202841068" xil_pn:start_ts="1579273838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579273845" xil_pn:in_ck="8757023713673786509" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1450161095575166456" xil_pn:start_ts="1579273838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="codigeneric.bld"/>
      <outfile xil_pn:name="codigeneric.ngd"/>
      <outfile xil_pn:name="codigeneric_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1579273850" xil_pn:in_ck="8757070125158188462" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1579273845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="codigeneric.pcf"/>
      <outfile xil_pn:name="codigeneric_map.map"/>
      <outfile xil_pn:name="codigeneric_map.mrp"/>
      <outfile xil_pn:name="codigeneric_map.ncd"/>
      <outfile xil_pn:name="codigeneric_map.ngm"/>
      <outfile xil_pn:name="codigeneric_map.xrpt"/>
      <outfile xil_pn:name="codigeneric_summary.xml"/>
      <outfile xil_pn:name="codigeneric_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1579273862" xil_pn:in_ck="1312793883096353383" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1579273850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="codigeneric.ncd"/>
      <outfile xil_pn:name="codigeneric.pad"/>
      <outfile xil_pn:name="codigeneric.par"/>
      <outfile xil_pn:name="codigeneric.ptwx"/>
      <outfile xil_pn:name="codigeneric.unroutes"/>
      <outfile xil_pn:name="codigeneric.xpi"/>
      <outfile xil_pn:name="codigeneric_pad.csv"/>
      <outfile xil_pn:name="codigeneric_pad.txt"/>
      <outfile xil_pn:name="codigeneric_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1579273879" xil_pn:in_ck="7820046322601982047" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1579273870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="codigeneric.bgn"/>
      <outfile xil_pn:name="codigeneric.bit"/>
      <outfile xil_pn:name="codigeneric.drc"/>
      <outfile xil_pn:name="codigeneric.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1579273862" xil_pn:in_ck="8750943809217130666" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1579273858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="codigeneric.twr"/>
      <outfile xil_pn:name="codigeneric.twx"/>
    </transform>
  </transforms>

</generated_project>
