Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f9418f9da4414c6d9cd1433fe100c41a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T10_StdLogicTb_behav xil_defaultlib.T10_StdLogicTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture sim of entity xil_defaultlib.t10_stdlogictb
Built simulation snapshot T10_StdLogicTb_behav
