
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Sun Nov  9 04:51:15 2025
Host:		edatools-server2.iiitd.edu.in (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz 39936KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1033 mbytes). Set global soft_stack_size_limit to change the value.
<CMD> getVersion
Sourcing startup file /home/sameer25145/.cadence/innovus/gui.color.tcl
<CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
<CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
<CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
<CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
<CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
<CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
<CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
<CMD> setLayerPreference ilmPhysicalView -isVisible 0 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
<CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#004e72 #a2cd5a #caff70 #eedd82 #ffff00 #ffd700 #ffa500 #ff7f50 #ff0000 green #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red #f2f2f6f6f8f8 white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
<CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
<CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
<CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
<CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
<CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
<CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
<CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
<CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 0 -stipple none
<CMD> setLayerPreference aggress -isVisible 1 -isSelectable 0 -color white -stipple solid
<CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 0 -color #d26c6c -stipple solid
<CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
<CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 0 -color green
<CMD> setLayerPreference eol -isVisible 0 -isSelectable 0 -stipple none
<CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 0 -color yellow -stipple none
<CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 0 -color blue -stipple none
<CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congChan -isVisible 0 -isSelectable 0 -color red -stipple none
<CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 0 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
<CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 0 -stipple none
<CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
<CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
<CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
<CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 0 -color blue -stipple none
<CMD> setLayerPreference gcell -isVisible 0 -isSelectable 0 -color yellow -stipple none
<CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
<CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 0 -color purple -stipple brick
<CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 0 -color #58d0ca -stipple none
<CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 0 -color green -stipple solid
<CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 0 -color blue -stipple solid
<CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 0 -color white -stipple solid
<CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 0
<CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference pinText -isVisible 1 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference portNum -isVisible 0 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 0
<CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 0 -color yellow -stipple solid
<CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 0 -color green -stipple solid
<CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 0 -color yellow -stipple solid
<CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 0
<CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 0 -color brown -stipple brick
<CMD> setLayerPreference shield -isVisible 1 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
<CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference trim -isVisible 1 -isSelectable 0 -color white -stipple none
<CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
<CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
<CMD> setLayerPreference dpt -isVisible 1 -isSelectable 0 -color {gray red green yellow} -stipple none
<CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
<CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
<CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
<CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 0 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference text -isVisible 1 -isSelectable 0 -color {white black} -stipple none
<CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
<CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
<CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
<CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
<CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
<CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
<CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
<CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
<CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
<CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
<CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
<CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
<CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
<CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
<CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
<CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
<CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
<CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
<CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
<CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
<CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
<CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
<CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
<CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
<CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
<CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
<CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
<CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
<CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
<CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
<CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
<CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
<CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
<CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
<CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
<CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
<CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
<CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
<CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
<CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
<CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
<CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
<CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
<CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
<CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
<CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
<CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
<CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
<CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
<CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
<CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
<CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
<CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
<CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
<CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
<CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
<CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
<CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
<CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
<CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
<CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
<CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
<CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
<CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
<CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
<CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
<CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
<CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
<CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
<CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
<CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
<CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
<CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
<CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
<CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
<CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
<CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
<CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
<CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
<CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
<CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
<CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
<CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
<CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
<CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
<CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
<CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
<CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
<CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
<CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
<CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
<CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
<CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
<CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
<CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
<CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
<CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
<CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
<CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
<CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
<CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
<CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
<CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
<CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
<CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
<CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
<CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
<CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
<CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
<CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
<CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
<CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
<CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
<CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
<CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
<CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
<CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
<CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference S65 -isVisible 0 -isSelectable 0 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S66 -isVisible 0 -isSelectable 0 -color red -stippleData 8 8 {0x00 0x00 0x00 0x00 0x00 0x01 0x02 0x00}
<CMD> setLayerPreference S69 -isVisible 0 -isSelectable 0 -color brown -stippleData 8 8 {0x00 0x00 0x00 0x00 0x00 0x04 0x08 0x00}
<CMD> setLayerPreference S71 -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x00 0x00 0x10 0x20 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S67 -isVisible 0 -isSelectable 0 -color #00d000 -stippleData 8 8 {0x04 0x08 0x00 0x00 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S68 -isVisible 0 -isSelectable 0 -color #d0d000 -stippleData 8 8 {0x00 0x00 0x04 0x08 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S70 -isVisible 0 -isSelectable 0 -color orange -stippleData 8 8 {0x10 0x20 0x00 0x00 0x00 0x00 0x00 0x00}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 19.13 fill procedures
<CMD> win
<CMD> set init_lef_file ../IN/lef/gsclib090_translated_ref.lef
<CMD> set init_verilog ../IN/netlist/cac_netlist_medium_c_scan.v
<CMD> set init_top_cell collision_avoidance_car
<CMD> set init_io_file cac_pins.io
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_mmmc_file ./scripts/cac_mmmc.view
<CMD> init_design
#% Begin Load MMMC data ... (date=11/09 04:51:56, mem=515.6M)
#% End Load MMMC data ... (date=11/09 04:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=515.7M, current mem=515.7M)

Loading LEF file ../IN/lef/gsclib090_translated_ref.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Nov  9 04:51:56 2025
viaInitial ends at Sun Nov  9 04:51:56 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ./scripts/cac_mmmc.view
Reading timing_lib1 timing library '/home/sameer25145/Desktop/CAC_Project_Part2/IN/lib/slow.lib' ...
Read 479 cells in library 'slow' 
*** End library_loading (cpu=0.06min, real=0.05min, mem=23.0M, fe_cpu=0.47min, fe_real=0.73min, fe_mem=867.5M) ***
#% Begin Load netlist data ... (date=11/09 04:51:59, mem=533.7M)
*** Begin netlist parsing (mem=867.5M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../IN/netlist/cac_netlist_medium_c_scan.v'

*** Memory Usage v#1 (Current mem = 867.488M, initial mem = 273.969M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=867.5M) ***
#% End Load netlist data ... (date=11/09 04:51:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=541.2M, current mem=541.2M)
Set top cell to collision_avoidance_car.
Hooked 479 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell collision_avoidance_car ...
*** Netlist is unique.
** info: there are 491 modules.
** info: there are 791 stdCell insts.

*** Memory Usage v#1 (Current mem = 906.910M, initial mem = 273.969M) ***
Reading IO assignment file "cac_pins.io" ...
**Warn: ignored IO file "cac_pins.io" line 24: Pin: current_speed_out S
  Reason: unable to determine object from name.
**Warn: ignored IO file "cac_pins.io" line 25: Pin: distance_travelled_out S
  Reason: unable to determine object from name.
**Warn: ignored IO file "cac_pins.io" line 26: Pin: total_power_consumed_out S
  Reason: unable to determine object from name.
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: view1
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../IN/sdc/cac_constraints_medium_c_scan.sdc' ...
Current (total cpu=0:00:29.3, real=0:00:46.0, peak res=738.8M, current mem=738.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../IN/sdc/cac_constraints_medium_c_scan.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../IN/sdc/cac_constraints_medium_c_scan.sdc, Line 10).

collision_avoidance_car
INFO (CTE): Reading of timing constraints file ../IN/sdc/cac_constraints_medium_c_scan.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 188 of File ../IN/sdc/cac_constraints_medium_c_scan.sdc : Skipped unsupported command: set_clock_uncertainity


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=758.2M, current mem=758.2M)
Current (total cpu=0:00:29.4, real=0:00:46.0, peak res=758.2M, current mem=758.2M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
WARNING   IMPFP-710            1  File version %s is too old.              
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 993 warning(s), 0 error(s)

<CMD> setDesignMode -process 90 -flowEffort standard
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 90nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.2.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> specifyScanChain scan1 -start DFT_sdi_1 -stop DFT_sdo_1
<CMD> floorPlan -site gsclib090site -r 1.0 0.8 10 10 10 10
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer Metal9 -type core_rings -jog_distance 0.435 -threshold 0.435 -nets {VSS VDD} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal8 top Metal8 right Metal9 left Metal9} -width 1.25 -spacing 0.4
#% Begin addRing (date=11/09 04:52:01, mem=781.5M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1138.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.6M, current mem=783.6M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal9 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit Metal7 -number_of_sets 10 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal9 -padcore_ring_top_layer_limit Metal9 -spacing 0.4 -merge_stripes_value 0.435 -layer Metal8 -block_ring_bottom_layer_limit Metal7 -width 0.44 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
#% Begin addStripe (date=11/09 04:52:01, mem=783.6M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..

Initialize fgc environment(mem: 1136.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |       20       |       NA       |
|  Via8  |       40       |        0       |
| Metal9 |       20       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.0M, current mem=785.0M)
<CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
791 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
791 new gnd-pin connections were made to global net 'VSS'.
<CMD> sroute -nets {VDD VSS} -allowLayerChange 1 -layerChangeRange {Metal1 Metal9}
#% Begin sroute (date=11/09 04:52:01, mem=785.1M)
*** Begin SPECIAL ROUTE on Sun Nov  9 04:52:01 2025 ***
SPECIAL ROUTE ran on directory: /home/sameer25145/Desktop/CAC_Project_Part2/RUN_high_util
SPECIAL ROUTE ran on machine: edatools-server2.iiitd.edu.in (Linux 2.6.32-754.35.1.el6.x86_64 Xeon 800Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteTopLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2181.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 487 macros, 59 used
Read in 58 components
  58 core components: 58 unplaced, 0 placed, 0 fixed
Read in 21 physical pins
  21 physical pins: 0 unplaced, 0 placed, 21 fixed
Read in 72 logical pins
Read in 93 nets
Read in 2 special nets, 2 routed
Read in 137 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 82
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 41
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2215.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 21 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 123 wires.
ViaGen created 3546 vias, deleted 20 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       123      |       NA       |
|  Via1  |       492      |        0       |
|  Via2  |       492      |        0       |
|  Via3  |       492      |        0       |
|  Via4  |       492      |        0       |
|  Via5  |       492      |        0       |
|  Via6  |       492      |        0       |
|  Via7  |       492      |        0       |
|  Via8  |       102      |       20       |
+--------+----------------+----------------+
#% End sroute (date=11/09 04:52:01, total cpu=0:00:00.7, real=0:00:00.0, peak res=829.4M, current mem=819.3M)
<CMD> saveDesign ./db/02_power_plan
#% Begin save design ... (date=11/09 04:52:01, mem=819.7M)
% Begin Save ccopt configuration ... (date=11/09 04:52:01, mem=822.7M)
% End Save ccopt configuration ... (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.5M, current mem=823.5M)
% Begin Save netlist data ... (date=11/09 04:52:01, mem=823.5M)
Writing Binary DB to ./db/02_power_plan.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.6M, current mem=823.6M)
Saving symbol-table file ...
Saving congestion map file ./db/02_power_plan.dat.tmp/collision_avoidance_car.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 04:52:02, mem=823.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 04:52:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.8M, current mem=823.8M)
Saving preference file ./db/02_power_plan.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 04:52:02, mem=827.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 04:52:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.1M, current mem=827.1M)
Saving PG file ./db/02_power_plan.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:52:02 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1169.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 04:52:03, mem=827.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 04:52:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.2M, current mem=827.2M)
% Begin Save routing data ... (date=11/09 04:52:03, mem=827.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1169.4M) ***
% End Save routing data ... (date=11/09 04:52:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.3M, current mem=827.3M)
Saving property file ./db/02_power_plan.dat.tmp/collision_avoidance_car.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1172.4M) ***
% Begin Save power constraints data ... (date=11/09 04:52:03, mem=827.9M)
% End Save power constraints data ... (date=11/09 04:52:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.0M, current mem=828.0M)
default_rc_corner
Generated self-contained design 02_power_plan.dat.tmp
#% End save design ... (date=11/09 04:52:06, total cpu=0:00:02.9, real=0:00:05.0, peak res=857.6M, current mem=829.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -physicalLibrary
Design check done.
Report saved in file checkDesign/collision_avoidance_car.main.htm.ascii
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -timingLibrary
Design check done.
Report saved in file checkDesign/collision_avoidance_car.main.htm.ascii
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -netlist
############################################################################
# Innovus Netlist Design Rule Check
# Sun Nov  9 04:52:06 2025

############################################################################
Design: collision_avoidance_car

------ Design Summary:
Total Standard Cell Number   (cells) : 791
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 8901.90
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 791
Number of Non-uniquified Insts : 770
Number of Nets                 : 900
Average number of Pins per Net : 3.61
Maximum number of Pins in Net  : 190

------ I/O Port summary

Number of Primary I/O Ports    : 93
Number of Input Ports          : 14
Number of Output Ports         : 79
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 2
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 91
**WARN: (IMPREPO-200):	There are 2 Floating Ports in the top design.
**WARN: (IMPREPO-202):	There are 91 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 6
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 6 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 18
Number of High Fanout nets (>50)               : 3
**WARN: (IMPREPO-227):	There are 3 High Fanout nets (>50).
Design check done.
Report saved in file checkDesign/collision_avoidance_car.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_pre_placement/timing_setup_pre_placement.rpt
AAE DB initialization (MEM=1225.58 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1239.89)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 879
End delay calculation. (MEM=1307.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1280.78 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_pre_placement/timing_hold_pre_placement.rpt
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1264.58)
Total number of fetched objects 879
End delay calculation. (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:01.0)
<CMD> report_timing -retime path_slew_propagation -max_path 50 -nworst 50 > $rpt_dir_pre_placement/timing_pba_pre_placement.rpt
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1264.58)
Total number of fetched objects 879
End delay calculation. (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:00.0)
INFO: Path Based Analysis (PBA) performed on total '50' paths
<CMD> report_area -detail > ./reports/pre_placement/area_pre_placement.rpt
<CMD> report_power -outfile ./reports/pre_placement/power_pre_placement.rpt

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: view1.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.40MB/2344.90MB/875.41MB)

Begin Processing Timing Window Data for Power Calculation

clk(64.5161MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.52MB/2344.90MB/875.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.57MB/2344.90MB/875.57MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT)
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 10%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 20%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 30%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 40%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 50%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 60%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 70%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 80%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 90%

Finished Levelizing
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT)

Starting Activity Propagation
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 10%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 20%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 30%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 40%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 50%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 60%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 70%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 80%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 90%

Finished Activity Propagation
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.86MB/2344.90MB/875.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT)
 ... Calculating switching power
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 10%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 20%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 30%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 40%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 50%
 ... Calculating internal and leakage power
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 60%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 70%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 80%
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT): 90%

Finished Calculating power
2025-Nov-09 04:52:07 (2025-Nov-08 23:22:07 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.30MB/2344.90MB/876.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.37MB/2344.90MB/876.37MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.37MB/2344.90MB/876.37MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=876.37MB/2344.90MB/876.37MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.60809274 	   30.5809%
Total Switching Power:       1.32646193 	   66.7075%
Total Leakage Power:         0.05391959 	    2.7116%
Total Power:                 1.98847426
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=876.69MB/2344.90MB/876.69MB)


Output file is ./reports/pre_placement/power_pre_placement.rpt.
<CMD> setPlaceMode -fp false
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 189 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 75 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.25926 -from {0x17f8 0x17fb} -to 0x17fc -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.25926 -from {0x17ff 0x1802} -to 0x1803 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.25926 -from 0x1805 -to 0x1806
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.25926 -from 0x1809 -to 0x180a
<CMD> setPathGroupOptions reg2reg_tmp.25926 -effortLevel high
Effort level <high> specified for reg2reg_tmp.25926 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1223.38)
Total number of fetched objects 804
End delay calculation. (MEM=1287.28 CPU=0:00:05.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1287.28 CPU=0:00:05.3 REAL=0:00:06.0)
<CMD> reset_path_group -name reg2out_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1273.1M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1283.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.6 mem=1283.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 380 (47.3%) nets
3		: 203 (25.2%) nets
4     -	14	: 212 (26.4%) nets
15    -	39	: 6 (0.7%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 3 (0.4%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:01.5 , real: 0:00:02.0): 
Successfully traced 1 scan chain  (total 189 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
#std cell=716 (0 fixed + 716 movable) #buf cell=0 #inv cell=71 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=802 #term=2904 #term/net=3.62, #fixedIo=21, #floatIo=0, #fixedPin=19, #floatPin=71
stdCell: 716 single + 0 double + 0 multi
Total standard cell length = 3.0844 (mm), area = 0.0081 (mm^2)
Estimated cell power/ground rail width = 0.408 um
Average module density = 0.730.
Density for the design = 0.730.
       = stdcell_area 10636 sites (8050 um^2) / alloc_area 14576 sites (11033 um^2).
Pin Density = 0.1973.
            = total # of pins 2904 / total area 14720.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 2.834e+03 (1.42e+03 1.41e+03)
              Est.  stn bbox = 3.514e+03 (1.81e+03 1.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1299.2M
Iteration  2: Total net bbox = 2.834e+03 (1.42e+03 1.41e+03)
              Est.  stn bbox = 3.514e+03 (1.81e+03 1.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1299.2M
Iteration  3: Total net bbox = 2.874e+03 (1.38e+03 1.49e+03)
              Est.  stn bbox = 4.058e+03 (2.03e+03 2.03e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1301.6M
Active setup views:
    view1
Iteration  4: Total net bbox = 5.694e+03 (2.71e+03 2.99e+03)
              Est.  stn bbox = 7.671e+03 (3.77e+03 3.91e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1301.6M
Iteration  5: Total net bbox = 7.245e+03 (3.51e+03 3.74e+03)
              Est.  stn bbox = 9.388e+03 (4.62e+03 4.77e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1301.6M
Iteration  6: Total net bbox = 8.029e+03 (4.14e+03 3.89e+03)
              Est.  stn bbox = 1.019e+04 (5.27e+03 4.91e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1302.7M
Iteration  7: Total net bbox = 8.808e+03 (4.58e+03 4.23e+03)
              Est.  stn bbox = 1.098e+04 (5.71e+03 5.27e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1302.7M
Iteration  8: Total net bbox = 9.457e+03 (4.86e+03 4.59e+03)
              Est.  stn bbox = 1.165e+04 (6.01e+03 5.64e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1303.7M
Iteration  9: Total net bbox = 9.788e+03 (5.11e+03 4.68e+03)
              Est.  stn bbox = 1.199e+04 (6.26e+03 5.73e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1304.7M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration 10: Total net bbox = 1.928e+04 (9.65e+03 9.62e+03)
              Est.  stn bbox = 2.149e+04 (1.08e+04 1.07e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1305.7M
Iteration 11: Total net bbox = 1.928e+04 (9.65e+03 9.62e+03)
              Est.  stn bbox = 2.149e+04 (1.08e+04 1.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.7M
Iteration 12: Total net bbox = 1.928e+04 (9.65e+03 9.62e+03)
              Est.  stn bbox = 2.149e+04 (1.08e+04 1.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.7M
*** cost = 1.928e+04 (9.65e+03 9.62e+03) (cpu for global=0:00:03.0) real=0:00:04.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:02.8 real: 0:00:02.8
Core Placement runtime cpu: 0:00:02.9 real: 0:00:04.0
<CMD> scanReorder
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 189 scan bits).
*** Scan Skip Mode Summary:
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 189 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:     4772.727 (floating:     4746.998)
Final   total scan wire length:     2409.465 (floating:     2383.736)
Improvement:     2363.262   percent 49.52 (floating improvement:     2363.262   percent 49.78)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:       61.830
Total net length = 2.065e+04 (1.052e+04 1.013e+04) (ext = 1.126e+04)
*** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1497.7M) ***
*** Starting refinePlace (0:00:48.9 mem=1513.7M) ***
Total net bbox length = 2.056e+04 (1.048e+04 1.008e+04) (ext = 9.335e+03)
Move report: Detail placement moves 716 insts, mean move: 1.56 um, max move: 15.20 um
	Max move on inst (distance_travelled_out_reg[1]): (91.62, 15.79) --> (82.07, 10.15)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.7MB
Summary Report:
Instances move: 716 (out of 716 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 15.20 um (Instance: distance_travelled_out_reg[1]) (91.621, 15.7945) -> (82.07, 10.15)
	Length: 33 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFRHQX1
Total net bbox length = 1.935e+04 (9.213e+03 1.013e+04) (ext = 9.353e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.7MB
*** Finished refinePlace (0:00:49.0 mem=1513.7M) ***
*** End of Placement (cpu=0:00:09.0, real=0:00:10.0, mem=1513.7M) ***
default core: bins with density > 0.750 = 35.00 % ( 7 / 20 )
Density distribution unevenness ratio = 3.648%
*** Free Virtual Timing Model ...(mem=1513.7M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.25926 -from {0x1814 0x1817} -to 0x1818 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.25926 -from {0x181b 0x181e} -to 0x181f -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.25926 -from 0x1821 -to 0x1822
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.25926 -from 0x1825 -to 0x1826
<CMD> setPathGroupOptions reg2reg_tmp.25926 -effortLevel high
Effort level <high> specified for reg2reg_tmp.25926 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1513.75)
Total number of fetched objects 804
End delay calculation. (MEM=1497.94 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1497.94 CPU=0:00:00.5 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.25926
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1483.74 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=804  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 804 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 804 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410183e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1493.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1493.74 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1493.74 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1493.74 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1493.74 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1493.74 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1493.74 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3004
[NR-eGR] Metal2  (2V) length: 7.372980e+03um, number of vias: 4771
[NR-eGR] Metal3  (3H) length: 7.321340e+03um, number of vias: 59
[NR-eGR] Metal4  (4V) length: 3.110400e+02um, number of vias: 0
[NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.500536e+04um, number of vias: 7834
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.205240e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 1493.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0:16, real = 0: 0:17, mem = 1284.7M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> saveDesign ./db/03_placement
#% Begin save design ... (date=11/09 04:52:24, mem=875.8M)
% Begin Save ccopt configuration ... (date=11/09 04:52:24, mem=875.8M)
% End Save ccopt configuration ... (date=11/09 04:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.9M, current mem=875.9M)
% Begin Save netlist data ... (date=11/09 04:52:24, mem=875.9M)
Writing Binary DB to ./db/03_placement.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 04:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.9M, current mem=875.9M)
Saving symbol-table file ...
Saving congestion map file ./db/03_placement.dat.tmp/collision_avoidance_car.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 04:52:24, mem=876.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 04:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.3M, current mem=876.3M)
Saving preference file ./db/03_placement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 04:52:25, mem=876.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.8M, current mem=876.8M)
Saving PG file ./db/03_placement.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:52:25 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1285.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 04:52:25, mem=876.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.8M, current mem=876.8M)
% Begin Save routing data ... (date=11/09 04:52:25, mem=876.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1285.3M) ***
% End Save routing data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.9M, current mem=876.9M)
Saving property file ./db/03_placement.dat.tmp/collision_avoidance_car.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1288.3M) ***
% Begin Save power constraints data ... (date=11/09 04:52:25, mem=877.0M)
% End Save power constraints data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=877.0M, current mem=877.0M)
default_rc_corner
Generated self-contained design 03_placement.dat.tmp
#% End save design ... (date=11/09 04:52:28, total cpu=0:00:02.9, real=0:00:04.0, peak res=877.0M, current mem=876.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_placement/timing_setup_post_placement.rpt
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'collision_avoidance_car' of instances=716 and nets=825 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1283.285M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1287.3)
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 804
End delay calculation. (MEM=1343.21 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1343.21 CPU=0:00:01.9 REAL=0:00:02.0)
<CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_post_placement/timing_hold_post_placement.rpt
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1327.01)
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 804
End delay calculation. (MEM=1343.21 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1343.21 CPU=0:00:03.4 REAL=0:00:04.0)
<CMD> report_area -detail > ./reports/post_placement/area_post_placement.rpt
<CMD> report_power -outfile ./reports/post_placement/power_post_placement.rpt
Using Power View: view1.
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1327)
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 804
End delay calculation. (MEM=1343.21 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1343.21 CPU=0:00:00.1 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.33MB/2407.33MB/914.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.33MB/2407.33MB/914.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.33MB/2407.33MB/914.33MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT)
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 10%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 20%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 30%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 40%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 50%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 60%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 70%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 80%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 90%

Finished Levelizing
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT)

Starting Activity Propagation
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT)
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 10%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 20%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 30%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 40%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 50%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 60%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 70%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 80%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 90%

Finished Activity Propagation
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.34MB/2407.33MB/914.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT)
 ... Calculating switching power
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 10%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 20%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 30%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 40%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 50%
 ... Calculating internal and leakage power
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 60%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 70%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 80%
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT): 90%

Finished Calculating power
2025-Nov-09 04:52:34 (2025-Nov-08 23:22:34 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.51695067 	   31.9794%
Total Switching Power:       1.05669505 	   65.3689%
Total Leakage Power:         0.04286437 	    2.6517%
Total Power:                 1.61651010
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)


Output file is ./reports/post_placement/power_post_placement.rpt.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> create_ccopt_clock_tree_spec -file ccopt_new.spec -keep_all_sdc_clocks -views view1
Creating clock tree spec for modes (timing configs): sdc1
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt_new.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 189 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 15.5
<CMD> create_ccopt_skew_group -name clk/sdc1 -sources clk -auto_sinks
The skew group clk/sdc1 was created. It contains 189 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/sdc1 true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/sdc1 clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/sdc1 sdc1
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/sdc1 delay1
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=11/09 04:52:34, mem=883.3M)
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setDesignMode -flowEffort                      standard
setDesignMode -process                         90
setExtractRCMode -coupling_c_th                0.2
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true
setPlaceMode -place_design_floorplan_mode      false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1281.0M, init mem=1313.0M)
*info: Placed = 716           
*info: Unplaced = 0           
Placement Density:72.26%(8050/11142)
Placement Density (including fixed std cells):72.26%(8050/11142)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1313.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 1 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 189 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 189 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1349.64 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1349.64 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=804  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 804 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 804 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410183e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1349.64 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1349.64 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1349.64 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1349.64 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1349.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3004
[NR-eGR] Metal2  (2V) length: 7.372980e+03um, number of vias: 4771
[NR-eGR] Metal3  (3H) length: 7.321340e+03um, number of vias: 59
[NR-eGR] Metal4  (4V) length: 3.110400e+02um, number of vias: 0
[NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.500536e+04um, number of vias: 7834
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.205240e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1349.64 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX3' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX2' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX8' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX12' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX16' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX20 INVX16 INVX12 INVX8 INVX6 INVX2 INVX1 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 11141.568um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay1:both, late and power domain auto-default:
  Slew time target (leaf):    0.196ns
  Slew time target (trunk):   0.196ns
  Slew time target (top):     0.196ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.135ns
  Buffer max distance: 1256.812um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1256.812um, saturatedSlew=0.167ns, speed=4969.600um per ns, cellArea=16.863um^2 per 1000um}
  Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1137.241um, saturatedSlew=0.169ns, speed=7096.667um per ns, cellArea=17.305um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1249.655um, saturatedSlew=0.172ns, speed=2105.923um per ns, cellArea=34.524um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1255.593um, saturatedSlew=0.172ns, speed=2155.155um per ns, cellArea=31.950um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc1:
  Sources:                     pin clk
  Total number of sinks:       189
  Delay constrained sinks:     189
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay1:both.late:
  Skew target:                 0.135ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/sdc1 with 189 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX16: 2 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:00 mem=1411.1M) ***
Total net bbox length = 1.951e+04 (9.270e+03 1.024e+04) (ext = 9.356e+03)
Move report: Detail placement moves 9 insts, mean move: 1.51 um, max move: 2.90 um
	Max move on inst (g6571): (58.29, 12.76) --> (58.58, 15.37)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
Summary Report:
Instances move: 9 (out of 718 movable)
Instances flipped: 0
Mean displacement: 1.51 um
Max displacement: 2.90 um (Instance: g6571) (58.29, 12.76) -> (58.58, 15.37)
	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: OAI21X1
Total net bbox length = 1.952e+04 (9.274e+03 1.025e+04) (ext = 9.358e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
*** Finished refinePlace (0:01:00 mem=1411.1M) ***
    ClockRefiner summary
    All clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 191).
    The largest move was 1.45 um for current_speed_out_reg[0].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for delay1:both.late...
    Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.126pF, total=0.136pF
      wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.141ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.198, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.198} (wid=0.012 ws=0.011) (gid=0.187 gs=0.001)
    Skew group summary after 'Clustering':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.198, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.198} (wid=0.012 ws=0.011) (gid=0.187 gs=0.001)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[NR-eGR] Read 8604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8604
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=806  numIgnoredNets=803
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.738260e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[NR-eGR] Metal2  (2V) length: 6.905790e+03um, number of vias: 4663
[NR-eGR] Metal3  (3H) length: 7.256960e+03um, number of vias: 182
[NR-eGR] Metal4  (4V) length: 8.011400e+02um, number of vias: 20
[NR-eGR] Metal5  (5H) length: 6.003000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.502392e+04um, number of vias: 7873
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.223800e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 193
[NR-eGR] Metal2  (2V) length: 1.711000e+02um, number of vias: 224
[NR-eGR] Metal3  (3H) length: 4.709600e+02um, number of vias: 136
[NR-eGR] Metal4  (4V) length: 5.217100e+02um, number of vias: 20
[NR-eGR] Metal5  (5H) length: 6.003000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.223800e+03um, number of vias: 573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.223800e+03um, number of vias: 573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1411.14 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 592
[NR-eGR] Read numTotalNets=806  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 803 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 803 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.296909e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1411.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[NR-eGR] Metal2  (2V) length: 6.862375e+03um, number of vias: 4641
[NR-eGR] Metal3  (3H) length: 7.222740e+03um, number of vias: 191
[NR-eGR] Metal4  (4V) length: 8.168000e+02um, number of vias: 22
[NR-eGR] Metal5  (5H) length: 8.642000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.498833e+04um, number of vias: 7862
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1411.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.9 real=0:00:00.9)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1411.141M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay1:both.late...
  Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
    wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX16: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
      wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
      wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
      wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
      wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
      wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
      wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
          wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
          wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 2 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
          wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 2 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.6 real=0:00:01.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
    wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
          wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock tree timing engine global stage delay update for delay1:both.late...
    Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
      wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
      wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.354pF fall=0.335pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
      wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
      wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=4, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=7, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
        cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
        wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
      Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
      wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=0.498pF fall=0.479pF), of which (rise=0.144pF fall=0.144pF) is wire, and (rise=0.354pF fall=0.335pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:04 mem=1411.1M) ***
Total net bbox length = 1.957e+04 (9.294e+03 1.027e+04) (ext = 9.364e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
Summary Report:
Instances move: 0 (out of 718 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.957e+04 (9.294e+03 1.027e+04) (ext = 9.364e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
*** Finished refinePlace (0:01:04 mem=1411.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 191).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.1 real=0:00:02.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[NR-eGR] Read 8604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8604
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=806  numIgnoredNets=803
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.800900e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[NR-eGR] Metal2  (2V) length: 6.878325e+03um, number of vias: 4639
[NR-eGR] Metal3  (3H) length: 7.250000e+03um, number of vias: 192
[NR-eGR] Metal4  (4V) length: 8.231800e+02um, number of vias: 22
[NR-eGR] Metal5  (5H) length: 1.020800e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.505359e+04um, number of vias: 7861
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.289050e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 193
[NR-eGR] Metal2  (2V) length: 1.870500e+02um, number of vias: 222
[NR-eGR] Metal3  (3H) length: 4.982200e+02um, number of vias: 137
[NR-eGR] Metal4  (4V) length: 5.280900e+02um, number of vias: 20
[NR-eGR] Metal5  (5H) length: 7.569000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.289050e+03um, number of vias: 572
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.289050e+03um, number of vias: 572
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1411.14 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
Set FIXED routing status on 3 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1411.141M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay1:both.late...
        Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
          wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
            cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
            cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
            sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
            wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
            Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX16: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
            cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
            cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
            sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
            wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
            Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX16: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
            cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
            cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
            sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
            wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
            Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX16: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
          wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
          Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
        Skew group summary before routing clock trees:
          skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:04 mem=1411.1M) ***
Total net bbox length = 1.957e+04 (9.294e+03 1.027e+04) (ext = 9.364e+03)
Move report: Detail placement moves 7 insts, mean move: 2.61 um, max move: 5.51 um
	Max move on inst (csa_tree_add_158_58_groupi/g1620): (40.31, 41.47) --> (43.21, 44.08)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1411.1MB
Summary Report:
Instances move: 7 (out of 718 movable)
Instances flipped: 0
Mean displacement: 2.61 um
Max displacement: 5.51 um (Instance: csa_tree_add_158_58_groupi/g1620) (40.31, 41.47) -> (43.21, 44.08)
	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVX1
Total net bbox length = 1.959e+04 (9.303e+03 1.028e+04) (ext = 9.364e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1411.1MB
*** Finished refinePlace (0:01:04 mem=1411.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 191).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[NR-eGR] Read 8604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.58 sec, Curr Mem: 1411.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8604
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=806  numIgnoredNets=803
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.800900e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[NR-eGR] Metal2  (2V) length: 6.878325e+03um, number of vias: 4639
[NR-eGR] Metal3  (3H) length: 7.250000e+03um, number of vias: 192
[NR-eGR] Metal4  (4V) length: 8.231800e+02um, number of vias: 22
[NR-eGR] Metal5  (5H) length: 1.020800e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.505359e+04um, number of vias: 7861
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.289050e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 193
[NR-eGR] Metal2  (2V) length: 1.870500e+02um, number of vias: 222
[NR-eGR] Metal3  (3H) length: 4.982200e+02um, number of vias: 137
[NR-eGR] Metal4  (4V) length: 5.280900e+02um, number of vias: 20
[NR-eGR] Metal5  (5H) length: 7.569000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.289050e+03um, number of vias: 572
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.289050e+03um, number of vias: 572
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.90 sec, Curr Mem: 1411.14 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_25926_edatools-server2.iiitd.edu.in_sameer25145_D9jiVG/.rgfSGjmOk
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:00.9)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 3 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/09 04:52:40, mem=945.1M)

globalDetailRoute

#Start globalDetailRoute on Sun Nov  9 04:52:41 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[7] of net current_speed_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[6] of net current_speed_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[5] of net current_speed_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[4] of net current_speed_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[3] of net current_speed_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[2] of net current_speed_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[1] of net current_speed_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[0] of net current_speed_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[31] of net distance_travelled_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[30] of net distance_travelled_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[29] of net distance_travelled_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[28] of net distance_travelled_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[27] of net distance_travelled_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[26] of net distance_travelled_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[25] of net distance_travelled_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[24] of net distance_travelled_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[23] of net distance_travelled_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[22] of net distance_travelled_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[21] of net distance_travelled_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[20] of net distance_travelled_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=827)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Nov  9 04:52:41 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 824 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.900 - 0.900] has 1 net.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.79 (MB), peak = 985.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 957.36 (MB), peak = 985.36 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Sun Nov  9 04:52:43 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.38 (MB)
#Total memory = 957.52 (MB)
#Peak memory = 985.36 (MB)
#
#
#Start global routing on Sun Nov  9 04:52:43 2025
#
#
#Start global routing initialization on Sun Nov  9 04:52:43 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Nov  9 04:52:43 2025
#
#Start routing resource analysis on Sun Nov  9 04:52:43 2025
#
#Routing resource analysis is done on Sun Nov  9 04:52:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         430           0         841    61.83%
#  Metal2         V         438           0         841     0.00%
#  Metal3         H         430           0         841     0.00%
#  Metal4         V         438           0         841     0.00%
#  Metal5         H         430           0         841     0.00%
#  Metal6         V         438           0         841     0.00%
#  Metal7         H         430           0         841     0.00%
#  Metal8         V         145           0         841     9.63%
#  Metal9         H         143           0         841    14.98%
#  --------------------------------------------------------------
#  Total                   3322       0.00%        7569     9.60%
#
#  3 nets (0.36%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Nov  9 04:52:43 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.22 (MB), peak = 985.36 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sun Nov  9 04:52:43 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.29 (MB), peak = 985.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.94 (MB), peak = 985.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.03 (MB), peak = 985.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of selected nets for routing = 3.
#Total number of unselected nets (but routable) for routing = 803 (skipped).
#Total number of nets in the design = 827.
#
#803 skipped nets do not have any wires.
#3 routable nets have only global wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3             803  
#------------------------------------------------
#        Total                  3             803  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1279 um.
#Total half perimeter of net bounding box = 443 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 191 um.
#Total wire length on LAYER Metal3 = 488 um.
#Total wire length on LAYER Metal4 = 518 um.
#Total wire length on LAYER Metal5 = 83 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 473
#Up-Via Summary (total 473):
#           
#-----------------------
# Metal1            193
# Metal2            156
# Metal3            108
# Metal4             16
#-----------------------
#                   473 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 148.2
#Average of max src_to_sink distance for priority net 136.9
#Average of ave src_to_sink distance for priority net 76.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.63 (MB)
#Total memory = 962.16 (MB)
#Peak memory = 985.36 (MB)
#
#Finished global routing on Sun Nov  9 04:52:43 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.19 (MB), peak = 985.36 (MB)
#Start Track Assignment.
#Done with 91 horizontal wires in 1 hboxes and 130 vertical wires in 1 hboxes.
#Done with 93 horizontal wires in 1 hboxes and 131 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1370 um.
#Total half perimeter of net bounding box = 443 um.
#Total wire length on LAYER Metal1 = 88 um.
#Total wire length on LAYER Metal2 = 193 um.
#Total wire length on LAYER Metal3 = 480 um.
#Total wire length on LAYER Metal4 = 533 um.
#Total wire length on LAYER Metal5 = 76 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 473
#Up-Via Summary (total 473):
#           
#-----------------------
# Metal1            193
# Metal2            156
# Metal3            108
# Metal4             16
#-----------------------
#                   473 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.45 (MB), peak = 985.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 16.37 (MB)
#Total memory = 962.46 (MB)
#Peak memory = 985.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        0        0
#	Metal4        2        2
#	Totals        2        2
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 966.72 (MB), peak = 992.05 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.18 (MB), peak = 992.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1386 um.
#Total half perimeter of net bounding box = 443 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 72 um.
#Total wire length on LAYER Metal3 = 603 um.
#Total wire length on LAYER Metal4 = 675 um.
#Total wire length on LAYER Metal5 = 37 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 555
#Up-Via Summary (total 555):
#           
#-----------------------
# Metal1            193
# Metal2            178
# Metal3            178
# Metal4              6
#-----------------------
#                   555 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 6.80 (MB)
#Total memory = 969.26 (MB)
#Peak memory = 992.05 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 6.82 (MB)
#Total memory = 969.28 (MB)
#Peak memory = 992.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:14
#Increased memory = 31.37 (MB)
#Total memory = 976.54 (MB)
#Peak memory = 992.05 (MB)
#Number of warnings = 22
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov  9 04:52:54 2025
#
% End globalDetailRoute (date=11/09 04:52:54, total cpu=0:00:12.9, real=0:00:13.0, peak res=992.1M, current mem=976.6M)
        NanoRoute done. (took cpu=0:00:12.9 real=0:00:14.0)
      Clock detailed routing done.
Checking guided vs. routed lengths for 3 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       100.000     120.000           1
       120.000     140.000           2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            2
       0.000      1.000            0
       1.000      2.000            0
       2.000      3.000            1
      -------------------------------------
      

    Top 3 notable deviations of routed length from guided length
    =============================================================

    Net CTS_3 (94 terminals)
    Guided length:  max path =   136.010um, total =   568.255um
    Routed length:  max path =   132.240um, total =   683.810um
    Deviation:      max path =    -2.772%,  total =    20.335%

    Net CTS_2 (97 terminals)
    Guided length:  max path =   116.001um, total =   579.418um
    Routed length:  max path =   119.190um, total =   689.340um
    Deviation:      max path =     2.749%,  total =    18.971%

    Net clk (3 terminals)
    Guided length:  max path =   130.500um, total =   130.500um
    Routed length:  max path =   130.355um, total =   131.900um
    Deviation:      max path =    -0.111%,  total =     1.073%

Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1403.99 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1403.99 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[NR-eGR] Read numTotalNets=806  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 803 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 803 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.299519e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1403.99 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1403.99 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1403.99 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1403.99 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1403.99 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[NR-eGR] Metal2  (2V) length: 6.737515e+03um, number of vias: 4592
[NR-eGR] Metal3  (3H) length: 7.300315e+03um, number of vias: 249
[NR-eGR] Metal4  (4V) length: 9.944250e+02um, number of vias: 19
[NR-eGR] Metal5  (5H) length: 1.457250e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.517798e+04um, number of vias: 7868
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1403.99 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:13.3 real=0:00:15.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1403.992M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay1:both.late...
  Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
    wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
  Skew group summary after routing clock trees:
    skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
  CCOpt::Phase::Routing done. (took cpu=0:00:13.4 real=0:00:15.1)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
        cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
        wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX16: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
        cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
        wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX16: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
      wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
        cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
        wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
        Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX16: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay1:both.late...
  Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
    wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
  Skew group summary after post-conditioning:
    skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.4 real=0:00:02.5)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         2      42.386       0.021
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             2      42.386       0.021
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      130.355
  Leaf      1255.990
  Total     1386.345
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        311.460
  Total       311.460
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.021    0.015    0.036
  Leaf     0.332    0.142    0.475
  Total    0.354    0.157    0.511
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   189     0.332     0.002       0.000      0.002    0.002
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.196       1       0.003       0.000      0.003    0.003    {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}         -
  Leaf        0.196       2       0.146       0.003      0.144    0.148    {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX16    buffer      2        42.386
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay1:both.late    clk/sdc1      0.191     0.199     0.008       0.135         0.006           0.005           0.196        0.002     100% {0.191, 0.199}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay1:both.late    clk/sdc1      0.191     0.199     0.008       0.135         0.006           0.005           0.196        0.002     100% {0.191, 0.199}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock clk in view view1

Setting all clocks to propagated mode.
sdc1
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
  cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
  cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
  sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
  wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
Skew group summary after update timingGraph:
  skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
Runtime done. (took cpu=0:00:20.9 real=0:00:22.9)
Runtime Summary
===============
Clock Runtime:  (28%) Core CTS           6.58 (Init 1.03, Construction 0.43, Implementation 2.16, eGRPC 0.33, PostConditioning 2.53, Other 0.10)
Clock Runtime:  (69%) CTS services      15.83 (RefinePlace 0.15, EarlyGlobalClock 1.65, NanoRoute 13.97, ExtractRC 0.06, TimingAnalysis 0.00)
Clock Runtime:   (2%) Other CTS          0.48 (Init 0.14, CongRepair/EGR-DP 0.30, TimingUpdate 0.04, Other 0.00)
Clock Runtime: (100%) Total             22.89

Synthesizing clock trees with CCOpt done.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1444.16)
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 806
End delay calculation. (MEM=1432.88 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1432.88 CPU=0:00:15.4 REAL=0:00:40.0)
DBG: scgNrActiveHoldView = 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 189 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
Restore timing analysis mode.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:     1484.150 (floating:     1450.510)
Final   total scan wire length:     1762.550 (floating:     1728.910)
Improvement:     -278.400   percent -18.76 (floating improvement:     -278.400   percent -19.19)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:       55.970
Total net length = 1.134e+04 (5.663e+03 5.677e+03) (ext = 1.480e+03)
*** End of ScanReorder (cpu=0:00:15.4, real=0:00:40.0, mem=1624.9M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1003.0M, totSessionCpu=0:01:35 **
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	current_speed_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 995.0M, totSessionCpu=0:01:36 **
*** Changing analysis mode to setup ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1400.7M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1400.71 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1400.71 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[NR-eGR] Read numTotalNets=806  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 803 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 803 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.331100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1400.71 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1400.71 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1400.71 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1400.71 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[NR-eGR] Metal2  (2V) length: 6.870440e+03um, number of vias: 4599
[NR-eGR] Metal3  (3H) length: 7.573785e+03um, number of vias: 244
[NR-eGR] Metal4  (4V) length: 9.551950e+02um, number of vias: 14
[NR-eGR] Metal5  (5H) length: 1.022250e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.550165e+04um, number of vias: 7865
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1400.71 MB )
Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1400.707M)

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1552.21)
Total number of fetched objects 806
End delay calculation. (MEM=1536.41 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1536.41 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:01:44 mem=1536.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.710  |  2.953  |  0.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     77 (77)      |   -0.907   |     77 (77)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.636%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:21, mem = 1086.2M, totSessionCpu=0:01:44 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1485.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1485.7M) ***
*** Starting optimizing excluded clock nets MEM= 1485.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1485.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.4/0:02:41.5 (0.6), mem = 1485.7M
*** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:01:46.8/0:02:43.8 (0.7), mem = 1509.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:46.8/0:02:43.9 (0.7), mem = 1509.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    79|    79|    -0.92|     0|     0|     0|     0|     0.71|     0.00|       0|       0|       0|  72.64|          |         |
|     0|     0|     0.00|    74|    74|    -0.15|     0|     0|     0|     0|     2.95|     0.00|       8|       2|      74|  80.88| 0:00:04.0|  1589.9M|
|     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.95|     0.00|       0|       0|       3|  80.94| 0:00:01.0|  1589.9M|
|     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.95|     0.00|       0|       0|       0|  80.94| 0:00:01.0|  1589.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 71 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    71 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1589.9M) ***

*** Starting refinePlace (0:01:55 mem=1589.9M) ***
Total net bbox length = 2.046e+04 (9.914e+03 1.055e+04) (ext = 9.205e+03)
Move report: Detail placement moves 258 insts, mean move: 2.25 um, max move: 8.70 um
	Max move on inst (FE_OFC3_steering_1): (75.98, 10.15) --> (67.28, 10.15)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1589.9MB
Summary Report:
Instances move: 258 (out of 726 movable)
Instances flipped: 0
Mean displacement: 2.25 um
Max displacement: 8.70 um (Instance: FE_OFC3_steering_1) (75.98, 10.15) -> (67.28, 10.15)
	Length: 21 sites, height: 1 rows, site name: gsclib090site, cell type: CLKBUFX12
Total net bbox length = 2.063e+04 (9.953e+03 1.068e+04) (ext = 9.137e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1589.9MB
*** Finished refinePlace (0:01:56 mem=1589.9M) ***
*** maximum move = 8.70 um ***
*** Finished re-routing un-routed nets (1589.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1589.9M) ***
*** DrvOpt [finish] : cpu/real = 0:00:08.7/0:00:09.0 (1.0), totSession cpu/real = 0:01:55.5/0:02:52.9 (0.7), mem = 1570.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:20, real = 0:00:33, mem = 1105.2M, totSessionCpu=0:01:56 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.5/0:02:52.9 (0.7), mem = 1526.9M
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
|   0.000|   0.000|    80.94%|   0:00:00.0| 1547.9M|     view1|       NA| NA                                    |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1547.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1547.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:02:01.0/0:02:58.4 (0.7), mem = 1528.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:01.6/0:02:59.0 (0.7), mem = 1548.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 80.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.94%|        -|   0.100|   0.000|   0:00:00.0| 1548.0M|
|    80.94%|        0|   0.100|   0.000|   0:00:00.0| 1567.0M|
|    80.94%|        0|   0.100|   0.000|   0:00:00.0| 1567.0M|
|    80.94%|        0|   0.100|   0.000|   0:00:00.0| 1567.0M|
|    80.86%|        1|   0.100|   0.000|   0:00:01.0| 1590.6M|
|    80.86%|        0|   0.100|   0.000|   0:00:00.0| 1590.6M|
|    80.86%|        0|   0.100|   0.000|   0:00:00.0| 1590.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 80.86
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:03.1/0:03:00.5 (0.7), mem = 1590.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1529.55M, totSessionCpu=0:02:03).

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.7/0:03:01.1 (0.7), mem = 1548.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.072  TNS Slack 0.000 Density 80.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.86%|        -|   0.072|   0.000|   0:00:00.0| 1548.6M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.072  TNS Slack 0.000 Density 80.86
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:05 mem=1567.7M) ***
Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.7MB
Summary Report:
Instances move: 0 (out of 726 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.7MB
*** Finished refinePlace (0:02:05 mem=1567.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1567.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1567.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:04.6/0:03:02.0 (0.7), mem = 1567.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1529.65M, totSessionCpu=0:02:05).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1529.65 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[NR-eGR] Read numTotalNets=816  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 813 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 813 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373643e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1529.65 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1529.65 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.65 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1529.65 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1529.65 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3028
[NR-eGR] Metal2  (2V) length: 7.062080e+03um, number of vias: 4707
[NR-eGR] Metal3  (3H) length: 7.784905e+03um, number of vias: 249
[NR-eGR] Metal4  (4V) length: 9.599650e+02um, number of vias: 17
[NR-eGR] Metal5  (5H) length: 1.394900e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.594644e+04um, number of vias: 8001
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1515.45 MB )
Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1515.445M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1505.45)
Total number of fetched objects 816
End delay calculation. (MEM=1538.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1538.08 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:05.0/0:03:02.4 (0.7), mem = 1538.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86|          |         |
|     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86| 0:00:01.0|  1589.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 71 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    71 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1589.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:07.1/0:03:04.5 (0.7), mem = 1570.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:07 mem=1570.1M) ***
Density distribution unevenness ratio = 4.907%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1570.1MB
Summary Report:
Instances move: 0 (out of 726 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1570.1MB
*** Finished refinePlace (0:02:07 mem=1570.1M) ***

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1555.883M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1553.88)
Total number of fetched objects 816
End delay calculation. (MEM=1538.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1538.08 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:09 mem=1538.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:34, real = 0:00:46, mem = 1108.3M, totSessionCpu=0:02:09 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:49, mem = 1109.3M, totSessionCpu=0:02:09 **
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
WARNING   IMPESI-3014         71  The RC network is incomplete for net %s....
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          71  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1285        5  The lib cell '%s' specified in %s %s. %s...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 160 warning(s), 0 error(s)

#% End ccopt_design (date=11/09 04:54:26, total cpu=0:01:10, real=0:01:52, peak res=1124.7M, current mem=1001.4M)
<CMD> saveDesign ./db/04_cts
#% Begin save design ... (date=11/09 04:54:26, mem=1001.4M)
% Begin Save ccopt configuration ... (date=11/09 04:54:26, mem=1001.4M)
% End Save ccopt configuration ... (date=11/09 04:54:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.4M, current mem=999.9M)
% Begin Save netlist data ... (date=11/09 04:54:26, mem=999.9M)
Writing Binary DB to ./db/04_cts.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 04:54:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.9M, current mem=999.9M)
Saving symbol-table file ...
Saving congestion map file ./db/04_cts.dat.tmp/collision_avoidance_car.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 04:54:27, mem=1000.4M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 04:54:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.4M, current mem=1000.4M)
Saving preference file ./db/04_cts.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 04:54:33, mem=1000.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 04:54:34, total cpu=0:00:00.1, real=0:00:01.0, peak res=1000.7M, current mem=1000.7M)
Saving PG file ./db/04_cts.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:54:34 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1420.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 04:54:34, mem=1000.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 04:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.7M, current mem=1000.7M)
% Begin Save routing data ... (date=11/09 04:54:34, mem=1000.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1420.7M) ***
% End Save routing data ... (date=11/09 04:54:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1000.8M, current mem=1000.8M)
Saving property file ./db/04_cts.dat.tmp/collision_avoidance_car.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1423.7M) ***
#Saving pin access data to file ./db/04_cts.dat.tmp/collision_avoidance_car.apa ...
#
% Begin Save power constraints data ... (date=11/09 04:54:35, mem=1000.9M)
% End Save power constraints data ... (date=11/09 04:54:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.9M, current mem=1000.9M)
default_rc_corner
Generated self-contained design 04_cts.dat.tmp
#% End save design ... (date=11/09 04:54:38, total cpu=0:00:08.1, real=0:00:12.0, peak res=1002.1M, current mem=1000.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1000.2M, totSessionCpu=0:02:17 **
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -flowEffort                  standard
setDesignMode -process                     90
setExtractRCMode -coupling_c_th            0.2
setExtractRCMode -engine                   preRoute
setExtractRCMode -relative_c_th            1
setExtractRCMode -total_c_th               0
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -activeHoldViews                { view1 }
setOptMode -activeSetupViews               { view1 }
setOptMode -autoSetupViews                 { view1}
setOptMode -autoTDGRSetupViews             { view1}
setOptMode -drcMargin                      0
setOptMode -fixDrc                         true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              single
setAnalysisMode -checkType                 hold
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	current_speed_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1015.7M, totSessionCpu=0:02:21 **
*** Changing analysis mode to setup ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1449.5M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1583.4)
Total number of fetched objects 816
End delay calculation. (MEM=1567.59 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1567.59 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:30 mem=1567.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1102.0M, totSessionCpu=0:02:30 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1514.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1514.9M) ***
*** Starting optimizing excluded clock nets MEM= 1514.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1514.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:30.1/0:03:34.9 (0.7), mem = 1514.9M
*** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:02:32.8/0:03:37.6 (0.7), mem = 1538.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:32.8/0:03:37.7 (0.7), mem = 1538.9M
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
|   0.000|   0.000|    80.86%|   0:00:00.0| 1558.0M|     view1|       NA| NA                                    |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1558.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1558.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:02:38.4/0:03:43.3 (0.7), mem = 1538.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:39.1/0:03:44.0 (0.7), mem = 1556.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.072  TNS Slack 0.000 Density 80.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.86%|        -|   0.072|   0.000|   0:00:00.0| 1556.0M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
|    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.072  TNS Slack 0.000 Density 80.86
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:40 mem=1575.0M) ***
Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
Summary Report:
Instances move: 0 (out of 726 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
*** Finished refinePlace (0:02:40 mem=1575.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1575.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1575.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:39.9/0:03:44.9 (0.7), mem = 1575.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1536.97M, totSessionCpu=0:02:40).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1536.97 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[NR-eGR] Read numTotalNets=816  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 813 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 813 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373643e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1536.97 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1536.97 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1536.97 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1536.97 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1536.97 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3028
[NR-eGR] Metal2  (2V) length: 7.062080e+03um, number of vias: 4707
[NR-eGR] Metal3  (3H) length: 7.784905e+03um, number of vias: 249
[NR-eGR] Metal4  (4V) length: 9.599650e+02um, number of vias: 17
[NR-eGR] Metal5  (5H) length: 1.394900e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.594644e+04um, number of vias: 8001
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1522.77 MB )
Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1522.766M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1520.77)
Total number of fetched objects 816
End delay calculation. (MEM=1553.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1553.4 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:40.4/0:03:45.3 (0.7), mem = 1553.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86|          |         |
|     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86| 0:00:01.0|  1604.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 71 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    71 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1604.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:42.9/0:03:47.9 (0.7), mem = 1585.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:43 mem=1585.4M) ***
Density distribution unevenness ratio = 4.907%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1585.4MB
Summary Report:
Instances move: 0 (out of 726 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1585.4MB
*** Finished refinePlace (0:02:43 mem=1585.4M) ***

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1571.203M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1569.2)
Total number of fetched objects 816
End delay calculation. (MEM=1553.4 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1553.4 CPU=0:00:02.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:02:46 mem=1553.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:28, real = 0:00:30, mem = 1117.4M, totSessionCpu=0:02:46 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:32, mem = 1118.2M, totSessionCpu=0:02:46 **
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1011.3M, totSessionCpu=0:02:46 **
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -flowEffort                  standard
setDesignMode -process                     90
setExtractRCMode -coupling_c_th            0.2
setExtractRCMode -engine                   preRoute
setExtractRCMode -relative_c_th            1
setExtractRCMode -total_c_th               0
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -activeSetupViews               { view1 }
setOptMode -autoSetupViews                 { view1}
setOptMode -autoTDGRSetupViews             { view1}
setOptMode -drcMargin                      0
setOptMode -fixDrc                         true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              single
setAnalysisMode -checkType                 hold
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	current_speed_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	current_speed_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	distance_travelled_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1026.5M, totSessionCpu=0:02:47 **
*** Changing analysis mode to setup ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1455.2M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:50 mem=1591.2M ***
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1589.17)
Total number of fetched objects 816
End delay calculation. (MEM=1573.37 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1573.37 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:50 mem=1573.4M)

Active hold views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:50 mem=1588.6M ***
Done building hold timer [1357 node(s), 1862 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:50 mem=1588.6M ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1572.43)
Total number of fetched objects 816
End delay calculation. (MEM=1573.37 CPU=0:00:02.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1573.37 CPU=0:00:02.9 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:05.0 totSessionCpu=0:02:53 mem=1573.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.4 real=0:00:05.0 totSessionCpu=0:02:53 mem=1573.4M ***

*Info: minBufDelay = 99.6 ps, libStdDelay = 35.8 ps, minBufSize = 18165600 (6.0)
*Info: worst delay setup view: view1

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1
Hold  views included:
 view1

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  |  0.310  | -0.296  |
|           TNS (ns):| -19.291 |  0.000  | -19.291 |
|    Violating Paths:|   66    |    0    |   66    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1121.5M, totSessionCpu=0:02:54 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:54.1/0:04:02.7 (0.7), mem = 1545.6M
*info: Run optDesign holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:04.2 real=0:00:06.0 totSessionCpu=0:02:54 mem=1564.7M density=80.863% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.296|   -19.29|      66|          0|       0(     0)|    80.86%|   0:00:00.0|  1574.7M|
|   1|  -0.296|   -19.29|      66|          0|       0(     0)|    80.86%|   0:00:02.0|  1593.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.296|   -19.29|      66|          0|       0(     0)|    80.86%|   0:00:00.0|  1593.8M|
|   1|  -0.289|    -0.87|       3|          2|       0(     0)|    81.01%|   0:00:00.0|  1620.9M|
|   2|  -0.289|    -0.64|       3|          1|       0(     0)|    81.09%|   0:00:00.0|  1620.9M|
|   3|  -0.289|    -0.45|       2|          1|       0(     0)|    81.13%|   0:00:00.0|  1620.9M|
|   4|  -0.161|    -0.22|       2|          1|       0(     0)|    81.20%|   0:00:00.0|  1620.9M|
|   5|  -0.054|    -0.05|       1|          2|       0(     0)|    81.32%|   0:00:01.0|  1623.9M|
|   6|   0.019|     0.00|       0|          1|       0(     0)|    81.36%|   0:00:00.0|  1623.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 8 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:06.9 real=0:00:09.0 totSessionCpu=0:02:57 mem=1631.9M density=81.359% ***

*info:
*info: Added a total of 8 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'CLKBUFX2' used
*info:            1 cell  of type 'CLKBUFX3' used
*info:            3 cells of type 'DLY1X1' used
*info:            1 cell  of type 'DLY1X4' used

*** Starting refinePlace (0:02:57 mem=1631.9M) ***
Total net bbox length = 2.077e+04 (1.004e+04 1.073e+04) (ext = 9.147e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1631.9MB
Summary Report:
Instances move: 0 (out of 734 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.077e+04 (1.004e+04 1.073e+04) (ext = 9.147e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1631.9MB
*** Finished refinePlace (0:02:57 mem=1631.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1631.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1631.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:07.0 real=0:00:09.0 totSessionCpu=0:02:57 mem=1631.9M density=81.359%) ***
*** HoldOpt [finish] : cpu/real = 0:00:02.8/0:00:03.7 (0.8), totSession cpu/real = 0:02:56.9/0:04:06.4 (0.7), mem = 1612.9M
**INFO: total 8 insts, 0 nets marked don't touch
**INFO: total 8 insts, 0 nets marked don't touch DB property
**INFO: total 8 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 1.214%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0179
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.214%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0179)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1553.86 MB )
[NR-eGR] Read 6704 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[NR-eGR] Read numTotalNets=824  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 821 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 821 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.386432e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1553.86 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1088.9M, totSessionCpu=0:02:57 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1518.68)
Total number of fetched objects 824
End delay calculation. (MEM=1551.31 CPU=0:00:04.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1551.31 CPU=0:00:04.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:06.0 totSessionCpu=0:03:02 mem=1551.3M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1492.11)
Total number of fetched objects 824
End delay calculation. (MEM=1556.01 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1556.01 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:02 mem=1556.0M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 
Hold  views included:
 view1

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.310  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.359%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:23, mem = 1118.9M, totSessionCpu=0:03:03 **
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign ./db/05_post_cts_opt
#% Begin save design ... (date=11/09 04:55:33, mem=1016.3M)
% Begin Save ccopt configuration ... (date=11/09 04:55:33, mem=1016.3M)
% End Save ccopt configuration ... (date=11/09 04:55:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.6M, current mem=1016.6M)
% Begin Save netlist data ... (date=11/09 04:55:33, mem=1016.6M)
Writing Binary DB to ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 04:55:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.6M, current mem=1016.6M)
Saving symbol-table file ...
Saving congestion map file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 04:55:34, mem=1016.9M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 04:55:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.9M, current mem=1016.9M)
Saving preference file ./db/05_post_cts_opt.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 04:55:34, mem=1017.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 04:55:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.4M, current mem=1017.4M)
Saving PG file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:55:34 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1439.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 04:55:35, mem=1017.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 04:55:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.4M, current mem=1017.4M)
% Begin Save routing data ... (date=11/09 04:55:35, mem=1017.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1439.6M) ***
% End Save routing data ... (date=11/09 04:55:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.5M, current mem=1017.5M)
Saving property file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1442.6M) ***
#Saving pin access data to file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.apa ...
#
Saving rc congestion map ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.congmap.gz ...
% Begin Save power constraints data ... (date=11/09 04:55:36, mem=1017.5M)
% End Save power constraints data ... (date=11/09 04:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.5M, current mem=1017.5M)
default_rc_corner
Generated self-contained design 05_post_cts_opt.dat.tmp
#% End save design ... (date=11/09 04:55:39, total cpu=0:00:03.0, real=0:00:06.0, peak res=1017.5M, current mem=1015.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> ccopt_pro -enable_drv_fixing true -enable_drv_fixing_by_rebuffering true -enable_refine_place true -enable_routing_eco true -enable_skew_fixing true -enable_skew_fixing_by_rebuffering true -enable_timing_update true
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   842 (unrouted=21, trialRouted=811, noStatus=10, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 2 (0%)
PostConditioning...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    primary_delay_corner: delay1 (default: )
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX3' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX2' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX8' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX12' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX16' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     {CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2}
      Inverters:   {INVX20 INVX16 INVX12 INVX8 INVX6 INVX2 INVX1 CLKINVX1}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 11141.568um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner delay1:both, late and power domain auto-default:
      Slew time target (leaf):    0.196ns
      Slew time target (trunk):   0.196ns
      Slew time target (top):     0.196ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.135ns
      Buffer max distance: 1256.812um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1256.812um, saturatedSlew=0.167ns, speed=4969.600um per ns, cellArea=16.863um^2 per 1000um}
      Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1137.241um, saturatedSlew=0.169ns, speed=7096.667um per ns, cellArea=17.305um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1249.655um, saturatedSlew=0.172ns, speed=2105.923um per ns, cellArea=34.524um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1255.593um, saturatedSlew=0.172ns, speed=2155.155um per ns, cellArea=31.950um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/sdc1:
      Sources:                     pin clk
      Total number of sinks:       189
      Delay constrained sinks:     189
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay1:both.late:
      Skew target:                 0.135ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/sdc1 with 189 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX16: 2 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PostConditioning...
  PostConditioning active optimizations:
   - DRV fixing with cell sizing and buffering
   - Skew fixing with cell sizing and buffering
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for delay1:both.late...
  Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PostConditioning initial state:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
    wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
  Clock DAG net violations PostConditioning initial state: none
  Clock DAG primary half-corner transition distribution PostConditioning initial state:
    Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Clock DAG library cell distribution PostConditioning initial state {count}:
     Bufs: CLKBUFX16: 2 
  Primary reporting skew groups PostConditioning initial state:
    skew_group default.clk/sdc1: unconstrained
  Skew group summary PostConditioning initial state:
    skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
  PostConditioning Upsizing To Fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
      wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
    Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
    Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
      skew_group default.clk/sdc1: unconstrained
    Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
      skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PostConditioning Fixing DRVs':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
      wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
    Clock DAG net violations after 'PostConditioning Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'PostConditioning Fixing DRVs':
      skew_group default.clk/sdc1: unconstrained
    Skew group summary after 'PostConditioning Fixing DRVs':
      skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Buffering to fix DRVs...
  Fixing DRVs with route buffering pass 1. Quick buffering: enabled
  Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  Inserted 0 buffers and inverters.
  success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
  CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
  Clock DAG stats PostConditioning after re-buffering DRV fixing:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
    wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
  Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
  Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
    Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
     Bufs: CLKBUFX16: 2 
  Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
    skew_group default.clk/sdc1: unconstrained
  Skew group summary PostConditioning after re-buffering DRV fixing:
    skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
  Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
      wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
    Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
    Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
      skew_group default.clk/sdc1: unconstrained
    Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
      skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning Buffering to fix skew...
    Fixing skew (MostUnder)...
      Fixing skew: ...20% ...40% ...60% ...80% ...100% 
      Upsized 0 drivers. Failed on 0 drivers
    Fixing skew (MostUnder) done.
    Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
    Skew fixing added: 0 driver cells (0um^2)
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Fixing skew (MostUnder)...
      Fixing skew: ...20% ...40% ...60% ...80% ...100% 
      Upsized 0 drivers. Failed on 0 drivers
    Fixing skew (MostUnder) done.
    Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
    Skew fixing added: 0 driver cells (0um^2)
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PostConditioning Buffering to fix skew':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
      wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
    Clock DAG net violations after 'PostConditioning Buffering to fix skew': none
    Clock DAG primary half-corner transition distribution after 'PostConditioning Buffering to fix skew':
      Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
      Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Clock DAG library cell distribution after 'PostConditioning Buffering to fix skew' {count}:
       Bufs: CLKBUFX16: 2 
    Primary reporting skew groups after 'PostConditioning Buffering to fix skew':
      skew_group default.clk/sdc1: unconstrained
    Skew group summary after 'PostConditioning Buffering to fix skew':
      skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning Buffering to fix skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  Set dirty flag on 0 instances, 0 nets
Skipping ECO: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'collision_avoidance_car' of instances=736 and nets=845 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1497.555M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay1:both.late...
  Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PostConditioning final:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
    wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
  Clock DAG net violations PostConditioning final: none
  Clock DAG primary half-corner transition distribution PostConditioning final:
    Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
    Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
  Clock DAG library cell distribution PostConditioning final {count}:
     Bufs: CLKBUFX16: 2 
  Primary reporting skew groups PostConditioning final:
    skew_group default.clk/sdc1: unconstrained
  Skew group summary PostConditioning final:
    skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
PostConditioning done.
Setting CTS place status to fixed for clock tree and sinks.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   842 (unrouted=21, trialRouted=811, noStatus=10, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
Updating timing...
Ignoring AAE DB Resetting ...
  Updating timing graph...
    
    Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1509.11)
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 824
End delay calculation. (MEM=1541 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1541 CPU=0:00:00.2 REAL=0:00:00.0)
    Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.2 real=0:00:00.2)
  Updating timing graph done.
  Updating latch analysis...
    Leaving CCOpt scope - Updating latch analysis...
    Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating latch analysis done.
Updating timing done.
PostConditioning done. (took cpu=0:00:01.4 real=0:00:01.5)
<CMD> saveDesign ./db/06_cts_drc_fixed
#% Begin save design ... (date=11/09 04:55:41, mem=1048.2M)
% Begin Save ccopt configuration ... (date=11/09 04:55:41, mem=1048.2M)
% End Save ccopt configuration ... (date=11/09 04:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.2M, current mem=1047.2M)
% Begin Save netlist data ... (date=11/09 04:55:41, mem=1047.2M)
Writing Binary DB to ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 04:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.2M, current mem=1047.2M)
Saving symbol-table file ...
Saving congestion map file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 04:55:42, mem=1047.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 04:55:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.3M, current mem=1047.3M)
Saving preference file ./db/06_cts_drc_fixed.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 04:55:43, mem=1047.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 04:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.5M, current mem=1047.5M)
Saving PG file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:55:43 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1446.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 04:55:43, mem=1047.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 04:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.5M, current mem=1047.5M)
% Begin Save routing data ... (date=11/09 04:55:43, mem=1047.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1446.0M) ***
% End Save routing data ... (date=11/09 04:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.6M, current mem=1047.6M)
Saving property file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1449.0M) ***
#Saving pin access data to file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.apa ...
#
Saving rc congestion map ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.congmap.gz ...
% Begin Save power constraints data ... (date=11/09 04:55:44, mem=1047.6M)
% End Save power constraints data ... (date=11/09 04:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.6M, current mem=1047.6M)
default_rc_corner
Generated self-contained design 06_cts_drc_fixed.dat.tmp
#% End save design ... (date=11/09 04:55:47, total cpu=0:00:03.1, real=0:00:06.0, peak res=1048.2M, current mem=1047.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_cts/timing_setup_post_cts.rpt
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1429.81)
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 824
End delay calculation. (MEM=1493.71 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1493.71 CPU=0:00:00.8 REAL=0:00:01.0)
<CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_post_cts/timing_hold_post_cts.rpt
#################################################################################
# Design Stage: PreRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1477.5)
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 824
End delay calculation. (MEM=1493.71 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1493.71 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> report_area -detail > ./reports/post_cts/area_post_cts.rpt
<CMD> report_power -outfile ./reports/post_cts/power_post_cts.rpt
Using Power View: view1.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT)
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 10%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 20%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 30%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 40%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 50%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 60%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 70%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 80%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 90%

Finished Levelizing
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT)

Starting Activity Propagation
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT)
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 10%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 20%

Finished Activity Propagation
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT)
 ... Calculating switching power
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 10%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 20%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 30%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 40%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 50%
 ... Calculating internal and leakage power
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 60%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 70%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 80%
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT): 90%

Finished Calculating power
2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.39885633 	   43.2885%
Total Switching Power:       0.46698584 	   50.6828%
Total Leakage Power:         0.05554776 	    6.0287%
Total Power:                 0.92138992
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1052.17MB/2661.61MB/1116.98MB)


Output file is ./reports/post_cts/power_post_cts.rpt.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix true
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=11/09 04:55:48, mem=1049.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.28 (MB), peak = 1145.05 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           35.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          90
setExtractRCMode -coupling_c_th                                 0.2
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1449.7M, init mem=1481.7M)
*info: Placed = 736            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:81.36%(9065/11142)
Placement Density (including fixed std cells):81.36%(9065/11142)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1481.7M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1481.7M) ***
% Begin globalDetailRoute (date=11/09 04:55:48, mem=1053.3M)

globalDetailRoute

#Start globalDetailRoute on Sun Nov  9 04:55:48 2025
#
#Generating timing data, please wait...
#824 total nets, 824 already routed, 824 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 824
End delay calculation. (MEM=1497.4 CPU=0:00:00.1 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.54 (MB), peak = 1145.05 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[7] of net current_speed_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[6] of net current_speed_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[5] of net current_speed_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[4] of net current_speed_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[3] of net current_speed_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[2] of net current_speed_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[1] of net current_speed_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[0] of net current_speed_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[31] of net distance_travelled_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[30] of net distance_travelled_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[29] of net distance_travelled_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[28] of net distance_travelled_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[27] of net distance_travelled_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[26] of net distance_travelled_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[25] of net distance_travelled_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[24] of net distance_travelled_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[23] of net distance_travelled_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[22] of net distance_travelled_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[21] of net distance_travelled_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[20] of net distance_travelled_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=845)
#Start reading timing information from file .timing_file_25926.tif.gz ...
#Read in timing information for 93 ports, 736 instances from timing file .timing_file_25926.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Sun Nov  9 04:55:49 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 842 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.900 - 0.900] has 1 net.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.81 (MB), peak = 1145.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:22, memory = 1028.50 (MB), peak = 1145.05 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Nov  9 04:56:11 2025
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:22
#Increased memory = 5.63 (MB)
#Total memory = 1028.53 (MB)
#Peak memory = 1145.05 (MB)
#
#
#Start global routing on Sun Nov  9 04:56:11 2025
#
#
#Start global routing initialization on Sun Nov  9 04:56:11 2025
#
#Number of eco nets is 2
#
#Start global routing data preparation on Sun Nov  9 04:56:11 2025
#
#Start routing resource analysis on Sun Nov  9 04:56:11 2025
#
#Routing resource analysis is done on Sun Nov  9 04:56:11 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         430           0         841    64.92%
#  Metal2         V         438           0         841     0.00%
#  Metal3         H         430           0         841     0.00%
#  Metal4         V         438           0         841     0.00%
#  Metal5         H         430           0         841     0.00%
#  Metal6         V         438           0         841     0.00%
#  Metal7         H         430           0         841     0.00%
#  Metal8         V         145           0         841     9.63%
#  Metal9         H         143           0         841    14.98%
#  --------------------------------------------------------------
#  Total                   3322       0.00%        7569     9.95%
#
#  3 nets (0.36%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Nov  9 04:56:11 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.89 (MB), peak = 1145.05 (MB)
#
#
#Global routing initialization is done on Sun Nov  9 04:56:11 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.89 (MB), peak = 1145.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.41 (MB), peak = 1145.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.41 (MB), peak = 1145.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of routable nets = 824.
#Total number of nets in the design = 845.
#
#823 routable nets have only global wires.
#1 routable net has only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             821  
#------------------------------------------------
#        Total                  2             821  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3             821  
#------------------------------------------------
#        Total                  3             821  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |             71.00 |             71.00 |    10.37    20.80   114.77   104.33 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |             10.00 |             10.00 |   125.20    10.37   127.09   114.77 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)    71.00 | (Metal1)    71.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 14525 um.
#Total half perimeter of net bounding box = 13739 um.
#Total wire length on LAYER Metal1 = 75 um.
#Total wire length on LAYER Metal2 = 6292 um.
#Total wire length on LAYER Metal3 = 6913 um.
#Total wire length on LAYER Metal4 = 1196 um.
#Total wire length on LAYER Metal5 = 50 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5112
#Up-Via Summary (total 5112):
#           
#-----------------------
# Metal1           2999
# Metal2           1867
# Metal3            238
# Metal4              8
#-----------------------
#                  5112 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.28 (MB)
#Total memory = 1032.80 (MB)
#Peak memory = 1145.05 (MB)
#
#Finished global routing on Sun Nov  9 04:56:12 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.82 (MB), peak = 1145.05 (MB)
#Start Track Assignment.
#Done with 1193 horizontal wires in 1 hboxes and 1236 vertical wires in 1 hboxes.
#Done with 263 horizontal wires in 1 hboxes and 310 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        82.20 	  0.00%  	  0.00% 	  0.00%
# Metal2      6207.17 	  0.08%  	  0.00% 	  0.00%
# Metal3      6284.13 	  0.14%  	  0.00% 	  0.01%
# Metal4       564.28 	  0.00%  	  0.00% 	  0.00%
# Metal5        13.48 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       13151.26  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 15840 um.
#Total half perimeter of net bounding box = 13739 um.
#Total wire length on LAYER Metal1 = 876 um.
#Total wire length on LAYER Metal2 = 6210 um.
#Total wire length on LAYER Metal3 = 7472 um.
#Total wire length on LAYER Metal4 = 1228 um.
#Total wire length on LAYER Metal5 = 54 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5112
#Up-Via Summary (total 5112):
#           
#-----------------------
# Metal1           2999
# Metal2           1867
# Metal3            238
# Metal4              8
#-----------------------
#                  5112 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.84 (MB), peak = 1145.05 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Total 
#	43        43        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:23
#Increased memory = 9.95 (MB)
#Total memory = 1032.84 (MB)
#Peak memory = 1145.05 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        0        1
#	Metal2        1        2        3
#	Totals        2        2        4
#286 out of 736 instances (38.9%) need to be verified(marked ipoed), dirty area = 38.3%.
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        0        1
#	Metal2        1        2        3
#	Totals        2        2        4
#cpu time = 00:00:12, elapsed time = 00:00:20, memory = 1039.55 (MB), peak = 1145.05 (MB)
#start 1st optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.34 (MB), peak = 1145.05 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.89 (MB), peak = 1145.05 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.51 (MB), peak = 1145.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 16489 um.
#Total half perimeter of net bounding box = 13739 um.
#Total wire length on LAYER Metal1 = 678 um.
#Total wire length on LAYER Metal2 = 6890 um.
#Total wire length on LAYER Metal3 = 7000 um.
#Total wire length on LAYER Metal4 = 1849 um.
#Total wire length on LAYER Metal5 = 72 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5765
#Up-Via Summary (total 5765):
#           
#-----------------------
# Metal1           3062
# Metal2           2277
# Metal3            416
# Metal4             10
#-----------------------
#                  5765 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:21
#Increased memory = 6.75 (MB)
#Total memory = 1039.59 (MB)
#Peak memory = 1145.05 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.55 (MB), peak = 1145.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 16489 um.
#Total half perimeter of net bounding box = 13739 um.
#Total wire length on LAYER Metal1 = 678 um.
#Total wire length on LAYER Metal2 = 6890 um.
#Total wire length on LAYER Metal3 = 7000 um.
#Total wire length on LAYER Metal4 = 1849 um.
#Total wire length on LAYER Metal5 = 72 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5765
#Up-Via Summary (total 5765):
#           
#-----------------------
# Metal1           3062
# Metal2           2277
# Metal3            416
# Metal4             10
#-----------------------
#                  5765 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 16489 um.
#Total half perimeter of net bounding box = 13739 um.
#Total wire length on LAYER Metal1 = 678 um.
#Total wire length on LAYER Metal2 = 6890 um.
#Total wire length on LAYER Metal3 = 7000 um.
#Total wire length on LAYER Metal4 = 1849 um.
#Total wire length on LAYER Metal5 = 72 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5765
#Up-Via Summary (total 5765):
#           
#-----------------------
# Metal1           3062
# Metal2           2277
# Metal3            416
# Metal4             10
#-----------------------
#                  5765 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1040.90 (MB), peak = 1145.05 (MB)
#CELL_VIEW collision_avoidance_car,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Nov  9 04:56:35 2025
#
#
#Start Post Route Wire Spread.
#Done with 161 horizontal wires in 2 hboxes and 141 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 16624 um.
#Total half perimeter of net bounding box = 13739 um.
#Total wire length on LAYER Metal1 = 678 um.
#Total wire length on LAYER Metal2 = 6939 um.
#Total wire length on LAYER Metal3 = 7076 um.
#Total wire length on LAYER Metal4 = 1860 um.
#Total wire length on LAYER Metal5 = 72 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5765
#Up-Via Summary (total 5765):
#           
#-----------------------
# Metal1           3062
# Metal2           2277
# Metal3            416
# Metal4             10
#-----------------------
#                  5765 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:09, memory = 1039.27 (MB), peak = 1145.05 (MB)
#CELL_VIEW collision_avoidance_car,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:09, memory = 1039.27 (MB), peak = 1145.05 (MB)
#CELL_VIEW collision_avoidance_car,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 16624 um.
#Total half perimeter of net bounding box = 13739 um.
#Total wire length on LAYER Metal1 = 678 um.
#Total wire length on LAYER Metal2 = 6939 um.
#Total wire length on LAYER Metal3 = 7076 um.
#Total wire length on LAYER Metal4 = 1860 um.
#Total wire length on LAYER Metal5 = 72 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5765
#Up-Via Summary (total 5765):
#           
#-----------------------
# Metal1           3062
# Metal2           2277
# Metal3            416
# Metal4             10
#-----------------------
#                  5765 
#
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:31
#Increased memory = 4.50 (MB)
#Total memory = 1037.34 (MB)
#Peak memory = 1145.05 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:55
#Increased memory = -18.59 (MB)
#Total memory = 1034.67 (MB)
#Peak memory = 1145.05 (MB)
#Number of warnings = 22
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov  9 04:56:43 2025
#
% End globalDetailRoute (date=11/09 04:56:43, total cpu=0:00:24.8, real=0:00:55.0, peak res=1055.5M, current mem=1034.5M)
#Default setup view is reset to view1.
#Default setup view is reset to view1.
#routeDesign: cpu time = 00:00:25, elapsed time = 00:00:55, memory = 1029.97 (MB), peak = 1145.05 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3014         71  The RC network is incomplete for net %s....
*** Message Summary: 73 warning(s), 0 error(s)

#% End routeDesign (date=11/09 04:56:44, total cpu=0:00:25.0, real=0:00:56.0, peak res=1055.5M, current mem=1030.0M)
<CMD> saveDesign ./db/07_routed
#% Begin save design ... (date=11/09 04:56:44, mem=1030.0M)
% Begin Save ccopt configuration ... (date=11/09 04:56:44, mem=1030.0M)
% End Save ccopt configuration ... (date=11/09 04:56:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.1M, current mem=1030.1M)
% Begin Save netlist data ... (date=11/09 04:56:44, mem=1030.1M)
Writing Binary DB to ./db/07_routed.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 04:56:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.1M, current mem=1030.1M)
Saving symbol-table file ...
Saving congestion map file ./db/07_routed.dat.tmp/collision_avoidance_car.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 04:56:44, mem=1030.4M)
Saving AAE Data ...
AAE DB initialization (MEM=1452.98 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/09 04:56:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.9M, current mem=1030.9M)
Saving preference file ./db/07_routed.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 04:56:44, mem=1031.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 04:56:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=1031.3M, current mem=1031.3M)
Saving PG file ./db/07_routed.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:56:45 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1453.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 04:56:45, mem=1031.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 04:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.3M, current mem=1031.3M)
% Begin Save routing data ... (date=11/09 04:56:45, mem=1031.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1453.5M) ***
% End Save routing data ... (date=11/09 04:56:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=1031.5M, current mem=1031.5M)
Saving property file ./db/07_routed.dat.tmp/collision_avoidance_car.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
#Saving pin access data to file ./db/07_routed.dat.tmp/collision_avoidance_car.apa ...
#
% Begin Save power constraints data ... (date=11/09 04:56:46, mem=1031.5M)
% End Save power constraints data ... (date=11/09 04:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.5M, current mem=1031.5M)
default_rc_corner
Generated self-contained design 07_routed.dat.tmp
#% End save design ... (date=11/09 04:56:49, total cpu=0:00:03.1, real=0:00:05.0, peak res=1031.5M, current mem=1029.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_routing/timing_setup_post_routing.rpt
#################################################################################
# Design Stage: PostRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'collision_avoidance_car' of instances=736 and nets=845 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design collision_avoidance_car.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1451.520M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1458.3)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 824
End delay calculation. (MEM=1531.29 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1504.21 CPU=0:00:01.3 REAL=0:00:01.0)
<CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_post_routing/timing_hold_post_routing.rpt
#################################################################################
# Design Stage: PostRoute
# Design Name: collision_avoidance_car
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1488)
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 824
End delay calculation. (MEM=1504.21 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1504.21 CPU=0:00:00.1 REAL=0:00:01.0)
<CMD> report_area -detail > ./reports/post_routing/area_post_routing.rpt
<CMD> report_power -outfile ./reports/post_routing/power_post_routing.rpt
Using Power View: view1.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT)
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 10%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 20%

Finished Activity Propagation
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT)
 ... Calculating switching power
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 10%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 20%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 30%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 40%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 50%
 ... Calculating internal and leakage power
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 60%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 70%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 80%
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT): 90%

Finished Calculating power
2025-Nov-09 04:56:51 (2025-Nov-08 23:26:51 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.39908547 	   43.2760%
Total Switching Power:       0.46755271 	   50.7005%
Total Leakage Power:         0.05554776 	    6.0235%
Total Power:                 0.92218593
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)


Output file is ./reports/post_routing/power_post_routing.rpt.
<CMD> reportWire > ./reports/post_routing/wire_post_routing.rpt
<CMD> reportRoute > ./reports/post_routing/route_post_routing.rpt
*** Statistics for net list collision_avoidance_car ***
Number of cells      = 736
Number of nets       = 824
Number of tri-nets   = 0
Number of degen nets = 0
Number of pins       = 3135
Number of i/os       = 93

Number of nets with    2 terms = 392 (47.6%)
Number of nets with    3 terms = 205 (24.9%)
Number of nets with    4 terms = 132 (16.0%)
Number of nets with    5 terms = 51 (6.2%)
Number of nets with    6 terms = 5 (0.6%)
Number of nets with    7 terms = 3 (0.4%)
Number of nets with    8 terms = 4 (0.5%)
Number of nets with    9 terms = 5 (0.6%)
Number of nets with >=10 terms = 27 (3.3%)

*** 67 Primitives used:
Primitive MXI2XL (6 insts)
Primitive NAND4XL (1 insts)
Primitive SDFFRHQX8 (71 insts)
Primitive DLY1X1 (3 insts)
Primitive OAI2BB1XL (1 insts)
Primitive NOR3BXL (1 insts)
Primitive OR3X1 (2 insts)
Primitive AOI21XL (1 insts)
Primitive AOI22X1 (1 insts)
Primitive NOR2BXL (1 insts)
Primitive NOR2XL (48 insts)
Primitive INVX1 (16 insts)
Primitive SDFFSHQX1 (2 insts)
Primitive NOR4X1 (3 insts)
Primitive CLKBUFX4 (1 insts)
Primitive OR3XL (1 insts)
Primitive SDFFRXL (1 insts)
Primitive NOR4BX1 (2 insts)
Primitive NOR3X1 (11 insts)
Primitive AO21X1 (3 insts)
Primitive NAND3BX1 (5 insts)
Primitive ADDFXL (34 insts)
Primitive INVXL (13 insts)
Primitive NOR3BX1 (3 insts)
Primitive AOI21X1 (33 insts)
Primitive OAI32X1 (1 insts)
Primitive OAI21XL (2 insts)
Primitive OAI22X1 (4 insts)
Primitive NOR2BX1 (30 insts)
Primitive ADDHX1 (1 insts)
Primitive OA21XL (16 insts)
Primitive SDFFRHQX1 (115 insts)
Primitive NAND2XL (95 insts)
Primitive NAND3X1 (7 insts)
Primitive ADDFX1 (39 insts)
Primitive XNOR2XL (2 insts)
Primitive OAI211XL (1 insts)
Primitive NAND2BX1 (12 insts)
Primitive AOI211X1 (4 insts)
Primitive CLKINVX1 (41 insts)
Primitive OA21X1 (5 insts)
Primitive OAI31X1 (1 insts)
Primitive OAI221X1 (2 insts)
Primitive CLKBUFX16 (2 insts)
Primitive OAI21X1 (26 insts)
Primitive AOI222XL (1 insts)
Primitive CLKBUFX6 (2 insts)
Primitive CLKBUFX3 (2 insts)
Primitive OR4XL (1 insts)
Primitive DLY1X4 (1 insts)
Primitive XNOR2X1 (3 insts)
Primitive INVX4 (1 insts)
Primitive OAI211X1 (9 insts)
Primitive AOI33XL (1 insts)
Primitive AND2X1 (16 insts)
Primitive AOI2BB1X1 (4 insts)
Primitive OR2X1 (3 insts)
Primitive OAI222XL (1 insts)
Primitive CLKXOR2X1 (3 insts)
Primitive INVX12 (2 insts)
Primitive CLKBUFX12 (4 insts)
Primitive NAND4BXL (2 insts)
Primitive AOI2BB1XL (1 insts)
Primitive OR2XL (1 insts)
Primitive NAND3X2 (1 insts)
Primitive CLKBUFX2 (3 insts)
Primitive OAI2BB1X1 (4 insts)
************
*** Net length and connection length statistics (cell collision_avoidance_car) ***

Total net length = 1.291e+04 (6.650e+03 6.263e+03)

Avg net length = 1.567e+01 (sigma = 1.993e+01)
Sqrt of avg square net length = 2.536e+01

Avg connection length = 5.588e+00 (sigma = 4.842e+00)
Sqrt of avg square connection length = 7.393e+00

Net and connection length distribution:

[length   range   ]      #net #connection
[0.00e+00 5.80e+00]:      156      413
[5.80e+00 1.16e+01]:      329      293
[1.16e+01 1.74e+01]:      155       77
[1.74e+01 2.32e+01]:       81       23
[2.32e+01 2.90e+01]:       28        9
[2.90e+01 3.48e+01]:       18        4
[3.48e+01 4.06e+01]:        8        1
[4.06e+01 4.64e+01]:       11        0
[4.64e+01 5.22e+01]:        4        0
[5.22e+01 5.80e+01]:        4        2
[5.80e+01 6.38e+01]:        6        1
[6.38e+01 6.96e+01]:        3        1
[7.54e+01 8.12e+01]:        1        0
[8.70e+01 9.28e+01]:        3        0
[9.28e+01 9.86e+01]:        4        0
[9.86e+01 1.04e+02]:        2        0
[1.04e+02 1.10e+02]:        2        0
[1.22e+02 1.28e+02]:        1        0
[1.28e+02 1.33e+02]:        1        0
[1.33e+02 1.39e+02]:        1        0
[1.39e+02 1.45e+02]:        1        0
[1.45e+02 1.51e+02]:        1        0
[1.57e+02 1.62e+02]:        4        0


Total number of long connections = 0
Io: nrCon=0


Total length: 1.663e+04um, number of vias: 5765
M1(H) length: 6.829e+02um, number of vias: 3062
M2(V) length: 6.943e+03um, number of vias: 2277
M3(H) length: 7.076e+03um, number of vias: 416
M4(V) length: 1.860e+03um, number of vias: 10
M5(H) length: 7.192e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um

<CMD> streamOut ./gds/cac_high_util.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 32
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    117                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    164                           Metal8
    27                              Via1
    8                             Metal1
    33                            Metal2
    109                             Via5
    10                            Metal1
    86                              Via4
    50                            Metal3
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    9                             Metal1
    28                              Via1
    85                              Via4
    142                           Metal7
    4                               Cont
    138                           Metal7
    5                               Cont
    12                            Metal1
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    55                            Metal3
    113                           Metal6
    56                            Metal3
    57                            Metal3
    114                           Metal6
    58                            Metal3
    115                           Metal6
    59                            Metal3
    116                           Metal6
    65                              Via3
    66                              Via3
    67                              Via3
    68                              Via3
    75                            Metal4
    76                            Metal4
    77                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    87                              Via4
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    42                            Metal2
    41                            Metal2
    40                            Metal2
    18                            Metal1
    20                            Metal1
    60                            Metal3
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    123                           Metal6
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            736

Ports/Pins                            21
    metal layer Metal2                11
    metal layer Metal3                10

Nets                                8757
    metal layer Metal1               600
    metal layer Metal2              5216
    metal layer Metal3              2562
    metal layer Metal4               370
    metal layer Metal5                 9

    Via Instances                   5765

Special Nets                         171
    metal layer Metal1               123
    metal layer Metal8                24
    metal layer Metal9                24

    Via Instances                   3574

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 918
    metal layer Metal1               126
    metal layer Metal2               581
    metal layer Metal3               203
    metal layer Metal4                 5
    metal layer Metal5                 1
    metal layer Metal9                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> fit

*** Memory Usage v#1 (Current mem = 1517.219M, initial mem = 273.969M) ***
*** Message Summary: 1969 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:03:47, real=0:06:17, mem=1517.2M) ---
