static void F_1\r\n( T_1 * V_1 , struct V_2 * V_3 [] )\r\n{\r\nstruct V_2 * V_4 ;\r\nV_4 = V_3 [ ( ( V_1 -> V_5 != 1 ) << 1 ) + ( V_1 -> V_6 != V_7 ) ] ;\r\nwhile ( V_4 -> V_4 != - 1 ) {\r\nF_2 ( V_1 , V_4 -> V_4 , V_4 -> V_8 ) ;\r\nV_4 ++ ;\r\n}\r\n}\r\nstatic void F_3\r\n( T_1 * V_1 , unsigned int V_9 , unsigned int V_10 , unsigned int V_11 )\r\n{\r\nint V_12 ;\r\nV_12 = F_4 ( V_1 , V_9 ) ;\r\nV_12 = ( V_12 & ~ V_10 ) | ( V_11 & V_10 ) ;\r\nF_2 ( V_1 , V_9 , V_12 ) ;\r\n}\r\nstatic void F_5\r\n( int V_13 , unsigned long V_14 , int V_15 , int V_16 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nif ( V_1 -> V_18 ) {\r\nV_1 -> V_19 = V_14 ;\r\nV_1 -> V_20 = V_15 ;\r\nV_1 -> V_21 = V_16 ;\r\nV_1 -> V_22 = V_23 ;\r\n} else {\r\nV_1 -> V_24 = V_14 ;\r\nV_1 -> V_25 = V_15 ;\r\nV_1 -> V_26 = V_16 ;\r\nV_1 -> V_27 = V_23 ;\r\n}\r\n}\r\nstatic void F_6\r\n( int V_13 , unsigned long V_14 , int V_28 , int V_16 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nV_1 -> V_24 = V_14 ;\r\nV_1 -> V_25 = V_28 ;\r\nV_1 -> V_26 = V_16 ;\r\nV_1 -> V_27 = V_29 ;\r\n}\r\nstatic int F_7 ( int clock , int V_30 , int * V_31 , int * V_32 )\r\n{\r\nint V_33 ;\r\nint V_34 , V_35 ;\r\nint V_36 ;\r\nV_34 = * V_31 ;\r\nV_33 = ( clock + V_34 / 2 ) / V_34 ;\r\nV_36 = V_30 - V_33 ;\r\nif ( V_36 > V_30 - 1 ) {\r\nV_36 = V_30 - 1 ;\r\nV_33 = V_30 - V_36 ;\r\n}\r\n* V_31 = clock / V_33 ;\r\nV_35 = V_34 - * V_31 ;\r\nif ( V_35 < 0 ) V_35 = - V_35 ;\r\n* V_32 = V_35 ;\r\nreturn V_36 ;\r\n}\r\nstatic int F_8\r\n( int V_37 , int V_38 , int V_39 , int V_40 , int * V_41 , int * V_31 )\r\n{\r\nint V_42 = * V_31 , V_43 = * V_31 ;\r\nint V_44 , V_45 ;\r\nint V_46 , V_47 ;\r\nint V_36 ;\r\nV_44 = F_7 ( V_37 , V_38 , & V_42 , & V_46 ) ;\r\nV_45 = F_7 ( V_39 , V_40 , & V_43 , & V_47 ) ;\r\nif ( V_46 < V_47 ) {\r\n* V_41 = V_44 ;\r\n* V_31 = V_42 ;\r\nV_36 = 1 ;\r\n} else {\r\n* V_41 = 0x80 | V_45 ;\r\n* V_31 = V_43 ;\r\nV_36 = 2 ;\r\n}\r\nreturn V_36 ;\r\n}\r\nstatic void F_9 ( T_1 * V_1 , int * V_31 , int * V_41 )\r\n{\r\nint V_35 = 0 , div ;\r\nif ( V_1 -> V_18 ) {\r\nif ( V_1 -> V_48 == V_49 ) {\r\ndiv = 0x80 | F_7 ( 795500 , 256 , V_31 , & V_35 ) ;\r\n} else {\r\ndiv = 0x80 | F_7 ( 795500 , 128 , V_31 , & V_35 ) ;\r\n}\r\n} else if( V_1 -> V_50 & V_51 ) {\r\nif ( V_1 -> V_48 == V_49 ) {\r\nF_8 ( 397700 , 128 , 795500 , 256 ,\r\n& div , V_31 ) ;\r\n} else {\r\nF_8 ( V_52 , 128 , V_53 , 256 ,\r\n& div , V_31 ) ;\r\n}\r\n} else {\r\nif ( * V_31 > 22000 ) {\r\ndiv = 0x80 | F_7 ( V_54 , 256 , V_31 , & V_35 ) ;\r\n} else {\r\ndiv = 0x00 | F_7 ( V_55 , 128 , V_31 , & V_35 ) ;\r\n}\r\n}\r\n* V_41 = div ;\r\n}\r\nstatic void F_10 ( T_1 * V_1 , int V_56 )\r\n{\r\nint V_34 ;\r\nint div , V_45 ;\r\nF_9 ( V_1 , & ( V_1 -> V_34 ) , & div ) ;\r\n#ifdef F_11\r\nF_12 ( V_57 L_1 , V_56 , V_1 -> V_34 , div ) ;\r\n#endif\r\nV_34 = ( V_1 -> V_34 * 9 ) / 20 ;\r\nV_45 = 256 - 7160000 / ( V_34 * 82 ) ;\r\nif ( ! V_1 -> V_18 ) V_56 = 1 ;\r\nif ( V_56 == 1 ) {\r\nF_2 ( V_1 , 0xa1 , div ) ;\r\nF_2 ( V_1 , 0xa2 , V_45 ) ;\r\n} else {\r\nF_13 ( V_1 , 0x70 , div ) ;\r\nF_2 ( V_1 , 0xa2 , V_45 ) ;\r\nF_13 ( V_1 , 0x72 , V_45 ) ;\r\n}\r\n}\r\nstatic int F_14 ( int V_13 , int V_58 , int V_59 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nF_10 ( V_1 , 1 ) ;\r\nF_15 ( V_1 , V_60 ) ;\r\nF_2 ( V_1 , 0xb8 , 0x0e ) ;\r\nF_3 ( V_1 , 0xa8 , 0x03 , 3 - V_1 -> V_5 ) ;\r\nF_2 ( V_1 , 0xb9 , 2 ) ;\r\nF_1 ( V_1 , V_61 ) ;\r\nF_3 ( V_1 , 0xb1 , 0xf0 , 0x50 ) ;\r\nF_3 ( V_1 , 0xb2 , 0xf0 , 0x50 ) ;\r\nV_1 -> V_62 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( int V_13 , int V_58 , int V_59 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nF_17 ( V_1 ) ;\r\nF_10 ( V_1 , 1 ) ;\r\nF_2 ( V_1 , 0xb8 , 4 ) ;\r\nF_3 ( V_1 , 0xa8 , 0x03 , 3 - V_1 -> V_5 ) ;\r\nF_2 ( V_1 , 0xb9 , 2 ) ;\r\nF_1 ( V_1 , V_63 ) ;\r\nF_3 ( V_1 , 0xb1 , 0xf0 , 0x50 ) ;\r\nF_3 ( V_1 , 0xb2 , 0xf0 , 0x50 ) ;\r\nF_15 ( V_1 , V_64 ) ;\r\nV_1 -> V_62 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( int V_13 , int V_58 , int V_59 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nunsigned char V_6 ;\r\nF_19 ( V_1 , 0x78 , 0xd0 , 0xd0 ) ;\r\nF_10 ( V_1 , 2 ) ;\r\nV_6 = F_20 ( V_1 , 0x7a ) & 0x18 ;\r\nif ( V_1 -> V_5 != 1 ) V_6 |= 0x02 ;\r\nif ( V_1 -> V_6 != V_7 ) V_6 |= 0x05 ;\r\nV_6 |= 0x60 ;\r\nF_13 ( V_1 , 0x7a , V_6 ) ;\r\nF_21 ( V_1 , V_65 ) ;\r\nV_1 -> V_62 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( int V_13 , int V_58 , int V_59 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\n#ifdef F_11\r\nF_12 ( V_57 L_2\r\n, V_17 [ V_13 ] -> V_66 -> V_67 , V_17 [ V_13 ] -> V_68 -> V_67 ) ;\r\n#endif\r\nif ( V_1 -> V_18 ) {\r\nreturn F_18 ( V_13 , V_58 , V_59 ) ;\r\n} else {\r\nreturn F_16 ( V_13 , V_58 , V_59 ) ;\r\n}\r\n}\r\nstatic void F_23 ( int V_13 )\r\n{\r\nunsigned long V_69 ;\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nF_24 ( & V_1 -> V_70 , V_69 ) ;\r\nF_17 ( V_1 ) ;\r\nF_25 ( & V_1 -> V_70 , V_69 ) ;\r\nif ( V_1 -> V_18 ) F_19 ( V_1 , 0x78 , 0x03 , 0x00 ) ;\r\n}\r\nstatic void F_26\r\n( int V_13 , unsigned long V_14 , int V_15 , int V_16 )\r\n{\r\nint V_28 = V_15 ;\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nshort V_71 = - V_15 ;\r\nif ( V_17 [ V_13 ] -> V_68 -> V_67 > 3 ) V_28 >>= 1 ;\r\nV_28 -- ;\r\nV_1 -> V_27 = V_29 ;\r\nF_2 ( V_1 , 0xa4 , ( unsigned char ) ( ( unsigned short ) V_71 & 0xff ) ) ;\r\nF_2 ( V_1 , 0xa5 , ( unsigned char ) ( ( ( unsigned short ) V_71 >> 8 ) & 0xff ) ) ;\r\nF_3 ( V_1 , 0xb8 , 0x0f , 0x0f ) ;\r\nV_1 -> V_72 = 1 ;\r\n}\r\nstatic void F_27\r\n( int V_13 , unsigned long V_14 , int V_15 , int V_16 )\r\n{\r\nint V_28 = V_15 ;\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nshort V_71 = - V_15 ;\r\nif ( V_17 [ V_13 ] -> V_66 -> V_67 > 3 )\r\nV_28 >>= 1 ;\r\nV_28 -- ;\r\nV_1 -> V_27 = V_23 ;\r\nF_2 ( V_1 , 0xa4 , ( unsigned char ) ( ( unsigned short ) V_71 & 0xff ) ) ;\r\nF_2 ( V_1 , 0xa5 , ( unsigned char ) ( ( ( unsigned short ) V_71 >> 8 ) & 0xff ) ) ;\r\nF_3 ( V_1 , 0xb8 , 0x05 , 0x05 ) ;\r\nV_1 -> V_72 = 1 ;\r\n}\r\nstatic void F_28\r\n( int V_13 , unsigned long V_14 , int V_15 , int V_16 )\r\n{\r\nint V_28 = V_15 ;\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nshort V_71 = - V_15 ;\r\nif ( V_17 [ V_13 ] -> V_66 -> V_67 > 3 ) V_28 >>= 1 ;\r\nV_28 -- ;\r\nF_13 ( V_1 , 0x74 , ( unsigned char ) ( ( unsigned short ) V_71 & 0xff ) ) ;\r\nF_13 ( V_1 , 0x76 , ( unsigned char ) ( ( ( unsigned short ) V_71 >> 8 ) & 0xff ) ) ;\r\nF_19 ( V_1 , 0x78 , 0x03 , 0x03 ) ;\r\nV_1 -> V_22 = V_23 ;\r\nV_1 -> V_73 = 1 ;\r\n}\r\nstatic void F_29\r\n( int V_13 , unsigned long V_14 , int V_15 , int V_16 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nif ( V_1 -> V_18 ) {\r\nF_28 ( V_13 , V_14 , V_15 , V_16 ) ;\r\n} else {\r\nF_27 ( V_13 , V_14 , V_15 , V_16 ) ;\r\n}\r\n}\r\nstatic void F_30 ( int V_13 , int V_6 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nint V_74 = V_6 & V_1 -> V_22 ;\r\nV_6 &= V_1 -> V_27 ;\r\nif ( ! V_6 && ! V_74 ) {\r\nF_15 ( V_1 , 0xd0 ) ;\r\n}\r\nif ( V_6 ) {\r\nswitch ( V_1 -> V_27 )\r\n{\r\ncase V_29 :\r\nF_26 ( V_13 , V_1 -> V_24 , V_1 -> V_25 ,\r\nV_1 -> V_26 ) ;\r\nbreak;\r\ncase V_23 :\r\nF_29 ( V_13 , V_1 -> V_24 , V_1 -> V_25 ,\r\nV_1 -> V_26 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_74 ) {\r\nswitch ( V_1 -> V_22 ) {\r\ncase V_29 :\r\nF_26 ( V_13 , V_1 -> V_19 , V_1 -> V_20 ,\r\nV_1 -> V_21 ) ;\r\nbreak;\r\ncase V_23 :\r\nF_29 ( V_13 , V_1 -> V_19 , V_1 -> V_20 ,\r\nV_1 -> V_21 ) ;\r\nbreak;\r\n}\r\n}\r\nV_1 -> V_62 = V_6 | V_74 ;\r\n}\r\nstatic int F_31 ( int V_13 , int V_34 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nint V_75 , V_76 , V_77 ;\r\nif ( V_34 > 0 ) {\r\nV_75 = ( V_1 -> V_18 ? 6215 : 5000 ) ;\r\nV_76 = ( V_1 -> V_18 ? 44100 : 48000 ) ;\r\nif ( V_34 < V_75 ) V_34 = V_75 ;\r\nif ( V_34 > V_76 ) V_34 = V_76 ;\r\nF_9 ( V_1 , & V_34 , & V_77 ) ;\r\nV_1 -> V_34 = V_34 ;\r\n}\r\nreturn V_1 -> V_34 ;\r\n}\r\nstatic unsigned int F_32 ( int V_13 , unsigned int V_6 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nif ( V_6 != 0 ) {\r\nif ( V_6 == V_7 || V_6 == V_78 ) {\r\nV_1 -> V_6 = V_6 ;\r\n} else {\r\nV_1 -> V_6 = V_7 ;\r\n}\r\n}\r\nreturn V_1 -> V_6 ;\r\n}\r\nstatic short F_33 ( int V_13 , short V_5 )\r\n{\r\nT_1 * V_1 = V_17 [ V_13 ] -> V_1 ;\r\nif ( V_5 == 1 || V_5 == 2 ) V_1 -> V_5 = V_5 ;\r\nreturn V_1 -> V_5 ;\r\n}\r\nstruct V_79 * F_34\r\n( T_1 * V_1 , int * V_80 , int * V_81 )\r\n{\r\n* V_80 = V_82 ;\r\n* V_81 |= V_78 ;\r\nif ( V_1 -> V_18 ) {\r\nint V_83 ;\r\nV_83 = V_1 -> V_84 ;\r\nV_1 -> V_84 = V_1 -> V_85 ;\r\nV_1 -> V_85 = V_83 ;\r\n* V_80 |= V_86 ;\r\n}\r\nreturn & V_87 ;\r\n}\r\nstatic void F_35\r\n( char * V_88 , int V_13 , int V_72 , unsigned char V_89 , int V_27 )\r\n{\r\nif ( ! V_72 || ! V_89 ) return;\r\n#ifdef F_11\r\nF_12 ( V_57 L_3 , V_88 , V_27 ) ;\r\n#endif\r\nswitch ( V_27 ) {\r\ncase V_23 :\r\nF_36 ( V_13 , 1 ) ;\r\nbreak;\r\ncase V_29 :\r\nF_37 ( V_13 ) ;\r\nbreak;\r\ncase V_90 :\r\nbreak;\r\ndefault: ;\r\n}\r\n}\r\nvoid F_38 ( T_1 * V_1 )\r\n{\r\nint V_91 ;\r\nunsigned char V_92 ;\r\nif ( V_1 -> V_48 == V_93 ) {\r\nV_92 = F_20 ( V_1 , 0x7f ) >> 4 ;\r\n} else {\r\nV_92 = 0xff ;\r\n}\r\n#ifdef F_11\r\nF_12 ( V_57 L_4 , ( int ) V_92 ) ;\r\n#endif\r\nF_35\r\n( L_5\r\n, V_1 -> V_13 , V_1 -> V_72 , V_92 & 0x01 , V_1 -> V_27 ) ;\r\nF_35\r\n( L_6\r\n, V_1 -> V_13 , V_1 -> V_73 , V_92 & 0x02 , V_1 -> V_22 ) ;\r\nif ( V_1 -> V_48 == V_93 && ( V_92 & 0x02 ) ) {\r\nF_19 ( V_1 , 0x7a , 0x80 , 0x00 ) ;\r\n}\r\nif ( V_92 & 0x01 ) {\r\nV_91 = F_39 ( V_94 ) ;\r\n}\r\n}\r\nstatic void F_40 ( T_1 * V_1 )\r\n{\r\nF_15 ( V_1 , 0xc6 ) ;\r\n}\r\nstatic int F_2 ( T_1 * V_1 , unsigned char V_9 , unsigned char V_8 )\r\n{\r\n#ifdef F_11\r\nF_12 ( V_57 L_7 , V_9 , V_8 ) ;\r\n#endif\r\nif ( ! F_15 ( V_1 , V_9 ) )\r\nreturn 0 ;\r\nreturn F_15 ( V_1 , V_8 ) ;\r\n}\r\nstatic int F_4 ( T_1 * V_1 , unsigned char V_9 )\r\n{\r\nif ( ! F_15 ( V_1 , 0xc0 ) ) return - 1 ;\r\nif ( ! F_15 ( V_1 , V_9 ) ) return - 1 ;\r\nreturn F_41 ( V_1 ) ;\r\n}\r\nint F_42 ( T_1 * V_1 )\r\n{\r\nint V_95 ;\r\n#ifdef F_11\r\nF_12 ( V_57 L_8 ) ;\r\nF_43 ( V_1 ) ;\r\n#endif\r\nF_44 ( F_12 ( L_9 ) ) ;\r\nF_45 ( 3 , V_96 ) ;\r\nF_46 ( 10 ) ;\r\nF_45 ( 0 , V_96 ) ;\r\nF_46 ( 30 ) ;\r\nfor ( V_95 = 0 ; V_95 < 1000 && ! ( F_39 ( V_94 ) & 0x80 ) ; V_95 ++ ) ;\r\nif ( F_39 ( V_97 ) != 0xAA ) {\r\nF_47 ( F_12 ( L_10 ) ) ;\r\nreturn 0 ;\r\n}\r\nF_40 ( V_1 ) ;\r\nF_44 ( F_12 ( L_11 ) ) ;\r\n#ifdef F_48\r\nF_12 ( V_57 L_12 ) ;\r\nF_43 ( V_1 ) ;\r\n#endif\r\nreturn 1 ;\r\n}\r\nstatic int F_49 ( int V_98 )\r\n{\r\nswitch ( V_98 ) {\r\ncase 2 :\r\ncase 9 :\r\nreturn 0 ;\r\ncase 5 :\r\nreturn 1 ;\r\ncase 7 :\r\nreturn 2 ;\r\ncase 10 :\r\nreturn 3 ;\r\ndefault:\r\nF_12 ( V_99 L_13 , V_98 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nstatic int F_50 ( T_1 * V_1 )\r\n{\r\nint V_100 ;\r\nif ( ( V_100 = F_49 ( V_1 -> V_98 ) ) == - 1 ) return 0 ;\r\nif ( ! F_2 ( V_1 , 0xb1 , 0x50 | ( V_100 << 2 ) ) ) {\r\nF_12 ( V_99 L_14 ) ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_51 ( T_1 * V_1 )\r\n{\r\nint V_100 ;\r\nif ( ( V_100 = F_49 ( V_1 -> V_98 ) ) == - 1 ) return;\r\nF_19 ( V_1 , 0x7f , 0x0f , 0x01 | ( ( V_100 + 1 ) << 1 ) ) ;\r\n}\r\nstatic int F_52 ( T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_48 == V_93 ) F_51 ( V_1 ) ;\r\nreturn F_50 ( V_1 ) ;\r\n}\r\nstatic void F_53 ( T_1 * V_1 )\r\n{\r\nint V_101 , V_102 ;\r\nV_101 = F_20 ( V_1 , 0x64 ) ;\r\nF_13 ( V_1 , 0x64 , ~ V_101 ) ;\r\nV_102 = F_20 ( V_1 , 0x64 ) ^ ~ V_101 ;\r\nF_13 ( V_1 , 0x64 , V_101 ) ;\r\nV_101 ^= F_20 ( V_1 , 0x64 ) ;\r\nF_12 ( V_57 L_15 , ( V_101 & 0x0ff ) , ( V_102 & 0x0ff ) ) ;\r\n}\r\nstatic unsigned int F_54 ( T_1 * V_1 )\r\n{\r\nunsigned int V_11 ;\r\nunsigned long V_69 ;\r\nF_24 ( & V_1 -> V_70 , V_69 ) ;\r\nF_45 ( ( ( unsigned char ) ( 0x40 & 0xff ) ) , V_103 ) ;\r\nF_46 ( 20 ) ;\r\nV_11 = F_39 ( V_104 ) << 8 ;\r\nF_46 ( 20 ) ;\r\nV_11 |= F_39 ( V_104 ) ;\r\nF_46 ( 20 ) ;\r\nF_25 ( & V_1 -> V_70 , V_69 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic int F_55 ( T_1 * V_1 , int V_9 , int V_105 )\r\n{\r\nint V_101 , V_102 , V_106 ;\r\nV_101 = F_20 ( V_1 , V_9 ) ;\r\nV_102 = V_101 ^ V_105 ;\r\nF_13 ( V_1 , V_9 , V_102 ) ;\r\nV_106 = F_20 ( V_1 , V_9 ) ;\r\nF_13 ( V_1 , V_9 , V_101 ) ;\r\nreturn ( V_102 == V_106 ) ;\r\n}\r\nint F_56 ( T_1 * V_1 , struct V_107 * V_108 )\r\n{\r\nunsigned char V_109 ;\r\nint V_110 = 0 , V_111 = 0 ;\r\nint V_112 ;\r\nstatic char V_113 [ 100 ] , V_114 [ 10 ] ;\r\nF_15 ( V_1 , 0xe7 ) ;\r\nfor ( V_112 = 1000 ; V_112 ; V_112 -- ) {\r\nif ( F_39 ( V_94 ) & 0x80 ) {\r\nif ( V_110 == 0 ) {\r\nV_110 = F_39 ( V_97 ) ;\r\n} else {\r\nV_111 = F_39 ( V_97 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_110 == 0 ) return 0 ;\r\nif ( V_110 == 0x48 && ( V_111 & 0xf0 ) == 0x80 ) {\r\nsprintf ( V_113 , L_16 ,\r\nV_111 & 0x0f ) ;\r\nV_108 -> V_113 = V_113 ;\r\nV_1 -> V_115 = V_116 ;\r\nreturn 1 ;\r\n}\r\nV_1 -> V_115 = V_117 ;\r\nV_1 -> V_48 = V_111 & 0x0f ;\r\nif ( V_110 == 0x68 && ( V_111 & 0xf0 ) == 0x80 ) {\r\nchar * V_118 = NULL ;\r\nint V_48 = - 1 ;\r\nswitch ( V_1 -> V_119 . V_120 ) {\r\ncase V_121 :\r\ncase V_122 :\r\nbreak;\r\ncase 688 :\r\nV_48 = 0x00 ;\r\nbreak;\r\ncase 1688 :\r\nV_48 = 0x08 ;\r\nbreak;\r\ncase 1868 :\r\nV_48 = V_123 ;\r\nbreak;\r\ncase 1869 :\r\nV_48 = V_124 ;\r\nbreak;\r\ncase 1788 :\r\nV_48 = V_125 ;\r\nbreak;\r\ncase 1878 :\r\nV_48 = V_126 ;\r\nbreak;\r\ncase 1879 :\r\nV_48 = V_127 ;\r\nbreak;\r\ncase 1887 :\r\nV_48 = V_93 ;\r\nbreak;\r\ncase 1888 :\r\nV_48 = V_49 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_99 L_17 , V_1 -> V_119 . V_120 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_48 != - 1 ) {\r\nV_1 -> V_48 = V_48 ;\r\nsprintf ( V_114 , L_18 , V_1 -> V_119 . V_120 ) ;\r\nV_118 = V_114 ;\r\n}\r\nif ( V_118 == NULL && ( V_111 & 0x0f ) < 8 ) {\r\nV_118 = L_19 ;\r\n}\r\n#ifdef F_57\r\nF_53 ( V_1 ) ;\r\n#endif\r\nif ( V_118 == NULL && V_1 -> V_119 . V_120 == V_122 ) {\r\nV_118 = L_20 ;\r\n}\r\nif ( V_118 == NULL ) {\r\nint type ;\r\ntype = F_54 ( V_1 ) ;\r\nswitch ( type ) {\r\ncase 0x1868 :\r\nV_118 = L_21 ;\r\nV_1 -> V_48 = V_123 ;\r\nbreak;\r\ncase 0x1869 :\r\nV_118 = L_22 ;\r\nV_1 -> V_48 = V_124 ;\r\nbreak;\r\ncase 0x1878 :\r\nV_118 = L_23 ;\r\nV_1 -> V_48 = V_126 ;\r\nbreak;\r\ncase 0x1879 :\r\nV_118 = L_24 ;\r\nV_1 -> V_48 = V_127 ;\r\nbreak;\r\ndefault:\r\nif ( ( type & 0x00ff ) != ( ( type >> 8 ) & 0x00ff ) ) {\r\nF_12 ( L_25 , type ) ;\r\n}\r\n}\r\n}\r\n#if 0\r\nif (chip == NULL && !ess_probe(devc, 0x64, (1 << 4))) {\r\n#endif\r\nif ( V_118 == NULL && F_55 ( V_1 , 0x64 , ( 1 << 2 ) ) ) {\r\nif ( F_55 ( V_1 , 0x70 , 0x7f ) ) {\r\nif ( F_55 ( V_1 , 0x64 , ( 1 << 5 ) ) ) {\r\nV_118 = L_26 ;\r\nV_1 -> V_48 = V_93 ;\r\n} else {\r\nV_118 = L_27 ;\r\nV_1 -> V_48 = V_49 ;\r\n}\r\n} else {\r\nV_118 = L_28 ;\r\nV_1 -> V_48 = V_125 ;\r\n}\r\n}\r\nif ( V_118 == NULL ) {\r\nV_118 = L_20 ;\r\n}\r\nF_12 ( V_57 L_29\r\n, V_118\r\n, ( V_1 -> V_119 . V_120 == V_121 || V_1 -> V_119 . V_120 == V_122\r\n? L_30\r\n: L_31\r\n)\r\n, ( V_1 -> V_119 . V_120 == V_122\r\n? L_32\r\n: L_33\r\n)\r\n) ;\r\nsprintf ( V_113 , L_34 , V_118 , V_111 & 0x0f ) ;\r\n} else {\r\nstrcpy ( V_113 , L_35 ) ;\r\n}\r\nswitch( V_1 -> V_48 ) {\r\ncase V_49 :\r\nV_1 -> V_50 |= V_51 ;\r\nbreak;\r\n}\r\nV_108 -> V_113 = V_113 ;\r\nF_17 ( V_1 ) ;\r\nV_109 = F_20 ( V_1 , 0x40 ) ;\r\nF_13 ( V_1 , 0x40 , V_109 | 0x03 ) ;\r\nif ( V_1 -> V_48 >= 8 ) {\r\nV_1 -> V_50 |= V_128 ;\r\n}\r\nF_17 ( V_1 ) ;\r\nreturn F_52 ( V_1 ) ;\r\n}\r\nstatic int F_58 ( T_1 * V_1 )\r\n{\r\nunsigned char V_109 , V_129 = 0 , V_130 ;\r\nint V_67 ;\r\n#ifdef F_48\r\nF_12 ( V_57 L_36\r\n, V_1 -> V_85 , V_1 -> V_84 , V_1 -> V_18 ) ;\r\n#endif\r\nV_67 = V_1 -> V_85 ;\r\nif ( V_67 > 3 || V_67 < 0 || V_67 == 2 ) {\r\nV_129 = 0 ;\r\nF_12 ( V_99 L_37 , V_67 ) ;\r\nreturn 0 ;\r\n} else {\r\nV_109 = 0x50 ;\r\nif ( V_67 == 3 ) {\r\nV_129 = 3 ;\r\n} else {\r\nV_129 = V_67 + 1 ;\r\n}\r\n}\r\nif ( ! F_2 ( V_1 , 0xb2 , V_109 | ( V_129 << 2 ) ) ) {\r\nF_12 ( V_99 L_38 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_1 -> V_18 ) {\r\nV_67 = V_1 -> V_84 ;\r\nV_130 = 0 ;\r\nif ( V_67 >= 0 ) {\r\nswitch ( V_67 ) {\r\ncase 0 :\r\nV_129 = 0x04 ;\r\nbreak;\r\ncase 1 :\r\nV_129 = 0x05 ;\r\nbreak;\r\ncase 3 :\r\nV_129 = 0x06 ;\r\nbreak;\r\ncase 5 :\r\nV_129 = 0x07 ;\r\nV_130 = 0x20 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_99 L_39 , V_67 ) ;\r\nreturn 0 ;\r\n}\r\nF_19 ( V_1 , 0x78 , 0x20 , V_130 ) ;\r\nF_19 ( V_1 , 0x7d , 0x07 , V_129 ) ;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nint F_59 ( T_1 * V_1 , struct V_107 * V_108 )\r\n{\r\nif ( V_1 -> V_115 != V_117 ) {\r\nF_12 ( V_57 L_40 ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_1 -> V_48 == V_93 ) {\r\nif ( V_108 -> V_131 != - 1 ) {\r\nV_1 -> V_84 = V_108 -> V_131 ;\r\n}\r\nif ( V_1 -> V_85 != V_1 -> V_84 && V_1 -> V_84 != - 1 ) {\r\nV_1 -> V_18 = 1 ;\r\n}\r\n}\r\nif ( ! F_58 ( V_1 ) ) {\r\nF_60 ( V_1 -> V_98 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int F_61 ( int V_48 )\r\n{\r\nswitch ( V_48 ) {\r\ncase V_93 :\r\nreturn 1 ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic void F_43 ( T_1 * V_1 )\r\n{\r\nint * V_132 = V_133 ;\r\nreturn;\r\nwhile ( * V_132 != 0 ) {\r\nF_12 ( V_57 L_41 , * V_132 , ( int ) ( F_20 ( V_1 , * V_132 ) ) ) ;\r\nV_132 ++ ;\r\n}\r\n}\r\nvoid F_13 ( T_1 * V_1 , unsigned int V_134 , unsigned int V_12 )\r\n{\r\nunsigned long V_69 ;\r\n#ifdef F_48\r\nF_12 ( V_57 L_42 , V_134 , V_12 ) ;\r\n#endif\r\nF_24 ( & V_1 -> V_70 , V_69 ) ;\r\nif ( V_134 >= 0xa0 ) {\r\nF_2 ( V_1 , V_134 , V_12 ) ;\r\n} else {\r\nF_45 ( ( ( unsigned char ) ( V_134 & 0xff ) ) , V_103 ) ;\r\nF_46 ( 20 ) ;\r\nF_45 ( ( ( unsigned char ) ( V_12 & 0xff ) ) , V_104 ) ;\r\nF_46 ( 20 ) ;\r\n}\r\nF_25 ( & V_1 -> V_70 , V_69 ) ;\r\n}\r\nunsigned int F_20 ( T_1 * V_1 , unsigned int V_134 )\r\n{\r\nunsigned int V_11 ;\r\nunsigned long V_69 ;\r\nF_24 ( & V_1 -> V_70 , V_69 ) ;\r\nif ( V_134 >= 0xa0 ) {\r\nV_11 = F_4 ( V_1 , V_134 ) ;\r\n} else {\r\nF_45 ( ( ( unsigned char ) ( V_134 & 0xff ) ) , V_103 ) ;\r\nF_46 ( 20 ) ;\r\nV_11 = F_39 ( V_104 ) ;\r\nF_46 ( 20 ) ;\r\n}\r\nF_25 ( & V_1 -> V_70 , V_69 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic void F_19\r\n( T_1 * V_1 , unsigned int V_9 , unsigned int V_10 , unsigned int V_11 )\r\n{\r\nint V_12 ;\r\nV_12 = F_20 ( V_1 , V_9 ) ;\r\nV_12 = ( V_12 & ~ V_10 ) | ( V_11 & V_10 ) ;\r\nF_13 ( V_1 , V_9 , V_12 ) ;\r\n}\r\nvoid F_62 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_135 = V_136 ;\r\nswitch ( V_1 -> V_48 ) {\r\ncase V_93 :\r\nV_1 -> V_137 = V_138 ;\r\nV_1 -> V_139 = V_140 ;\r\n#ifdef F_48\r\nF_12 ( V_57 L_43 , V_1 -> V_18 ) ;\r\n#endif\r\nif ( V_1 -> V_18 ) {\r\nV_1 -> V_141 = & V_142 ;\r\nV_1 -> V_143 = F_63 ( V_142 ) ;\r\n} else {\r\nV_1 -> V_141 = & V_144 ;\r\nV_1 -> V_143 = F_63 ( V_144 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nif ( V_1 -> V_48 < 8 ) {\r\nV_1 -> V_137 = V_145 ;\r\nV_1 -> V_139 = V_146 ;\r\nV_1 -> V_141 = & V_147 ;\r\nV_1 -> V_143 = F_63 ( V_147 ) ;\r\n} else {\r\nV_1 -> V_137 = V_148 ;\r\nV_1 -> V_139 = V_149 ;\r\nif ( V_1 -> V_48 < 0x10 ) {\r\nV_1 -> V_141 = & V_150 ;\r\nV_1 -> V_143 = F_63 ( V_147 ) ;\r\n} else {\r\nV_1 -> V_141 = & V_151 ;\r\nV_1 -> V_143 = F_63 ( V_151 ) ;\r\n}\r\n}\r\n}\r\n}\r\nint F_64 ( T_1 * V_1 , int V_13 , int V_152 , int V_153 )\r\n{\r\nif ( F_61 ( V_1 -> V_48 ) && ( V_1 -> V_154 & ( 1 << V_13 ) ) ) {\r\nF_65 ( V_1 , V_13 + V_155 , V_152 , V_153 ) ;\r\n}\r\nreturn F_65 ( V_1 , V_13 , V_152 , V_153 ) ;\r\n}\r\nvoid F_21 ( T_1 * V_1 , int V_13 )\r\n{\r\nint V_152 , V_153 , V_12 ;\r\nV_12 = V_1 -> V_156 [ V_13 ] ;\r\nV_152 = V_12 & 0x000000ff ;\r\nV_153 = ( V_12 & 0x0000ff00 ) >> 8 ;\r\nF_65 ( V_1 , V_13 , V_152 , V_153 ) ;\r\n}\r\nstatic int F_66 ( T_1 * V_1 , int V_10 )\r\n{\r\nint V_112 , V_157 , V_158 , V_159 ;\r\nint V_12 , V_152 , V_153 ;\r\n#ifdef F_48\r\nF_12 ( V_57 L_44 , V_10 ) ;\r\n#endif\r\nV_158 = V_1 -> V_154 ;\r\nV_159 = ( V_158 ^ V_10 ) ;\r\nfor ( V_112 = 0 ; V_112 < 32 ; V_112 ++ ) {\r\nV_157 = ( 1 << V_112 ) ;\r\nif ( V_159 & V_157 ) {\r\nif ( V_10 & V_157 ) {\r\nV_12 = V_1 -> V_156 [ V_112 ] ;\r\nV_152 = V_12 & 0x000000ff ;\r\nV_153 = ( V_12 & 0x0000ff00 ) >> 8 ;\r\n} else {\r\nV_152 = 0 ;\r\nV_153 = 0 ;\r\n}\r\nF_65 ( V_1 , V_112 + V_155 , V_152 , V_153 ) ;\r\n}\r\n}\r\nreturn V_10 ;\r\n}\r\nint F_67 ( T_1 * V_1 , int * V_10 )\r\n{\r\nif ( F_61 ( V_1 -> V_48 ) ) {\r\n* V_10 = F_66 ( V_1 , * V_10 ) ;\r\nreturn 1 ;\r\n} else {\r\nreturn 0 ;\r\n}\r\n}\r\nint F_68 ( T_1 * V_1 )\r\n{\r\nif ( F_61 ( V_1 -> V_48 ) ) {\r\nswitch ( V_1 -> V_48 ) {\r\ncase V_93 :\r\nF_19 ( V_1 , 0x7a , 0x18 , 0x08 ) ;\r\nF_19 ( V_1 , 0x1c , 0x07 , 0x07 ) ;\r\nbreak;\r\n}\r\nV_1 -> V_154 = V_1 -> V_139 ;\r\nF_66 ( V_1 , 0 ) ;\r\nV_1 -> V_154 = 0 ;\r\nreturn 1 ;\r\n} else {\r\nreturn 0 ;\r\n}\r\n}\r\nint F_69 ( T_1 * V_1 , struct V_107 * V_108 )\r\n{\r\nunsigned char V_109 , V_160 ;\r\nV_109 = F_20 ( V_1 , 0x40 ) & 0x03 ;\r\nif ( V_1 -> V_48 < 8 ) {\r\nF_13 ( V_1 , 0x40 , V_109 | 0x03 ) ;\r\nreturn 0 ;\r\n}\r\nV_160 = ( V_108 -> V_161 & 0x0f0 ) >> 4 ;\r\nif ( V_160 > 3 ) {\r\nF_13 ( V_1 , 0x40 , V_109 ) ;\r\nreturn 0 ;\r\n}\r\nV_109 |= V_160 << 3 ;\r\nV_160 = 1 ;\r\nswitch ( abs ( V_108 -> V_98 ) ) {\r\ncase 9 :\r\nV_160 = 0x4 ;\r\nbreak;\r\ncase 5 :\r\nV_160 = 0x5 ;\r\nbreak;\r\ncase 7 :\r\nV_160 = 0x6 ;\r\nbreak;\r\ncase 10 :\r\nV_160 = 0x7 ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nV_109 |= V_160 << 5 ;\r\nF_13 ( V_1 , 0x40 , V_109 | 0x03 ) ;\r\nreturn 1 ;\r\n}
