

================================================================
== Vitis HLS Report for 'yuv_filter'
================================================================
* Date:           Mon Nov  1 17:43:36 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   120038|  7372838|  1.200 ms|  73.728 ms|  120039|  7372839|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+-----------+-------+---------+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
        +----------------------+-----------+---------+---------+----------+-----------+-------+---------+---------+
        |grp_rgb2yuv_1_fu_126  |rgb2yuv_1  |    40011|  2457611|  0.400 ms|  24.576 ms|  40011|  2457611|       no|
        |grp_yuv_scale_fu_146  |yuv_scale  |    40009|  2457609|  0.400 ms|  24.576 ms|  40009|  2457609|       no|
        |grp_yuv2rgb_1_fu_164  |yuv2rgb_1  |    40013|  2457613|  0.400 ms|  24.576 ms|  40013|  2457613|       no|
        +----------------------+-----------+---------+---------+----------+-----------+-------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.40>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch1 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 7 'alloca' 'p_yuv_channels_ch1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch2 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 8 'alloca' 'p_yuv_channels_ch2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch3 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 9 'alloca' 'p_yuv_channels_ch3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%p_scale_channels_ch1 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 10 'alloca' 'p_scale_channels_ch1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%p_scale_channels_ch2 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 11 'alloca' 'p_scale_channels_ch2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%p_scale_channels_ch3 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 12 'alloca' 'p_scale_channels_ch3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_width_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_width" [yuv_filter.c:23]   --->   Operation 13 'read' 'in_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_height" [yuv_filter.c:23]   --->   Operation 14 'read' 'in_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.15ns)   --->   "%call_ret = call i32 @rgb2yuv.1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [yuv_filter.c:23]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ret = call i32 @rgb2yuv.1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [yuv_filter.c:23]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_yuv_width = extractvalue i32 %call_ret" [yuv_filter.c:23]   --->   Operation 17 'extractvalue' 'p_yuv_width' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_yuv_height = extractvalue i32 %call_ret" [yuv_filter.c:23]   --->   Operation 18 'extractvalue' 'p_yuv_height' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%V_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %V_scale"   --->   Operation 19 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%U_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %U_scale"   --->   Operation 20 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%Y_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Y_scale"   --->   Operation 21 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (2.15ns)   --->   "%call_ret2 = call i32 @yuv_scale, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i8 %Y_scale_read, i8 %U_scale_read, i8 %V_scale_read" [yuv_filter.c:24]   --->   Operation 22 'call' 'call_ret2' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ret2 = call i32 @yuv_scale, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i8 %Y_scale_read, i8 %U_scale_read, i8 %V_scale_read" [yuv_filter.c:24]   --->   Operation 23 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_scale_width = extractvalue i32 %call_ret2" [yuv_filter.c:24]   --->   Operation 24 'extractvalue' 'p_scale_width' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_scale_height = extractvalue i32 %call_ret2" [yuv_filter.c:24]   --->   Operation 25 'extractvalue' 'p_scale_height' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 26 [2/2] (2.15ns)   --->   "%call_ret1 = call i32 @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [yuv_filter.c:25]   --->   Operation 26 'call' 'call_ret1' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch2"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch3"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_width"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_height"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch1"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch2"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch3"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_width"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_height"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Y_scale"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %U_scale"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %V_scale"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [yuv_filter.c:25]   --->   Operation 54 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%out_width_ret = extractvalue i32 %call_ret1" [yuv_filter.c:25]   --->   Operation 55 'extractvalue' 'out_width_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_width, i16 %out_width_ret" [yuv_filter.c:25]   --->   Operation 56 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%out_height_ret = extractvalue i32 %call_ret1" [yuv_filter.c:25]   --->   Operation 57 'extractvalue' 'out_height_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_height, i16 %out_height_ret" [yuv_filter.c:25]   --->   Operation 58 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [yuv_filter.c:26]   --->   Operation 59 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_yuv_channels_ch1   (alloca       ) [ 0011100]
p_yuv_channels_ch2   (alloca       ) [ 0011100]
p_yuv_channels_ch3   (alloca       ) [ 0011100]
p_scale_channels_ch1 (alloca       ) [ 0011111]
p_scale_channels_ch2 (alloca       ) [ 0011111]
p_scale_channels_ch3 (alloca       ) [ 0011111]
in_width_read        (read         ) [ 0010000]
in_height_read       (read         ) [ 0010000]
call_ret             (call         ) [ 0000000]
p_yuv_width          (extractvalue ) [ 0001100]
p_yuv_height         (extractvalue ) [ 0001100]
V_scale_read         (read         ) [ 0000100]
U_scale_read         (read         ) [ 0000100]
Y_scale_read         (read         ) [ 0000100]
call_ret2            (call         ) [ 0000000]
p_scale_width        (extractvalue ) [ 0000011]
p_scale_height       (extractvalue ) [ 0000011]
spectopmodule_ln0    (spectopmodule) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000]
specinterface_ln0    (specinterface) [ 0000000]
call_ret1            (call         ) [ 0000000]
out_width_ret        (extractvalue ) [ 0000000]
write_ln25           (write        ) [ 0000000]
out_height_ret       (extractvalue ) [ 0000000]
write_ln25           (write        ) [ 0000000]
ret_ln26             (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2yuv.1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_scale"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv2rgb.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_yuv_channels_ch1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_yuv_channels_ch2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_yuv_channels_ch3_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_scale_channels_ch1_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_scale_channels_ch2_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_scale_channels_ch3_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_width_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_height_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="V_scale_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="U_scale_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Y_scale_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln25_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln25_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="16" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_rgb2yuv_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="0" index="3" bw="8" slack="0"/>
<pin id="131" dir="0" index="4" bw="16" slack="0"/>
<pin id="132" dir="0" index="5" bw="16" slack="0"/>
<pin id="133" dir="0" index="6" bw="8" slack="0"/>
<pin id="134" dir="0" index="7" bw="8" slack="0"/>
<pin id="135" dir="0" index="8" bw="8" slack="0"/>
<pin id="136" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_yuv_scale_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="4" bw="16" slack="1"/>
<pin id="152" dir="0" index="5" bw="16" slack="1"/>
<pin id="153" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="9" bw="8" slack="0"/>
<pin id="157" dir="0" index="10" bw="8" slack="0"/>
<pin id="158" dir="0" index="11" bw="8" slack="0"/>
<pin id="159" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_yuv2rgb_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="16" slack="1"/>
<pin id="170" dir="0" index="5" bw="16" slack="1"/>
<pin id="171" dir="0" index="6" bw="8" slack="0"/>
<pin id="172" dir="0" index="7" bw="8" slack="0"/>
<pin id="173" dir="0" index="8" bw="8" slack="0"/>
<pin id="174" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_yuv_width_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_width/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_yuv_height_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_height/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_scale_width_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_scale_width/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_scale_height_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_scale_height/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="out_width_ret_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_width_ret/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="out_height_ret_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_height_ret/6 "/>
</bind>
</comp>

<comp id="205" class="1005" name="in_width_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="in_height_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="p_yuv_width_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_width "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_yuv_height_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_height "/>
</bind>
</comp>

<comp id="225" class="1005" name="V_scale_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V_scale_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="U_scale_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U_scale_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="Y_scale_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y_scale_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_scale_width_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_scale_width "/>
</bind>
</comp>

<comp id="245" class="1005" name="p_scale_height_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_scale_height "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="82" pin="2"/><net_sink comp="126" pin=4"/></net>

<net id="142"><net_src comp="88" pin="2"/><net_sink comp="126" pin=5"/></net>

<net id="143"><net_src comp="58" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="144"><net_src comp="62" pin="1"/><net_sink comp="126" pin=7"/></net>

<net id="145"><net_src comp="66" pin="1"/><net_sink comp="126" pin=8"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="106" pin="2"/><net_sink comp="146" pin=9"/></net>

<net id="162"><net_src comp="100" pin="2"/><net_sink comp="146" pin=10"/></net>

<net id="163"><net_src comp="94" pin="2"/><net_sink comp="146" pin=11"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="182"><net_src comp="126" pin="9"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="126" pin="9"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="146" pin="12"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="146" pin="12"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="164" pin="9"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="203"><net_src comp="164" pin="9"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="208"><net_src comp="82" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="213"><net_src comp="88" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="218"><net_src comp="179" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="223"><net_src comp="183" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="228"><net_src comp="94" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="146" pin=11"/></net>

<net id="233"><net_src comp="100" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="146" pin=10"/></net>

<net id="238"><net_src comp="106" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="243"><net_src comp="187" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="248"><net_src comp="191" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="164" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {5 6 }
	Port: out_channels_ch2 | {5 6 }
	Port: out_channels_ch3 | {5 6 }
	Port: out_width | {6 }
	Port: out_height | {6 }
 - Input state : 
	Port: yuv_filter : in_channels_ch1 | {1 2 }
	Port: yuv_filter : in_channels_ch2 | {1 2 }
	Port: yuv_filter : in_channels_ch3 | {1 2 }
	Port: yuv_filter : in_width | {1 }
	Port: yuv_filter : in_height | {1 }
	Port: yuv_filter : Y_scale | {3 }
	Port: yuv_filter : U_scale | {3 }
	Port: yuv_filter : V_scale | {3 }
  - Chain level:
	State 1
	State 2
		p_yuv_width : 1
		p_yuv_height : 1
	State 3
	State 4
		p_scale_width : 1
		p_scale_height : 1
	State 5
	State 6
		out_width_ret : 1
		write_ln25 : 2
		out_height_ret : 1
		write_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          |    grp_rgb2yuv_1_fu_126   |    4    | 15.9993 |   512   |   557   |
|   call   |    grp_yuv_scale_fu_146   |    1    |   7.94  |   454   |   360   |
|          |    grp_yuv2rgb_1_fu_164   |    5    | 16.1186 |   512   |   433   |
|----------|---------------------------|---------|---------|---------|---------|
|          |  in_width_read_read_fu_82 |    0    |    0    |    0    |    0    |
|          | in_height_read_read_fu_88 |    0    |    0    |    0    |    0    |
|   read   |  V_scale_read_read_fu_94  |    0    |    0    |    0    |    0    |
|          |  U_scale_read_read_fu_100 |    0    |    0    |    0    |    0    |
|          |  Y_scale_read_read_fu_106 |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   write  |  write_ln25_write_fu_112  |    0    |    0    |    0    |    0    |
|          |  write_ln25_write_fu_119  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     p_yuv_width_fu_179    |    0    |    0    |    0    |    0    |
|          |    p_yuv_height_fu_183    |    0    |    0    |    0    |    0    |
|extractvalue|    p_scale_width_fu_187   |    0    |    0    |    0    |    0    |
|          |   p_scale_height_fu_191   |    0    |    0    |    0    |    0    |
|          |    out_width_ret_fu_195   |    0    |    0    |    0    |    0    |
|          |   out_height_ret_fu_200   |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    10   | 40.0579 |   1478  |   1350  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|p_scale_channels_ch1|  2048  |    0   |    0   |    0   |
|p_scale_channels_ch2|  2048  |    0   |    0   |    0   |
|p_scale_channels_ch3|  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch1 |  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch2 |  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch3 |  2048  |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |  12288 |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| U_scale_read_reg_230 |    8   |
| V_scale_read_reg_225 |    8   |
| Y_scale_read_reg_235 |    8   |
|in_height_read_reg_210|   16   |
| in_width_read_reg_205|   16   |
|p_scale_height_reg_245|   16   |
| p_scale_width_reg_240|   16   |
| p_yuv_height_reg_220 |   16   |
|  p_yuv_width_reg_215 |   16   |
+----------------------+--------+
|         Total        |   120  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_rgb2yuv_1_fu_126 |  p4  |   2  |  16  |   32   ||    9    |
| grp_rgb2yuv_1_fu_126 |  p5  |   2  |  16  |   32   ||    9    |
| grp_yuv_scale_fu_146 |  p9  |   2  |   8  |   16   ||    9    |
| grp_yuv_scale_fu_146 |  p10 |   2  |   8  |   16   ||    9    |
| grp_yuv_scale_fu_146 |  p11 |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   112  ||   7.94  ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   40   |  1478  |  1350  |    -   |
|   Memory  |  12288 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   120  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  12288 |   10   |   47   |  1598  |  1395  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
