

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j2'
================================================================
* Date:           Tue Sep  5 02:10:18 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j2    |       61|       61|        18|          4|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v58 = alloca i32 1"   --->   Operation 21 'alloca' 'v58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 22 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub_ln113_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub_ln113"   --->   Operation 23 'read' 'sub_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln110_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln110"   --->   Operation 24 'read' 'zext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inp_sumRow_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %inp_sumRow_load"   --->   Operation 25 'read' 'inp_sumRow_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln110_cast = zext i4 %zext_ln110_read"   --->   Operation 26 'zext' 'zext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %inp_sumRow_load_read, i32 %v58"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j2_1 = load i4 %j2" [kernel.cpp:111]   --->   Operation 30 'load' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln110_cast"   --->   Operation 31 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln111 = icmp_eq  i4 %j2_1, i4 12" [kernel.cpp:111]   --->   Operation 32 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln111 = add i4 %j2_1, i4 1" [kernel.cpp:111]   --->   Operation 34 'add' 'add_ln111' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc25.i.split, void %for.inc28.i.exitStub" [kernel.cpp:111]   --->   Operation 35 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i4 %j2_1" [kernel.cpp:113]   --->   Operation 36 'zext' 'zext_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln113 = add i8 %sub_ln113_read, i8 %zext_ln113" [kernel.cpp:113]   --->   Operation 37 'add' 'add_ln113' <Predicate = (!icmp_ln111)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i8 %add_ln113" [kernel.cpp:113]   --->   Operation 38 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v100_addr = getelementptr i32 %v100, i64 0, i64 %zext_ln113_1" [kernel.cpp:113]   --->   Operation 39 'getelementptr' 'v100_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%v55 = load i8 %v100_addr" [kernel.cpp:113]   --->   Operation 40 'load' 'v55' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln111_1 = icmp_eq  i4 %add_ln111, i4 12" [kernel.cpp:111]   --->   Operation 41 'icmp' 'icmp_ln111_1' <Predicate = (!icmp_ln111)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111_1, void %ifFalse, void %ifTrue" [kernel.cpp:111]   --->   Operation 42 'br' 'br_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln111 = store i4 %add_ln111, i4 %j2" [kernel.cpp:111]   --->   Operation 43 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%v55 = load i8 %v100_addr" [kernel.cpp:113]   --->   Operation 44 'load' 'v55' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 45 [10/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 45 'fexp' 'v56' <Predicate = (!icmp_ln111)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 46 [9/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 46 'fexp' 'v56' <Predicate = (!icmp_ln111)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 47 [8/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 47 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 48 [7/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 48 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 49 [6/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 49 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 50 [5/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 50 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 51 [4/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 51 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 52 [3/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 52 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 53 [2/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 53 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 54 [1/10] (7.14ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 54 'fexp' 'v56' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%v58_load = load i32 %v58" [kernel.cpp:118]   --->   Operation 55 'load' 'v58_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln115 = store i32 %v56, i8 %v100_addr" [kernel.cpp:115]   --->   Operation 56 'store' 'store_ln115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_13 : Operation 57 [5/5] (7.25ns)   --->   "%v59 = fadd i32 %v58_load, i32 %v56" [kernel.cpp:118]   --->   Operation 57 'fadd' 'v59' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 58 [4/5] (7.25ns)   --->   "%v59 = fadd i32 %v58_load, i32 %v56" [kernel.cpp:118]   --->   Operation 58 'fadd' 'v59' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 59 [3/5] (7.25ns)   --->   "%v59 = fadd i32 %v58_load, i32 %v56" [kernel.cpp:118]   --->   Operation 59 'fadd' 'v59' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 60 [2/5] (7.25ns)   --->   "%v59 = fadd i32 %v58_load, i32 %v56" [kernel.cpp:118]   --->   Operation 60 'fadd' 'v59' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.84>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_29" [kernel.cpp:112]   --->   Operation 61 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [kernel.cpp:111]   --->   Operation 62 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/5] (7.25ns)   --->   "%v59 = fadd i32 %v58_load, i32 %v56" [kernel.cpp:118]   --->   Operation 63 'fadd' 'v59' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 %v59, i32 %v58" [kernel.cpp:118]   --->   Operation 64 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln117 = store i32 %v59, i4 %inp_sumRow_addr" [kernel.cpp:117]   --->   Operation 66 'store' 'store_ln117' <Predicate = (icmp_ln111_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln111_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp_sumRow_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_sumRow]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v100]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v58                  (alloca           ) [ 0111111111111111110]
j2                   (alloca           ) [ 0100000000000000000]
sub_ln113_read       (read             ) [ 0000000000000000000]
zext_ln110_read      (read             ) [ 0000000000000000000]
inp_sumRow_load_read (read             ) [ 0000000000000000000]
zext_ln110_cast      (zext             ) [ 0000000000000000000]
store_ln0            (store            ) [ 0000000000000000000]
store_ln0            (store            ) [ 0000000000000000000]
br_ln0               (br               ) [ 0000000000000000000]
j2_1                 (load             ) [ 0000000000000000000]
inp_sumRow_addr      (getelementptr    ) [ 0111111111111111111]
icmp_ln111           (icmp             ) [ 0111111111111110000]
empty                (speclooptripcount) [ 0000000000000000000]
add_ln111            (add              ) [ 0000000000000000000]
br_ln111             (br               ) [ 0000000000000000000]
zext_ln113           (zext             ) [ 0000000000000000000]
add_ln113            (add              ) [ 0000000000000000000]
zext_ln113_1         (zext             ) [ 0000000000000000000]
v100_addr            (getelementptr    ) [ 0111111111111100000]
icmp_ln111_1         (icmp             ) [ 0111111111111111111]
br_ln111             (br               ) [ 0000000000000000000]
store_ln111          (store            ) [ 0000000000000000000]
v55                  (load             ) [ 0111111111111000000]
v56                  (fexp             ) [ 0111100000000111110]
v58_load             (load             ) [ 0111100000000011110]
store_ln115          (store            ) [ 0000000000000000000]
specpipeline_ln112   (specpipeline     ) [ 0000000000000000000]
specloopname_ln111   (specloopname     ) [ 0000000000000000000]
v59                  (fadd             ) [ 0010000000000000001]
store_ln118          (store            ) [ 0000000000000000000]
br_ln0               (br               ) [ 0000000000000000000]
store_ln117          (store            ) [ 0000000000000000000]
br_ln0               (br               ) [ 0000000000000000000]
ret_ln0              (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp_sumRow_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_sumRow">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln110">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln113">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln113"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v100">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="v58_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v58/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sub_ln113_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln113_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln110_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln110_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="inp_sumRow_load_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp_sumRow_load_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="inp_sumRow_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="17"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="v100_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="12"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v55/1 store_ln115/13 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln117_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="17"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/18 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v59/13 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="v56/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln110_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="4" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="j2_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln111_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln111_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln113_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln113_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln113_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln111_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln111_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="v58_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="12"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v58_load/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln118_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="16"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/17 "/>
</bind>
</comp>

<comp id="171" class="1005" name="v58_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v58 "/>
</bind>
</comp>

<comp id="178" class="1005" name="j2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="inp_sumRow_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="17"/>
<pin id="187" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln111_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="194" class="1005" name="v100_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v100_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln111_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="17"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="v55_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v55 "/>
</bind>
</comp>

<comp id="209" class="1005" name="v56_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56 "/>
</bind>
</comp>

<comp id="215" class="1005" name="v58_load_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v58_load "/>
</bind>
</comp>

<comp id="220" class="1005" name="v59_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="56" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="62" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="121" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="50" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="155"><net_src comp="130" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="130" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="170"><net_src comp="97" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="42" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="181"><net_src comp="46" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="188"><net_src comp="68" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="193"><net_src comp="124" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="75" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="203"><net_src comp="151" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="82" pin="7"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="212"><net_src comp="101" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="218"><net_src comp="162" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="223"><net_src comp="97" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inp_sumRow | {18 }
	Port: v100 | {13 }
 - Input state : 
	Port: Self_attention_Pipeline_l_j2 : inp_sumRow_load | {1 }
	Port: Self_attention_Pipeline_l_j2 : zext_ln110 | {1 }
	Port: Self_attention_Pipeline_l_j2 : sub_ln113 | {1 }
	Port: Self_attention_Pipeline_l_j2 : v100 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j2_1 : 1
		inp_sumRow_addr : 1
		icmp_ln111 : 2
		add_ln111 : 2
		br_ln111 : 3
		zext_ln113 : 2
		add_ln113 : 3
		zext_ln113_1 : 4
		v100_addr : 5
		v55 : 6
		icmp_ln111_1 : 3
		br_ln111 : 4
		store_ln111 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		v59 : 1
	State 14
	State 15
	State 16
	State 17
		store_ln118 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_101           |    7    |   317   |   918   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_97            |    2    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln111_fu_130        |    0    |    0    |    13   |
|          |         add_ln113_fu_140        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln111_fu_124        |    0    |    0    |    9    |
|          |       icmp_ln111_1_fu_151       |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |    sub_ln113_read_read_fu_50    |    0    |    0    |    0    |
|   read   |    zext_ln110_read_read_fu_56   |    0    |    0    |    0    |
|          | inp_sumRow_load_read_read_fu_62 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      zext_ln110_cast_fu_106     |    0    |    0    |    0    |
|   zext   |        zext_ln113_fu_136        |    0    |    0    |    0    |
|          |       zext_ln113_1_fu_146       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    9    |   522   |   1354  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  icmp_ln111_1_reg_200 |    1   |
|   icmp_ln111_reg_190  |    1   |
|inp_sumRow_addr_reg_185|    4   |
|       j2_reg_178      |    4   |
|   v100_addr_reg_194   |    8   |
|      v55_reg_204      |   32   |
|      v56_reg_209      |   32   |
|    v58_load_reg_215   |   32   |
|      v58_reg_171      |   32   |
|      v59_reg_220      |   32   |
+-----------------------+--------+
|         Total         |   178  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_97    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   522  |  1354  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   178  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |   700  |  1372  |
+-----------+--------+--------+--------+--------+
