<stg><name>hard_tanh</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:0  %data_31_V_read32 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read32"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1  %data_30_V_read31 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read31"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:2  %data_29_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:3  %data_28_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:4  %data_27_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:5  %data_26_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:6  %data_25_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:7  %data_24_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:8  %data_23_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:9  %data_22_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:10  %data_21_V_read22 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read22"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:11  %data_20_V_read21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read21"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:12  %data_19_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:13  %data_18_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:14  %data_17_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:15  %data_16_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:16  %data_15_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:17  %data_14_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:18  %data_13_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:19  %data_12_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:20  %data_11_V_read12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:21  %data_10_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:22  %data_9_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:23  %data_8_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:24  %data_7_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:25  %data_6_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:26  %data_5_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:27  %data_4_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:28  %data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:29  %data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:30  %data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:31  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:32  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln335"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:34  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:35  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:36  %icmp_ln1495 = icmp slt i16 %data_0_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:37  %trunc_ln347 = trunc i16 %data_0_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:38  %select_ln1494 = select i1 %icmp_ln1494, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:39  %or_ln1494 = or i1 %icmp_ln1494, %icmp_ln1495

]]></Node>
<StgValue><ssdm name="or_ln1494"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:40  %select_ln1494_64 = select i1 %or_ln1494, i12 %select_ln1494, i12 %trunc_ln347

]]></Node>
<StgValue><ssdm name="select_ln1494_64"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:41  %sext_ln1494 = sext i12 %select_ln1494_64 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:42  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:43  %icmp_ln1495_1 = icmp slt i16 %data_1_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:44  %trunc_ln347_32 = trunc i16 %data_1_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_32"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:45  %select_ln1494_2 = select i1 %icmp_ln1494_1, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:46  %or_ln1494_1 = or i1 %icmp_ln1494_1, %icmp_ln1495_1

]]></Node>
<StgValue><ssdm name="or_ln1494_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:47  %select_ln1494_65 = select i1 %or_ln1494_1, i12 %select_ln1494_2, i12 %trunc_ln347_32

]]></Node>
<StgValue><ssdm name="select_ln1494_65"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:48  %sext_ln1494_1 = sext i12 %select_ln1494_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:49  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:50  %icmp_ln1495_2 = icmp slt i16 %data_2_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:51  %trunc_ln347_33 = trunc i16 %data_2_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_33"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:52  %select_ln1494_4 = select i1 %icmp_ln1494_2, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:53  %or_ln1494_2 = or i1 %icmp_ln1494_2, %icmp_ln1495_2

]]></Node>
<StgValue><ssdm name="or_ln1494_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:54  %select_ln1494_66 = select i1 %or_ln1494_2, i12 %select_ln1494_4, i12 %trunc_ln347_33

]]></Node>
<StgValue><ssdm name="select_ln1494_66"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:55  %sext_ln1494_2 = sext i12 %select_ln1494_66 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:56  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:57  %icmp_ln1495_3 = icmp slt i16 %data_3_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:58  %trunc_ln347_34 = trunc i16 %data_3_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_34"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:59  %select_ln1494_6 = select i1 %icmp_ln1494_3, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:60  %or_ln1494_3 = or i1 %icmp_ln1494_3, %icmp_ln1495_3

]]></Node>
<StgValue><ssdm name="or_ln1494_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:61  %select_ln1494_67 = select i1 %or_ln1494_3, i12 %select_ln1494_6, i12 %trunc_ln347_34

]]></Node>
<StgValue><ssdm name="select_ln1494_67"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:62  %sext_ln1494_3 = sext i12 %select_ln1494_67 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:63  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:64  %icmp_ln1495_4 = icmp slt i16 %data_4_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:65  %trunc_ln347_35 = trunc i16 %data_4_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_35"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:66  %select_ln1494_8 = select i1 %icmp_ln1494_4, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:67  %or_ln1494_4 = or i1 %icmp_ln1494_4, %icmp_ln1495_4

]]></Node>
<StgValue><ssdm name="or_ln1494_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:68  %select_ln1494_68 = select i1 %or_ln1494_4, i12 %select_ln1494_8, i12 %trunc_ln347_35

]]></Node>
<StgValue><ssdm name="select_ln1494_68"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:69  %sext_ln1494_4 = sext i12 %select_ln1494_68 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:70  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:71  %icmp_ln1495_5 = icmp slt i16 %data_5_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:72  %trunc_ln347_36 = trunc i16 %data_5_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_36"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:73  %select_ln1494_10 = select i1 %icmp_ln1494_5, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:74  %or_ln1494_5 = or i1 %icmp_ln1494_5, %icmp_ln1495_5

]]></Node>
<StgValue><ssdm name="or_ln1494_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:75  %select_ln1494_69 = select i1 %or_ln1494_5, i12 %select_ln1494_10, i12 %trunc_ln347_36

]]></Node>
<StgValue><ssdm name="select_ln1494_69"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:76  %sext_ln1494_5 = sext i12 %select_ln1494_69 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:77  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:78  %icmp_ln1495_6 = icmp slt i16 %data_6_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_6"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:79  %trunc_ln347_37 = trunc i16 %data_6_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_37"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:80  %select_ln1494_12 = select i1 %icmp_ln1494_6, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_12"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:81  %or_ln1494_6 = or i1 %icmp_ln1494_6, %icmp_ln1495_6

]]></Node>
<StgValue><ssdm name="or_ln1494_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:82  %select_ln1494_70 = select i1 %or_ln1494_6, i12 %select_ln1494_12, i12 %trunc_ln347_37

]]></Node>
<StgValue><ssdm name="select_ln1494_70"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:83  %sext_ln1494_6 = sext i12 %select_ln1494_70 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:84  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:85  %icmp_ln1495_7 = icmp slt i16 %data_7_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:86  %trunc_ln347_38 = trunc i16 %data_7_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_38"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:87  %select_ln1494_14 = select i1 %icmp_ln1494_7, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_14"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:88  %or_ln1494_7 = or i1 %icmp_ln1494_7, %icmp_ln1495_7

]]></Node>
<StgValue><ssdm name="or_ln1494_7"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:89  %select_ln1494_71 = select i1 %or_ln1494_7, i12 %select_ln1494_14, i12 %trunc_ln347_38

]]></Node>
<StgValue><ssdm name="select_ln1494_71"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:90  %sext_ln1494_7 = sext i12 %select_ln1494_71 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:91  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:92  %icmp_ln1495_8 = icmp slt i16 %data_8_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_8"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:93  %trunc_ln347_39 = trunc i16 %data_8_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_39"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:94  %select_ln1494_16 = select i1 %icmp_ln1494_8, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_16"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:95  %or_ln1494_8 = or i1 %icmp_ln1494_8, %icmp_ln1495_8

]]></Node>
<StgValue><ssdm name="or_ln1494_8"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:96  %select_ln1494_72 = select i1 %or_ln1494_8, i12 %select_ln1494_16, i12 %trunc_ln347_39

]]></Node>
<StgValue><ssdm name="select_ln1494_72"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:97  %sext_ln1494_8 = sext i12 %select_ln1494_72 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:98  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_4, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:99  %icmp_ln1495_9 = icmp slt i16 %data_9_V_read_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_9"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:100  %trunc_ln347_40 = trunc i16 %data_9_V_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_40"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:101  %select_ln1494_18 = select i1 %icmp_ln1494_9, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_18"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:102  %or_ln1494_9 = or i1 %icmp_ln1494_9, %icmp_ln1495_9

]]></Node>
<StgValue><ssdm name="or_ln1494_9"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:103  %select_ln1494_73 = select i1 %or_ln1494_9, i12 %select_ln1494_18, i12 %trunc_ln347_40

]]></Node>
<StgValue><ssdm name="select_ln1494_73"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:104  %sext_ln1494_9 = sext i12 %select_ln1494_73 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_9"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:105  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read11, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:106  %icmp_ln1495_10 = icmp slt i16 %data_10_V_read11, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_10"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:107  %trunc_ln347_41 = trunc i16 %data_10_V_read11 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_41"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:108  %select_ln1494_20 = select i1 %icmp_ln1494_10, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_20"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:109  %or_ln1494_10 = or i1 %icmp_ln1494_10, %icmp_ln1495_10

]]></Node>
<StgValue><ssdm name="or_ln1494_10"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:110  %select_ln1494_74 = select i1 %or_ln1494_10, i12 %select_ln1494_20, i12 %trunc_ln347_41

]]></Node>
<StgValue><ssdm name="select_ln1494_74"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:111  %sext_ln1494_10 = sext i12 %select_ln1494_74 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_10"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:112  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read12, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:113  %icmp_ln1495_11 = icmp slt i16 %data_11_V_read12, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_11"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:114  %trunc_ln347_42 = trunc i16 %data_11_V_read12 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_42"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:115  %select_ln1494_22 = select i1 %icmp_ln1494_11, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_22"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:116  %or_ln1494_11 = or i1 %icmp_ln1494_11, %icmp_ln1495_11

]]></Node>
<StgValue><ssdm name="or_ln1494_11"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:117  %select_ln1494_75 = select i1 %or_ln1494_11, i12 %select_ln1494_22, i12 %trunc_ln347_42

]]></Node>
<StgValue><ssdm name="select_ln1494_75"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:118  %sext_ln1494_11 = sext i12 %select_ln1494_75 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_11"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:119  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:120  %icmp_ln1495_12 = icmp slt i16 %data_12_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_12"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:121  %trunc_ln347_43 = trunc i16 %data_12_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_43"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:122  %select_ln1494_24 = select i1 %icmp_ln1494_12, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_24"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:123  %or_ln1494_12 = or i1 %icmp_ln1494_12, %icmp_ln1495_12

]]></Node>
<StgValue><ssdm name="or_ln1494_12"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:124  %select_ln1494_76 = select i1 %or_ln1494_12, i12 %select_ln1494_24, i12 %trunc_ln347_43

]]></Node>
<StgValue><ssdm name="select_ln1494_76"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:125  %sext_ln1494_12 = sext i12 %select_ln1494_76 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_12"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:126  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:127  %icmp_ln1495_13 = icmp slt i16 %data_13_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_13"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:128  %trunc_ln347_44 = trunc i16 %data_13_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_44"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:129  %select_ln1494_26 = select i1 %icmp_ln1494_13, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_26"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:130  %or_ln1494_13 = or i1 %icmp_ln1494_13, %icmp_ln1495_13

]]></Node>
<StgValue><ssdm name="or_ln1494_13"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:131  %select_ln1494_77 = select i1 %or_ln1494_13, i12 %select_ln1494_26, i12 %trunc_ln347_44

]]></Node>
<StgValue><ssdm name="select_ln1494_77"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:132  %sext_ln1494_13 = sext i12 %select_ln1494_77 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_13"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:133  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:134  %icmp_ln1495_14 = icmp slt i16 %data_14_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_14"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:135  %trunc_ln347_45 = trunc i16 %data_14_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_45"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:136  %select_ln1494_28 = select i1 %icmp_ln1494_14, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_28"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:137  %or_ln1494_14 = or i1 %icmp_ln1494_14, %icmp_ln1495_14

]]></Node>
<StgValue><ssdm name="or_ln1494_14"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:138  %select_ln1494_78 = select i1 %or_ln1494_14, i12 %select_ln1494_28, i12 %trunc_ln347_45

]]></Node>
<StgValue><ssdm name="select_ln1494_78"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:139  %sext_ln1494_14 = sext i12 %select_ln1494_78 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_14"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:140  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:141  %icmp_ln1495_15 = icmp slt i16 %data_15_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_15"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:142  %trunc_ln347_46 = trunc i16 %data_15_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_46"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:143  %select_ln1494_30 = select i1 %icmp_ln1494_15, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_30"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:144  %or_ln1494_15 = or i1 %icmp_ln1494_15, %icmp_ln1495_15

]]></Node>
<StgValue><ssdm name="or_ln1494_15"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:145  %select_ln1494_79 = select i1 %or_ln1494_15, i12 %select_ln1494_30, i12 %trunc_ln347_46

]]></Node>
<StgValue><ssdm name="select_ln1494_79"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:146  %sext_ln1494_15 = sext i12 %select_ln1494_79 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_15"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:147  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:148  %icmp_ln1495_16 = icmp slt i16 %data_16_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_16"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:149  %trunc_ln347_47 = trunc i16 %data_16_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_47"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:150  %select_ln1494_32 = select i1 %icmp_ln1494_16, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_32"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:151  %or_ln1494_16 = or i1 %icmp_ln1494_16, %icmp_ln1495_16

]]></Node>
<StgValue><ssdm name="or_ln1494_16"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:152  %select_ln1494_80 = select i1 %or_ln1494_16, i12 %select_ln1494_32, i12 %trunc_ln347_47

]]></Node>
<StgValue><ssdm name="select_ln1494_80"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:153  %sext_ln1494_16 = sext i12 %select_ln1494_80 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_16"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:154  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:155  %icmp_ln1495_17 = icmp slt i16 %data_17_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_17"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:156  %trunc_ln347_48 = trunc i16 %data_17_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_48"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:157  %select_ln1494_34 = select i1 %icmp_ln1494_17, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_34"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:158  %or_ln1494_17 = or i1 %icmp_ln1494_17, %icmp_ln1495_17

]]></Node>
<StgValue><ssdm name="or_ln1494_17"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:159  %select_ln1494_81 = select i1 %or_ln1494_17, i12 %select_ln1494_34, i12 %trunc_ln347_48

]]></Node>
<StgValue><ssdm name="select_ln1494_81"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:160  %sext_ln1494_17 = sext i12 %select_ln1494_81 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_17"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:161  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:162  %icmp_ln1495_18 = icmp slt i16 %data_18_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_18"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:163  %trunc_ln347_49 = trunc i16 %data_18_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_49"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:164  %select_ln1494_36 = select i1 %icmp_ln1494_18, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_36"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:165  %or_ln1494_18 = or i1 %icmp_ln1494_18, %icmp_ln1495_18

]]></Node>
<StgValue><ssdm name="or_ln1494_18"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:166  %select_ln1494_82 = select i1 %or_ln1494_18, i12 %select_ln1494_36, i12 %trunc_ln347_49

]]></Node>
<StgValue><ssdm name="select_ln1494_82"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:167  %sext_ln1494_18 = sext i12 %select_ln1494_82 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_18"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:168  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:169  %icmp_ln1495_19 = icmp slt i16 %data_19_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_19"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:170  %trunc_ln347_50 = trunc i16 %data_19_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_50"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:171  %select_ln1494_38 = select i1 %icmp_ln1494_19, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_38"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:172  %or_ln1494_19 = or i1 %icmp_ln1494_19, %icmp_ln1495_19

]]></Node>
<StgValue><ssdm name="or_ln1494_19"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:173  %select_ln1494_83 = select i1 %or_ln1494_19, i12 %select_ln1494_38, i12 %trunc_ln347_50

]]></Node>
<StgValue><ssdm name="select_ln1494_83"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:174  %sext_ln1494_19 = sext i12 %select_ln1494_83 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_19"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:175  %icmp_ln1494_20 = icmp sgt i16 %data_20_V_read21, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:176  %icmp_ln1495_20 = icmp slt i16 %data_20_V_read21, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_20"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:177  %trunc_ln347_51 = trunc i16 %data_20_V_read21 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_51"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:178  %select_ln1494_40 = select i1 %icmp_ln1494_20, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_40"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:179  %or_ln1494_20 = or i1 %icmp_ln1494_20, %icmp_ln1495_20

]]></Node>
<StgValue><ssdm name="or_ln1494_20"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:180  %select_ln1494_84 = select i1 %or_ln1494_20, i12 %select_ln1494_40, i12 %trunc_ln347_51

]]></Node>
<StgValue><ssdm name="select_ln1494_84"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:181  %sext_ln1494_20 = sext i12 %select_ln1494_84 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_20"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:182  %icmp_ln1494_21 = icmp sgt i16 %data_21_V_read22, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:183  %icmp_ln1495_21 = icmp slt i16 %data_21_V_read22, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_21"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:184  %trunc_ln347_52 = trunc i16 %data_21_V_read22 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_52"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:185  %select_ln1494_42 = select i1 %icmp_ln1494_21, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_42"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:186  %or_ln1494_21 = or i1 %icmp_ln1494_21, %icmp_ln1495_21

]]></Node>
<StgValue><ssdm name="or_ln1494_21"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:187  %select_ln1494_85 = select i1 %or_ln1494_21, i12 %select_ln1494_42, i12 %trunc_ln347_52

]]></Node>
<StgValue><ssdm name="select_ln1494_85"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:188  %sext_ln1494_21 = sext i12 %select_ln1494_85 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_21"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:189  %icmp_ln1494_22 = icmp sgt i16 %data_22_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:190  %icmp_ln1495_22 = icmp slt i16 %data_22_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_22"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:191  %trunc_ln347_53 = trunc i16 %data_22_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_53"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:192  %select_ln1494_44 = select i1 %icmp_ln1494_22, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_44"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:193  %or_ln1494_22 = or i1 %icmp_ln1494_22, %icmp_ln1495_22

]]></Node>
<StgValue><ssdm name="or_ln1494_22"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:194  %select_ln1494_86 = select i1 %or_ln1494_22, i12 %select_ln1494_44, i12 %trunc_ln347_53

]]></Node>
<StgValue><ssdm name="select_ln1494_86"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:195  %sext_ln1494_22 = sext i12 %select_ln1494_86 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_22"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:196  %icmp_ln1494_23 = icmp sgt i16 %data_23_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:197  %icmp_ln1495_23 = icmp slt i16 %data_23_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_23"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:198  %trunc_ln347_54 = trunc i16 %data_23_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_54"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:199  %select_ln1494_46 = select i1 %icmp_ln1494_23, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_46"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:200  %or_ln1494_23 = or i1 %icmp_ln1494_23, %icmp_ln1495_23

]]></Node>
<StgValue><ssdm name="or_ln1494_23"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:201  %select_ln1494_87 = select i1 %or_ln1494_23, i12 %select_ln1494_46, i12 %trunc_ln347_54

]]></Node>
<StgValue><ssdm name="select_ln1494_87"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:202  %sext_ln1494_23 = sext i12 %select_ln1494_87 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_23"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:203  %icmp_ln1494_24 = icmp sgt i16 %data_24_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:204  %icmp_ln1495_24 = icmp slt i16 %data_24_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_24"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:205  %trunc_ln347_55 = trunc i16 %data_24_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_55"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:206  %select_ln1494_48 = select i1 %icmp_ln1494_24, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_48"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:207  %or_ln1494_24 = or i1 %icmp_ln1494_24, %icmp_ln1495_24

]]></Node>
<StgValue><ssdm name="or_ln1494_24"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:208  %select_ln1494_88 = select i1 %or_ln1494_24, i12 %select_ln1494_48, i12 %trunc_ln347_55

]]></Node>
<StgValue><ssdm name="select_ln1494_88"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:209  %sext_ln1494_24 = sext i12 %select_ln1494_88 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_24"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:210  %icmp_ln1494_25 = icmp sgt i16 %data_25_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:211  %icmp_ln1495_25 = icmp slt i16 %data_25_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_25"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:212  %trunc_ln347_56 = trunc i16 %data_25_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_56"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:213  %select_ln1494_50 = select i1 %icmp_ln1494_25, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_50"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:214  %or_ln1494_25 = or i1 %icmp_ln1494_25, %icmp_ln1495_25

]]></Node>
<StgValue><ssdm name="or_ln1494_25"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:215  %select_ln1494_89 = select i1 %or_ln1494_25, i12 %select_ln1494_50, i12 %trunc_ln347_56

]]></Node>
<StgValue><ssdm name="select_ln1494_89"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:216  %sext_ln1494_25 = sext i12 %select_ln1494_89 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_25"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:217  %icmp_ln1494_26 = icmp sgt i16 %data_26_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:218  %icmp_ln1495_26 = icmp slt i16 %data_26_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_26"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:219  %trunc_ln347_57 = trunc i16 %data_26_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_57"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:220  %select_ln1494_52 = select i1 %icmp_ln1494_26, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_52"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:221  %or_ln1494_26 = or i1 %icmp_ln1494_26, %icmp_ln1495_26

]]></Node>
<StgValue><ssdm name="or_ln1494_26"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:222  %select_ln1494_90 = select i1 %or_ln1494_26, i12 %select_ln1494_52, i12 %trunc_ln347_57

]]></Node>
<StgValue><ssdm name="select_ln1494_90"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:223  %sext_ln1494_26 = sext i12 %select_ln1494_90 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_26"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:224  %icmp_ln1494_27 = icmp sgt i16 %data_27_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:225  %icmp_ln1495_27 = icmp slt i16 %data_27_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_27"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:226  %trunc_ln347_58 = trunc i16 %data_27_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_58"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:227  %select_ln1494_54 = select i1 %icmp_ln1494_27, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_54"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:228  %or_ln1494_27 = or i1 %icmp_ln1494_27, %icmp_ln1495_27

]]></Node>
<StgValue><ssdm name="or_ln1494_27"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:229  %select_ln1494_91 = select i1 %or_ln1494_27, i12 %select_ln1494_54, i12 %trunc_ln347_58

]]></Node>
<StgValue><ssdm name="select_ln1494_91"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:230  %sext_ln1494_27 = sext i12 %select_ln1494_91 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_27"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:231  %icmp_ln1494_28 = icmp sgt i16 %data_28_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:232  %icmp_ln1495_28 = icmp slt i16 %data_28_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_28"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:233  %trunc_ln347_59 = trunc i16 %data_28_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_59"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:234  %select_ln1494_56 = select i1 %icmp_ln1494_28, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_56"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:235  %or_ln1494_28 = or i1 %icmp_ln1494_28, %icmp_ln1495_28

]]></Node>
<StgValue><ssdm name="or_ln1494_28"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:236  %select_ln1494_92 = select i1 %or_ln1494_28, i12 %select_ln1494_56, i12 %trunc_ln347_59

]]></Node>
<StgValue><ssdm name="select_ln1494_92"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:237  %sext_ln1494_28 = sext i12 %select_ln1494_92 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_28"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:238  %icmp_ln1494_29 = icmp sgt i16 %data_29_V_read_3, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_29"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:239  %icmp_ln1495_29 = icmp slt i16 %data_29_V_read_3, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_29"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:240  %trunc_ln347_60 = trunc i16 %data_29_V_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_60"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:241  %select_ln1494_58 = select i1 %icmp_ln1494_29, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_58"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:242  %or_ln1494_29 = or i1 %icmp_ln1494_29, %icmp_ln1495_29

]]></Node>
<StgValue><ssdm name="or_ln1494_29"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:243  %select_ln1494_93 = select i1 %or_ln1494_29, i12 %select_ln1494_58, i12 %trunc_ln347_60

]]></Node>
<StgValue><ssdm name="select_ln1494_93"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:244  %sext_ln1494_29 = sext i12 %select_ln1494_93 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_29"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:245  %icmp_ln1494_30 = icmp sgt i16 %data_30_V_read31, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_30"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:246  %icmp_ln1495_30 = icmp slt i16 %data_30_V_read31, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_30"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:247  %trunc_ln347_61 = trunc i16 %data_30_V_read31 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_61"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:248  %select_ln1494_60 = select i1 %icmp_ln1494_30, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_60"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:249  %or_ln1494_30 = or i1 %icmp_ln1494_30, %icmp_ln1495_30

]]></Node>
<StgValue><ssdm name="or_ln1494_30"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:250  %select_ln1494_94 = select i1 %or_ln1494_30, i12 %select_ln1494_60, i12 %trunc_ln347_61

]]></Node>
<StgValue><ssdm name="select_ln1494_94"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:251  %sext_ln1494_30 = sext i12 %select_ln1494_94 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1494_30"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:252  %icmp_ln1494_31 = icmp sgt i16 %data_31_V_read32, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1494_31"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:253  %icmp_ln1495_31 = icmp slt i16 %data_31_V_read32, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1495_31"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="16">
<![CDATA[
hls_label_7:254  %trunc_ln347_62 = trunc i16 %data_31_V_read32 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln347_62"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:255  %select_ln1494_62 = select i1 %icmp_ln1494_31, i12 1024, i12 -1024

]]></Node>
<StgValue><ssdm name="select_ln1494_62"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:256  %or_ln1494_31 = or i1 %icmp_ln1494_31, %icmp_ln1495_31

]]></Node>
<StgValue><ssdm name="or_ln1494_31"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_7:257  %select_ln1494_95 = select i1 %or_ln1494_31, i12 %select_ln1494_62, i12 %trunc_ln347_62

]]></Node>
<StgValue><ssdm name="select_ln1494_95"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:258  %sext_ln331 = sext i12 %select_ln1494_95 to i16

]]></Node>
<StgValue><ssdm name="sext_ln331"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:259  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %sext_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:260  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %sext_ln1494_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:261  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %sext_ln1494_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:262  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %sext_ln1494_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:263  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %sext_ln1494_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:264  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %sext_ln1494_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:265  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %sext_ln1494_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:266  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %sext_ln1494_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:267  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %sext_ln1494_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:268  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %sext_ln1494_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:269  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %sext_ln1494_10, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:270  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %sext_ln1494_11, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:271  %mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %sext_ln1494_12, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:272  %mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %sext_ln1494_13, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:273  %mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %sext_ln1494_14, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:274  %mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %sext_ln1494_15, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:275  %mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %sext_ln1494_16, 16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:276  %mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %sext_ln1494_17, 17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:277  %mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %sext_ln1494_18, 18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:278  %mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %sext_ln1494_19, 19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:279  %mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %sext_ln1494_20, 20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:280  %mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %sext_ln1494_21, 21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:281  %mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %sext_ln1494_22, 22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:282  %mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %sext_ln1494_23, 23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:283  %mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %sext_ln1494_24, 24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:284  %mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %sext_ln1494_25, 25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:285  %mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %sext_ln1494_26, 26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:286  %mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %sext_ln1494_27, 27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:287  %mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %sext_ln1494_28, 28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:288  %mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %sext_ln1494_29, 29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:289  %mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %sext_ln1494_30, 30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
hls_label_7:290  %mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %sext_ln331, 31

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="512">
<![CDATA[
hls_label_7:291  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31

]]></Node>
<StgValue><ssdm name="ret_ln351"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
