// Seed: 936413187
module module_0;
  id_1(
      .id_0(id_2), .id_1(1), .id_2(id_2[1])
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always_latch id_2 <= 1;
  always_latch begin : LABEL_0
    `define pp_4 0
    `pp_4 <= 1;
  end
  final $display(id_1, 1'b0);
  module_0 modCall_1 ();
  wire id_5;
  assign id_2 = 1;
endmodule
module module_2 (
    input logic id_0
);
  always id_2 <= id_0;
  module_0 modCall_1 ();
  initial id_2 <= 1'b0;
  integer id_3;
  assign id_2 = id_2;
  reg id_4, id_5 = id_2;
  if (1 && 1) assign id_2 = 1;
  else wire id_6;
endmodule
