$date
	Fri May 20 09:53:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm_moore_snail $end
$var wire 1 ! smile_out $end
$var reg 1 " clk_in $end
$var reg 1 # rst_in $end
$var reg 1 $ sequence_in $end
$scope module uut $end
$var wire 1 " clk_in $end
$var wire 1 # rst_in $end
$var wire 1 $ sequence_in $end
$var reg 2 % nextState [1:0] $end
$var reg 1 ! smile_out $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
0$
0#
0"
x!
$end
#50000
0!
b1 %
b0 &
1"
#100000
0"
#150000
b1 &
1"
#200000
b10 %
0"
1$
#250000
1!
b0 %
b10 &
1"
#300000
0"
#350000
0!
b0 &
1"
#400000
b1 %
0"
0$
#450000
b1 &
1"
#500000
0"
#550000
1"
#600000
b10 %
0"
1$
#650000
1!
b0 %
b10 &
1"
#700000
0"
#750000
0!
b0 &
1"
#800000
b1 %
0"
0$
#850000
b1 &
1"
#900000
0"
#950000
1"
#1000000
b10 %
0"
1$
#1050000
1!
b0 %
b10 &
1"
#1075000
0!
b0 &
1#
#1100000
0"
#1150000
1"
#1200000
b1 %
0"
0$
#1250000
1"
#1300000
0"
#1350000
1"
#1400000
b0 %
0"
1$
#1450000
1"
#1500000
0"
#1550000
1"
#1600000
b1 %
0"
0$
#1650000
1"
#1700000
0"
#1750000
1"
#1800000
b0 %
0"
1$
#1850000
1"
#1900000
0"
#1950000
1"
#2000000
b1 %
0"
0$
#2050000
1"
#2100000
0"
#2150000
b1 &
1"
0#
#2200000
b10 %
0"
1$
#2250000
1!
b0 %
b10 &
1"
#2300000
0"
#2350000
0!
b0 &
1"
#2400000
b1 %
0"
0$
#2450000
b1 &
1"
#2500000
0"
#2550000
1"
#2600000
b10 %
0"
1$
#2650000
1!
b0 %
b10 &
1"
#2700000
0"
#2750000
0!
b0 &
1"
#2800000
b1 %
0"
0$
#2850000
b1 &
1"
#2900000
0"
#2950000
1"
#3000000
b10 %
0"
1$
