/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [4:0] _04_;
  wire [4:0] _05_;
  reg [9:0] _06_;
  reg [16:0] _07_;
  reg [8:0] _08_;
  reg [4:0] _09_;
  reg [3:0] _10_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [24:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_38z;
  wire [25:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire [8:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_52z;
  wire [10:0] celloutsig_0_53z;
  wire [7:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[26] ? celloutsig_0_0z[13] : in_data[78];
  assign celloutsig_0_7z = _00_ ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_0z[3] ? in_data[128] : _01_;
  assign celloutsig_1_4z = _02_ ? celloutsig_1_2z : _01_;
  assign celloutsig_0_5z = ~(in_data[76] & in_data[51]);
  assign celloutsig_0_71z = ~(celloutsig_0_25z[4] & celloutsig_0_50z[0]);
  assign celloutsig_0_93z = ~(celloutsig_0_71z & celloutsig_0_8z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z & celloutsig_0_3z);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[2] & celloutsig_1_6z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_1z & celloutsig_0_5z);
  assign celloutsig_0_35z = celloutsig_0_21z[5] ^ celloutsig_0_1z;
  assign celloutsig_0_48z = celloutsig_0_41z[5] ^ celloutsig_0_46z[6];
  assign celloutsig_0_67z = celloutsig_0_27z[15] ^ celloutsig_0_6z;
  assign celloutsig_0_6z = celloutsig_0_0z[11] ^ celloutsig_0_1z;
  assign celloutsig_1_5z = celloutsig_1_4z ^ celloutsig_1_2z;
  assign celloutsig_0_14z = celloutsig_0_9z[5] ^ in_data[53];
  assign celloutsig_0_29z = in_data[89] ^ celloutsig_0_24z[1];
  assign celloutsig_0_32z = { celloutsig_0_6z, celloutsig_0_6z, _00_, _04_[1:0] } + { celloutsig_0_25z[1:0], _00_, _04_[1:0] };
  assign celloutsig_0_42z = { celloutsig_0_41z[2:0], celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_7z } + celloutsig_0_11z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 17'h00000;
    else _07_ <= celloutsig_0_20z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 9'h000;
    else _08_ <= celloutsig_0_9z;
  reg [4:0] _32_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _32_ <= 5'h00;
    else _32_ <= in_data[140:136];
  assign { _05_[4], _03_, _01_, _05_[1], _02_ } = _32_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 5'h00;
    else _09_ <= { in_data[190:187], celloutsig_1_5z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 4'h0;
    else _10_ <= celloutsig_0_15z;
  reg [2:0] _35_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _35_ <= 3'h0;
    else _35_ <= celloutsig_0_0z[12:10];
  assign { _00_, _04_[1:0] } = _35_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 10'h000;
    else _06_ <= { celloutsig_0_27z[19], celloutsig_0_28z, celloutsig_0_19z };
  assign celloutsig_0_10z = { _00_, _04_[1:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z } === celloutsig_0_9z[5:0];
  assign celloutsig_0_1z = in_data[85:79] === in_data[12:6];
  assign celloutsig_0_19z = { celloutsig_0_13z[7:3], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_12z } === { celloutsig_0_9z[7:2], celloutsig_0_3z, _00_, _04_[1:0] };
  assign celloutsig_0_52z = { celloutsig_0_23z[3:1], celloutsig_0_48z } % { 1'h1, celloutsig_0_24z[1:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[100:97] % { 1'h1, in_data[98:96] };
  assign celloutsig_1_6z = { celloutsig_1_0z[2], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, in_data[98:96] };
  assign celloutsig_0_11z = { celloutsig_0_9z[7:5], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[1:0], _00_, _04_[1:0] };
  assign celloutsig_0_38z = { celloutsig_0_28z[7:5], celloutsig_0_17z } * { celloutsig_0_21z[8:3], _00_, _04_[1:0] };
  assign celloutsig_0_41z = { celloutsig_0_0z[7:1], _00_, _04_[1:0] } * { celloutsig_0_38z[8:1], celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_44z = { celloutsig_0_39z[5:1], _00_, _04_[1:0], celloutsig_0_14z } * { celloutsig_0_40z[0], celloutsig_0_13z };
  assign celloutsig_0_50z = celloutsig_0_42z[3:0] * celloutsig_0_28z[3:0];
  assign celloutsig_0_4z = { in_data[55:54], celloutsig_0_3z } * { _04_[1:0], celloutsig_0_1z };
  assign celloutsig_0_53z = { celloutsig_0_21z[7], _06_ } * { celloutsig_0_15z[2:1], celloutsig_0_12z, celloutsig_0_45z, celloutsig_0_32z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_5z, _05_[4], _03_, _01_, _05_[1], _02_, celloutsig_1_2z, celloutsig_1_0z, _05_[4], _03_, _01_, _05_[1], _02_, celloutsig_1_2z, celloutsig_1_0z } * { in_data[122], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, _05_[4], _03_, _01_, _05_[1], _02_ };
  assign celloutsig_0_27z = { celloutsig_0_17z[3:0], _00_, _04_[1:0], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_16z } * { in_data[30:17], _10_, celloutsig_0_23z };
  assign celloutsig_0_40z = - { _06_, celloutsig_0_34z };
  assign celloutsig_0_46z = - { celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_56z = - { celloutsig_0_53z[4:3], celloutsig_0_5z, celloutsig_0_52z, celloutsig_0_3z };
  assign celloutsig_1_19z = - { celloutsig_1_0z[3:2], _09_, _09_ };
  assign celloutsig_0_13z = - { in_data[79:73], celloutsig_0_7z };
  assign celloutsig_0_21z = - { celloutsig_0_0z[8:2], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_33z = celloutsig_0_16z & celloutsig_0_18z;
  assign celloutsig_1_3z = celloutsig_1_0z[1] & _05_[1];
  assign celloutsig_0_16z = celloutsig_0_4z[0] & celloutsig_0_15z[0];
  assign celloutsig_0_18z = celloutsig_0_5z & celloutsig_0_12z;
  assign celloutsig_0_34z = celloutsig_0_28z[7:5] >> celloutsig_0_20z[9:7];
  assign celloutsig_0_39z = { celloutsig_0_21z[4:3], celloutsig_0_15z, celloutsig_0_38z, _10_, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_10z } >> { celloutsig_0_30z[6:2], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_35z, _00_, _04_[1:0] };
  assign celloutsig_0_45z = { celloutsig_0_0z[9:8], celloutsig_0_18z } >> { _04_[1:0], celloutsig_0_19z };
  assign celloutsig_0_92z = { celloutsig_0_21z[13:2], celloutsig_0_67z, celloutsig_0_56z } >> { _07_[9:7], _08_, celloutsig_0_44z };
  assign celloutsig_0_15z = celloutsig_0_0z[12:9] >> { celloutsig_0_11z[5:3], celloutsig_0_3z };
  assign celloutsig_0_17z = in_data[20:15] >> { celloutsig_0_13z[2:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_21z[10:4] >> celloutsig_0_20z[12:6];
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_18z } >> { celloutsig_0_13z[4:3], celloutsig_0_4z };
  assign celloutsig_0_28z = celloutsig_0_9z[7:0] >> { celloutsig_0_21z[10:5], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_30z = { in_data[48:45], celloutsig_0_23z } >> { in_data[74:72], _00_, _04_[1:0], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[55:42] >>> in_data[27:14];
  assign celloutsig_1_8z = { celloutsig_1_7z[20:7], _05_[4], _03_, _01_, _05_[1], _02_ } >>> in_data[141:123];
  assign celloutsig_0_9z = { in_data[81:74], celloutsig_0_6z } >>> celloutsig_0_0z[10:2];
  assign celloutsig_1_13z = celloutsig_1_7z[14:2] >>> { celloutsig_1_8z[3:1], celloutsig_1_0z, celloutsig_1_9z, _05_[4], _03_, _01_, _05_[1], _02_ };
  assign celloutsig_1_18z = { celloutsig_1_8z[17:11], celloutsig_1_6z, celloutsig_1_4z } >>> celloutsig_1_13z[12:1];
  assign celloutsig_0_20z = in_data[22:6] >>> { in_data[50:41], celloutsig_0_8z, celloutsig_0_5z, _00_, _04_[1:0], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_0z[9:7] >>> celloutsig_0_21z[12:10];
  assign _04_[4:2] = { celloutsig_0_6z, celloutsig_0_6z, _00_ };
  assign { _05_[3:2], _05_[0] } = { _03_, _01_, celloutsig_1_9z };
  assign { out_data[139:128], out_data[107:96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
