// Seed: 1528043989
module module_0;
  tri id_1, id_2, id_3, id_4, id_5;
  assign id_2#(
      .id_4(1),
      .id_2(1),
      .id_3(-1'h0)
  ) = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  input wire id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  wire id_5, id_6;
  assign id_2[-1 :-1][id_1 :-1] = id_2;
  logic id_7;
endmodule
