###############################################################
#  Generated by:      Cadence Innovus 16.13-s045_1
#  OS:                Linux x86_64(Host ID halle.fransg.eit.lth.se)
#  Generated on:      Tue Feb 27 16:04:35 2024
#  Design:            TOP_with_pads
#  Command:           report_ccopt_clock_trees -filename ./clktree_ccopt.rpt 
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                        18       166.400       0.072
Inverters                       0         0.000       0.000
Integrated Clock Gates          0         0.000       0.000
Non-Integrated Clock Gates      0         0.000       0.000
Clock Logic                     1      3775.000       0.000
All                            19      3941.400       0.072
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1388.376
Leaf      8245.270
Total     9633.646
--------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    1.425    0.179    1.604
Leaf     1.262    1.298    2.560
Total    2.687    1.477    4.164
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
1239     1.262     0.001       0.001      0.001    0.025
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
-------------------------------------------------------------------------------------------------------------------
Trunk       0.200       7       0.044       0.056      0.000    0.163    {5 <= 0.040ns, 1 <= 0.080ns, 1 <= 0.200ns}
Leaf        0.200      13       0.184       0.031      0.081    0.199    {1 <= 0.120ns, 12 <= 0.200ns}
-------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

--------------------------------------------------
Name                 Type      Inst     Inst Area 
                               Count    (um^2)
--------------------------------------------------
HS65_LL_CNBFX103     buffer      1         15.080
HS65_LL_CNBFX82      buffer      1         11.960
HS65_LL_CNBFX62      buffer      1          9.360
HS65_LL_CNBFX48      buffer      2         15.600
HS65_LL_CNBFX45      buffer      2         15.600
HS65_LL_CNBFX41      buffer      4         24.960
HS65_LL_CNBFX38_2    buffer      3         48.360
HS65_LL_CNBFX38_1    buffer      1         16.120
HS65_LL_CNBFX14      buffer      2          6.240
HS65_LL_CNBFX10      buffer      1          3.120
CPAD_S_74x50u_IN     logic       1       3775.000
--------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk           1238         0        0       0           1           0        0       18      0        1         0          7       100    803.28    11142.4    3941.400   1.477  2.687  clk_in
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 1 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  1238         0        0       0           1           0        0       18      0        1         0          7      2.71429    100    95.3077  803.280   1114.245    3941.400   1.477  2.687
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.001   162.040   803.280  165.293
Source-sink manhattan distance (um)   0.000   146.956   769.095  158.106
Source-sink resistance (Ohm)          0.001   250.835  1114.245  229.655
------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 2                 0               0             0            0
---------------------------------------------------------------------------------------
Total               2                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 2 clock tree pins with max capacitance violations.
Found a total of 2 max capacitance violations.
Total violation amount 1.226pF.

Max capacitance violation summary across all clock trees - Top 2 violations:
============================================================================

Target and measured capacitances (in pF):

---------------------------------------------------------------------------------------------
Half corner    Violation  Capacitance  Capacitance  Target                     Pin
               amount     target       achieved     source                     
---------------------------------------------------------------------------------------------
SS:setup.late    1.226       0.140        1.366     library_or_sdc_constraint  clk_pad/COREIO
SS:setup.late    0.000       0.000        0.000     clock_root_forced          clk_in
---------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  18
# Inverters           :   0
  Total               :  18
Minimum depth         :   5
Maximum depth         :   6
Buffering area (um^2) : 166.400

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0       1238         0        0       0           1           0
---------------------------------------------------------------------------
Total    0       1238         0        0       0           1           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-------------------------------------------------------------------------------------------------------------------------------
FF:hold.early      0.057          0.060         0.055          0.054      ignored             -      ignored             -
FF:hold.late       0.063          0.060         0.058          0.057      ignored             -      ignored             -
SS:setup.early     0.182          0.157         0.153          0.140      ignored             -      ignored             -
SS:setup.late      0.199          0.157         0.163          0.149      auto extracted   0.200     auto extracted   0.200
-------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

