Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jun 15 15:24:41 2025
| Host         : cax-ThinkPad-T495s running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Tetris_Top_timing_summary_routed.rpt -pb Tetris_Top_timing_summary_routed.pb -rpx Tetris_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Tetris_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      17          
TIMING-18  Warning           Missing input or output delay                                     12          
TIMING-20  Warning           Non-clocked latch                                                 618         
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (341971)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (618)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (341971)
-----------------------------
 There are 608 register/latch pins with no clock driven by root clock pin: re_set (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__3/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__1/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__6/Q (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[2]_rep__0/Q (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[3]_rep__1/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][9]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[0]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[1]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[2]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[3]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]_rep/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]_rep__0/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[7]/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_P/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[100]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[101]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[10]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[110]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[111]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[11]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[120]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[121]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[130]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[131]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[140]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[141]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[150]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[151]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[160]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[161]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[170]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[171]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[180]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[181]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[190]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[191]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[200]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[20]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[21]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[31]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[40]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[41]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[50]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[51]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[60]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[61]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[70]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[71]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[80]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[81]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[90]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[100]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[101]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[102]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[103]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[104]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[105]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[106]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[107]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[108]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[109]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[110]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[111]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[112]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[113]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[114]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[115]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[116]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[117]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[118]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[119]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[120]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[121]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[122]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[123]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[124]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[125]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[126]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[127]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[128]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[129]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[130]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[131]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[132]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[133]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[134]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[135]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[136]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[137]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[138]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[139]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[140]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[141]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[142]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[143]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[144]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[145]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[146]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[147]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[148]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[149]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[150]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[151]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[152]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[153]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[154]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[155]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[156]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[157]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[158]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[159]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[160]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[161]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[162]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[163]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[164]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[165]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[166]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[167]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[168]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[169]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[170]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[171]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[172]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[173]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[174]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[175]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[176]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[177]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[178]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[179]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[180]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[181]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[182]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[183]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[184]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[185]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[186]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[187]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[188]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[189]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[190]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[191]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[192]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[193]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[194]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[195]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[196]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[197]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[198]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[199]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[200]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[32]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[33]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[34]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[35]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[36]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[37]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[38]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[39]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[40]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[41]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[42]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[43]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[44]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[45]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[46]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[47]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[48]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[49]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[50]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[51]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[52]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[53]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[54]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[55]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[56]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[57]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[58]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[59]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[60]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[61]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[62]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[63]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[64]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[65]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[66]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[67]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[68]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[69]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[70]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[71]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[72]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[73]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[74]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[75]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[76]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[77]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[78]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[79]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[80]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[81]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[82]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[83]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[84]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[85]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[86]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[87]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[88]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[89]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[90]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[92]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[93]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[94]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[95]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[96]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[97]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[98]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[99]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[2]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[3]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[4]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[5]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[6]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/disp_ena_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (618)
--------------------------------------------------
 There are 618 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.650        0.000                      0                 2365        0.034        0.000                      0                 2365        3.000        0.000                       0                  1873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_gen_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0       {0.000 15.000}     30.000          33.333          
sys_clk_pin                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            17.441        0.000                      0                 2301        0.034        0.000                      0                 2301       19.365        0.000                       0                  1850  
  clkfbout_clk_wiz_0                                                                                                                                                        22.633        0.000                       0                     3  
sys_clk_pin                      5.650        0.000                      0                   19        0.244        0.000                      0                   19        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       34.625        0.000                      0                   45        0.476        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_inst/inst/clk_in1
  To Clock:  clk_gen_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.441ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.868ns  (logic 6.115ns (27.963%)  route 15.753ns (72.037%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 36.263 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.421    18.015    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.434    36.263    game_logic/clk_out1
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[13]/C
                         clock pessimism             -0.496    35.767    
                         clock uncertainty           -0.106    35.661    
    SLICE_X45Y22         FDCE (Setup_fdce_C_CE)      -0.205    35.456    game_logic/pivot_x_reg[13]
  -------------------------------------------------------------------
                         required time                         35.456    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 17.441    

Slack (MET) :             17.441ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.868ns  (logic 6.115ns (27.963%)  route 15.753ns (72.037%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 36.263 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.421    18.015    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.434    36.263    game_logic/clk_out1
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[15]/C
                         clock pessimism             -0.496    35.767    
                         clock uncertainty           -0.106    35.661    
    SLICE_X45Y22         FDCE (Setup_fdce_C_CE)      -0.205    35.456    game_logic/pivot_x_reg[15]
  -------------------------------------------------------------------
                         required time                         35.456    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 17.441    

Slack (MET) :             17.441ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.868ns  (logic 6.115ns (27.963%)  route 15.753ns (72.037%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 36.263 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.421    18.015    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.434    36.263    game_logic/clk_out1
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[16]/C
                         clock pessimism             -0.496    35.767    
                         clock uncertainty           -0.106    35.661    
    SLICE_X45Y22         FDCE (Setup_fdce_C_CE)      -0.205    35.456    game_logic/pivot_x_reg[16]
  -------------------------------------------------------------------
                         required time                         35.456    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 17.441    

Slack (MET) :             17.441ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.868ns  (logic 6.115ns (27.963%)  route 15.753ns (72.037%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 36.263 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.421    18.015    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.434    36.263    game_logic/clk_out1
    SLICE_X45Y22         FDCE                                         r  game_logic/pivot_x_reg[19]/C
                         clock pessimism             -0.496    35.767    
                         clock uncertainty           -0.106    35.661    
    SLICE_X45Y22         FDCE (Setup_fdce_C_CE)      -0.205    35.456    game_logic/pivot_x_reg[19]
  -------------------------------------------------------------------
                         required time                         35.456    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 17.441    

Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 6.115ns (28.106%)  route 15.642ns (71.894%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 36.260 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.310    17.904    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X47Y25         FDCE                                         r  game_logic/pivot_x_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.431    36.260    game_logic/clk_out1
    SLICE_X47Y25         FDCE                                         r  game_logic/pivot_x_reg[18]/C
                         clock pessimism             -0.496    35.764    
                         clock uncertainty           -0.106    35.658    
    SLICE_X47Y25         FDCE (Setup_fdce_C_CE)      -0.205    35.453    game_logic/pivot_x_reg[18]
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                         -17.904    
  -------------------------------------------------------------------
                         slack                                 17.549    

Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 6.115ns (28.106%)  route 15.642ns (71.894%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 36.260 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.310    17.904    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X47Y25         FDCE                                         r  game_logic/pivot_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.431    36.260    game_logic/clk_out1
    SLICE_X47Y25         FDCE                                         r  game_logic/pivot_x_reg[21]/C
                         clock pessimism             -0.496    35.764    
                         clock uncertainty           -0.106    35.658    
    SLICE_X47Y25         FDCE (Setup_fdce_C_CE)      -0.205    35.453    game_logic/pivot_x_reg[21]
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                         -17.904    
  -------------------------------------------------------------------
                         slack                                 17.549    

Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 6.115ns (28.106%)  route 15.642ns (71.894%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 36.260 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.310    17.904    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X47Y25         FDCE                                         r  game_logic/pivot_x_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.431    36.260    game_logic/clk_out1
    SLICE_X47Y25         FDCE                                         r  game_logic/pivot_x_reg[23]/C
                         clock pessimism             -0.496    35.764    
                         clock uncertainty           -0.106    35.658    
    SLICE_X47Y25         FDCE (Setup_fdce_C_CE)      -0.205    35.453    game_logic/pivot_x_reg[23]
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                         -17.904    
  -------------------------------------------------------------------
                         slack                                 17.549    

Slack (MET) :             17.602ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[3][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.712ns  (logic 4.369ns (20.122%)  route 17.343ns (79.878%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 36.270 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.852ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.625    -3.852    game_logic/clk_out1
    SLICE_X59Y19         FDCE                                         r  game_logic/block_x_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456    -3.396 f  game_logic/block_x_reg[0][1]/Q
                         net (fo=9, routed)           2.311    -1.084    game_logic/block_x_reg_n_3_[0][1]
    SLICE_X29Y24         LUT1 (Prop_lut1_I0_O)        0.124    -0.960 r  game_logic/block_y[0][4]_i_7/O
                         net (fo=1, routed)           0.000    -0.960    game_logic/block_y[0][4]_i_7_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    -0.713 r  game_logic/block_y_reg[0][4]_i_2/O[0]
                         net (fo=2, routed)           1.529     0.816    game_logic/collision6[1]
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.299     1.115 r  game_logic/update_output_reg[10]_i_154/O
                         net (fo=1, routed)           0.000     1.115    game_logic/update_output_reg[10]_i_154_n_3
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.345 r  game_logic/update_output_reg[10]_i_148/O[1]
                         net (fo=3, routed)           0.865     2.209    game_logic/update_output_reg[10]_i_148_n_9
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     2.939 r  game_logic/update_output_en_reg_i_323/O[1]
                         net (fo=3, routed)           0.712     3.651    game_logic/update_output_en_reg_i_323_n_9
    SLICE_X50Y17         LUT4 (Prop_lut4_I3_O)        0.303     3.954 r  game_logic/update_output_reg[10]_i_127/O
                         net (fo=1, routed)           0.000     3.954    game_logic/update_output_reg[10]_i_127_n_3
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.209 r  game_logic/update_output_reg[10]_i_113/O[3]
                         net (fo=1, routed)           0.458     4.667    game_logic/update_output_reg[10]_i_113_n_7
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     4.974 r  game_logic/update_output_reg[10]_i_61/O
                         net (fo=1, routed)           0.000     4.974    game_logic/update_output_reg[10]_i_61_n_3
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.375 r  game_logic/update_output_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.375    game_logic/update_output_reg[10]_i_31_n_3
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.597 r  game_logic/update_output_en_reg_i_28/O[0]
                         net (fo=18, routed)          4.048     9.645    ram/block_y[1][31]_i_5_1[0]
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.299     9.944 f  ram/block_y[1][31]_i_12/O
                         net (fo=1, routed)           2.212    12.157    ram/block_y[1][31]_i_12_n_3
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    12.281 f  ram/block_y[1][31]_i_9/O
                         net (fo=1, routed)           0.958    13.239    ram/block_y[1][31]_i_9_n_3
    SLICE_X43Y19         LUT5 (Prop_lut5_I2_O)        0.124    13.363 r  ram/block_y[1][31]_i_5/O
                         net (fo=1, routed)           1.310    14.672    input/block_x_reg[0][0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.796 r  input/block_y[1][31]_i_3/O
                         net (fo=1, routed)           0.288    15.085    game_logic/block_x_reg[0][0]_6
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124    15.209 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.652    17.861    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X40Y34         FDCE                                         r  game_logic/block_x_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.441    36.270    game_logic/clk_out1
    SLICE_X40Y34         FDCE                                         r  game_logic/block_x_reg[3][7]/C
                         clock pessimism             -0.496    35.774    
                         clock uncertainty           -0.106    35.668    
    SLICE_X40Y34         FDCE (Setup_fdce_C_CE)      -0.205    35.463    game_logic/block_x_reg[3][7]
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -17.861    
  -------------------------------------------------------------------
                         slack                                 17.602    

Slack (MET) :             17.602ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[3][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.712ns  (logic 4.369ns (20.122%)  route 17.343ns (79.878%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 36.270 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.852ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.625    -3.852    game_logic/clk_out1
    SLICE_X59Y19         FDCE                                         r  game_logic/block_x_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456    -3.396 f  game_logic/block_x_reg[0][1]/Q
                         net (fo=9, routed)           2.311    -1.084    game_logic/block_x_reg_n_3_[0][1]
    SLICE_X29Y24         LUT1 (Prop_lut1_I0_O)        0.124    -0.960 r  game_logic/block_y[0][4]_i_7/O
                         net (fo=1, routed)           0.000    -0.960    game_logic/block_y[0][4]_i_7_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    -0.713 r  game_logic/block_y_reg[0][4]_i_2/O[0]
                         net (fo=2, routed)           1.529     0.816    game_logic/collision6[1]
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.299     1.115 r  game_logic/update_output_reg[10]_i_154/O
                         net (fo=1, routed)           0.000     1.115    game_logic/update_output_reg[10]_i_154_n_3
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.345 r  game_logic/update_output_reg[10]_i_148/O[1]
                         net (fo=3, routed)           0.865     2.209    game_logic/update_output_reg[10]_i_148_n_9
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     2.939 r  game_logic/update_output_en_reg_i_323/O[1]
                         net (fo=3, routed)           0.712     3.651    game_logic/update_output_en_reg_i_323_n_9
    SLICE_X50Y17         LUT4 (Prop_lut4_I3_O)        0.303     3.954 r  game_logic/update_output_reg[10]_i_127/O
                         net (fo=1, routed)           0.000     3.954    game_logic/update_output_reg[10]_i_127_n_3
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.209 r  game_logic/update_output_reg[10]_i_113/O[3]
                         net (fo=1, routed)           0.458     4.667    game_logic/update_output_reg[10]_i_113_n_7
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     4.974 r  game_logic/update_output_reg[10]_i_61/O
                         net (fo=1, routed)           0.000     4.974    game_logic/update_output_reg[10]_i_61_n_3
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.375 r  game_logic/update_output_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.375    game_logic/update_output_reg[10]_i_31_n_3
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.597 r  game_logic/update_output_en_reg_i_28/O[0]
                         net (fo=18, routed)          4.048     9.645    ram/block_y[1][31]_i_5_1[0]
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.299     9.944 f  ram/block_y[1][31]_i_12/O
                         net (fo=1, routed)           2.212    12.157    ram/block_y[1][31]_i_12_n_3
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    12.281 f  ram/block_y[1][31]_i_9/O
                         net (fo=1, routed)           0.958    13.239    ram/block_y[1][31]_i_9_n_3
    SLICE_X43Y19         LUT5 (Prop_lut5_I2_O)        0.124    13.363 r  ram/block_y[1][31]_i_5/O
                         net (fo=1, routed)           1.310    14.672    input/block_x_reg[0][0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.796 r  input/block_y[1][31]_i_3/O
                         net (fo=1, routed)           0.288    15.085    game_logic/block_x_reg[0][0]_6
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124    15.209 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         2.652    17.861    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X40Y34         FDCE                                         r  game_logic/block_x_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.441    36.270    game_logic/clk_out1
    SLICE_X40Y34         FDCE                                         r  game_logic/block_x_reg[3][8]/C
                         clock pessimism             -0.496    35.774    
                         clock uncertainty           -0.106    35.668    
    SLICE_X40Y34         FDCE (Setup_fdce_C_CE)      -0.205    35.463    game_logic/block_x_reg[3][8]
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -17.861    
  -------------------------------------------------------------------
                         slack                                 17.602    

Slack (MET) :             17.627ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.684ns  (logic 6.115ns (28.201%)  route 15.569ns (71.799%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 36.265 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.853ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.624    -3.853    game_logic/clk_out1
    SLICE_X65Y21         FDCE                                         r  game_logic/pivot_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456    -3.397 r  game_logic/pivot_y_reg[0]/Q
                         net (fo=28, routed)          2.212    -1.185    game_logic/pivot_y[0]
    SLICE_X44Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.061 r  game_logic/update_myblock_reg[200]_i_315/O
                         net (fo=1, routed)           0.000    -1.061    game_logic/update_myblock_reg[200]_i_315_n_3
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.529 r  game_logic/update_myblock_reg[200]_i_178/CO[3]
                         net (fo=1, routed)           0.000    -0.529    game_logic/update_myblock_reg[200]_i_178_n_3
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.290 r  game_logic/update_myblock_reg[200]_i_369/O[2]
                         net (fo=3, routed)           0.999     0.709    game_logic/update_myblock_reg[200]_i_369_n_8
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.302     1.011 r  game_logic/update_myblock_reg[200]_i_372/O
                         net (fo=1, routed)           0.000     1.011    game_logic/update_myblock_reg[200]_i_372_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.544 r  game_logic/update_myblock_reg[200]_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.544    game_logic/update_myblock_reg[200]_i_228_n_3
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.661 r  game_logic/update_myblock_reg[200]_i_638/CO[3]
                         net (fo=1, routed)           0.000     1.661    game_logic/update_myblock_reg[200]_i_638_n_3
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.778 r  game_logic/update_myblock_reg[200]_i_503/CO[3]
                         net (fo=1, routed)           0.000     1.778    game_logic/update_myblock_reg[200]_i_503_n_3
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.017 r  game_logic/update_myblock_reg[200]_i_502/O[2]
                         net (fo=6, routed)           1.853     3.870    game_logic/update_myblock_reg[200]_i_502_n_8
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.327     4.197 r  game_logic/pivot_x[31]_i_1554/O
                         net (fo=2, routed)           0.484     4.680    game_logic/pivot_x[31]_i_1554_n_3
    SLICE_X44Y34         LUT4 (Prop_lut4_I3_O)        0.326     5.006 r  game_logic/pivot_x[31]_i_1558/O
                         net (fo=1, routed)           0.000     5.006    game_logic/pivot_x[31]_i_1558_n_3
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  game_logic/pivot_x_reg[31]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     5.556    game_logic/pivot_x_reg[31]_i_1294_n_3
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.670 r  game_logic/pivot_x_reg[31]_i_806/CO[3]
                         net (fo=1, routed)           0.000     5.670    game_logic/pivot_x_reg[31]_i_806_n_3
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.983 f  game_logic/pivot_x_reg[31]_i_392/O[3]
                         net (fo=4, routed)           1.371     7.354    game_logic/collision3[31]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.306     7.660 r  game_logic/pivot_x[31]_i_393/O
                         net (fo=1, routed)           0.000     7.660    game_logic/pivot_x[31]_i_393_n_3
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.061 f  game_logic/pivot_x_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           1.340     9.401    game_logic/collision22224_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.156     9.557 f  game_logic/pivot_x[31]_i_44/O
                         net (fo=14, routed)          1.923    11.480    ram/collision12225_out
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.355    11.835 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.305    12.140    game_logic/pivot_x[31]_i_4
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.264 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           2.162    14.426    input/update_output_en_reg_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.152    14.578 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.684    15.262    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.594 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          2.236    17.831    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X41Y29         FDCE                                         r  game_logic/pivot_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.436    36.265    game_logic/clk_out1
    SLICE_X41Y29         FDCE                                         r  game_logic/pivot_x_reg[8]/C
                         clock pessimism             -0.496    35.769    
                         clock uncertainty           -0.106    35.663    
    SLICE_X41Y29         FDCE (Setup_fdce_C_CE)      -0.205    35.458    game_logic/pivot_x_reg[8]
  -------------------------------------------------------------------
                         required time                         35.458    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                 17.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[182]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[182]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.625%)  route 0.234ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    game_logic/clk_out1
    SLICE_X33Y51         FDCE                                         r  game_logic/set_update_myblock_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  game_logic/set_update_myblock_reg[182]/Q
                         net (fo=1, routed)           0.234    -0.419    ram/internal_myblockfield_reg[200]_2[181]
    SLICE_X33Y48         FDCE                                         r  ram/internal_myblockfield_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.750    ram/clk_out1
    SLICE_X33Y48         FDCE                                         r  ram/internal_myblockfield_reg[182]/C
                         clock pessimism              0.227    -0.523    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.070    -0.453    ram/internal_myblockfield_reg[182]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[179]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[179]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.246%)  route 0.296ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    game_logic/clk_out1
    SLICE_X36Y51         FDCE                                         r  game_logic/set_update_myblock_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  game_logic/set_update_myblock_reg[179]/Q
                         net (fo=1, routed)           0.296    -0.356    ram/internal_myblockfield_reg[200]_2[178]
    SLICE_X33Y47         FDCE                                         r  ram/internal_myblockfield_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.750    ram/clk_out1
    SLICE_X33Y47         FDCE                                         r  ram/internal_myblockfield_reg[179]/C
                         clock pessimism              0.227    -0.523    
    SLICE_X33Y47         FDCE (Hold_fdce_C_D)         0.066    -0.457    ram/internal_myblockfield_reg[179]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tone/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tone/cleared_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.567    -0.789    tone/clk_out1
    SLICE_X55Y47         FDCE                                         r  tone/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.648 r  tone/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.077    -0.571    tone/state[1]
    SLICE_X54Y47         LUT5 (Prop_lut5_I3_O)        0.045    -0.526 r  tone/cleared_pending_i_1/O
                         net (fo=1, routed)           0.000    -0.526    tone/cleared_pending_i_1_n_3
    SLICE_X54Y47         FDCE                                         r  tone/cleared_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.838    -0.745    tone/clk_out1
    SLICE_X54Y47         FDCE                                         r  tone/cleared_pending_reg/C
                         clock pessimism             -0.031    -0.776    
    SLICE_X54Y47         FDCE (Hold_fdce_C_D)         0.121    -0.655    tone/cleared_pending_reg
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[157]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.555%)  route 0.311ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    game_logic/clk_out1
    SLICE_X42Y50         FDCE                                         r  game_logic/set_update_saved_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  game_logic/set_update_saved_reg[157]/Q
                         net (fo=1, routed)           0.311    -0.319    ram/internal_savedfield_reg[200]_2[156]
    SLICE_X42Y49         FDCE                                         r  ram/internal_savedfield_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.749    ram/clk_out1
    SLICE_X42Y49         FDCE                                         r  ram/internal_savedfield_reg[157]/C
                         clock pessimism              0.227    -0.522    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.063    -0.459    ram/internal_savedfield_reg[157]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[155]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[155]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.774%)  route 0.308ns (65.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    game_logic/clk_out1
    SLICE_X42Y50         FDCE                                         r  game_logic/set_update_saved_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  game_logic/set_update_saved_reg[155]/Q
                         net (fo=1, routed)           0.308    -0.322    ram/internal_savedfield_reg[200]_2[154]
    SLICE_X42Y49         FDCE                                         r  ram/internal_savedfield_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.749    ram/clk_out1
    SLICE_X42Y49         FDCE                                         r  ram/internal_savedfield_reg[155]/C
                         clock pessimism              0.227    -0.522    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.059    -0.463    ram/internal_savedfield_reg[155]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.919%)  route 0.320ns (66.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    game_logic/clk_out1
    SLICE_X34Y5          FDCE                                         r  game_logic/set_update_myblock_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  game_logic/set_update_myblock_reg[74]/Q
                         net (fo=1, routed)           0.320    -0.310    ram/internal_myblockfield_reg[200]_2[73]
    SLICE_X41Y5          FDCE                                         r  ram/internal_myblockfield_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.750    ram/clk_out1
    SLICE_X41Y5          FDCE                                         r  ram/internal_myblockfield_reg[74]/C
                         clock pessimism              0.222    -0.528    
    SLICE_X41Y5          FDCE (Hold_fdce_C_D)         0.070    -0.458    ram/internal_myblockfield_reg[74]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.566    -0.790    game_logic/clk_out1
    SLICE_X55Y4          FDCE                                         r  game_logic/set_update_myblock_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.649 r  game_logic/set_update_myblock_reg[49]/Q
                         net (fo=1, routed)           0.117    -0.532    ram/internal_myblockfield_reg[200]_2[48]
    SLICE_X57Y4          FDCE                                         r  ram/internal_myblockfield_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.837    -0.746    ram/clk_out1
    SLICE_X57Y4          FDCE                                         r  ram/internal_myblockfield_reg[49]/C
                         clock pessimism             -0.007    -0.753    
    SLICE_X57Y4          FDCE (Hold_fdce_C_D)         0.072    -0.681    ram/internal_myblockfield_reg[49]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.328%)  route 0.119ns (45.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    game_logic/clk_out1
    SLICE_X32Y4          FDCE                                         r  game_logic/set_update_output_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.652 r  game_logic/set_update_output_reg[76]/Q
                         net (fo=1, routed)           0.119    -0.533    ram/D[75]
    SLICE_X35Y4          FDCE                                         r  ram/internal_outputfield_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.831    -0.752    ram/clk_out1
    SLICE_X35Y4          FDCE                                         r  ram/internal_outputfield_reg[76]/C
                         clock pessimism             -0.007    -0.759    
    SLICE_X35Y4          FDCE (Hold_fdce_C_D)         0.076    -0.683    ram/internal_outputfield_reg[76]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[153]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[153]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    game_logic/clk_out1
    SLICE_X33Y44         FDCE                                         r  game_logic/set_update_output_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.652 r  game_logic/set_update_output_reg[153]/Q
                         net (fo=1, routed)           0.113    -0.539    ram/D[152]
    SLICE_X35Y43         FDCE                                         r  ram/internal_outputfield_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.831    -0.752    ram/clk_out1
    SLICE_X35Y43         FDCE                                         r  ram/internal_outputfield_reg[153]/C
                         clock pessimism             -0.007    -0.759    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.070    -0.689    ram/internal_outputfield_reg[153]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[199]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[199]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.557    -0.799    game_logic/clk_out1
    SLICE_X9Y29          FDCE                                         r  game_logic/set_update_saved_reg[199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  game_logic/set_update_saved_reg[199]/Q
                         net (fo=1, routed)           0.113    -0.545    ram/internal_savedfield_reg[200]_2[198]
    SLICE_X11Y29         FDCE                                         r  ram/internal_savedfield_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.825    -0.758    ram/clk_out1
    SLICE_X11Y29         FDCE                                         r  ram/internal_savedfield_reg[199]/C
                         clock pessimism             -0.007    -0.765    
    SLICE_X11Y29         FDCE (Hold_fdce_C_D)         0.070    -0.695    ram/internal_savedfield_reg[199]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X64Y13    game_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X63Y13    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X65Y14    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep__3/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep__4/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X65Y14    game_logic/FSM_sequential_state_reg[0]_rep__5/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y13    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y13    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y13    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y13    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y14    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y14    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y13    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y13    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y13    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y13    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y13    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y14    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X65Y14    game_logic/FSM_sequential_state_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.800ns (47.783%)  route 1.967ns (52.217%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     4.241 r  highscore/mux_cnt_reg[8]/Q
                         net (fo=2, routed)           1.023     5.263    highscore/mux_cnt_reg_n_3_[8]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     5.961 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.961    highscore/plusOp_carry__0_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  highscore/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.075    highscore/plusOp_carry__1_n_3
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.314 r  highscore/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.944     7.259    highscore/data0[15]
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.330     7.589 r  highscore/mux_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     7.589    highscore/mux_cnt[15]
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512    12.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[15]/C
                         clock pessimism              0.299    13.199    
                         clock uncertainty           -0.035    13.164    
    SLICE_X65Y4          FDCE (Setup_fdce_C_D)        0.075    13.239    highscore/mux_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.752ns (49.112%)  route 1.815ns (50.888%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     4.241 r  highscore/mux_cnt_reg[8]/Q
                         net (fo=2, routed)           1.023     5.263    highscore/mux_cnt_reg_n_3_[8]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     5.961 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.961    highscore/plusOp_carry__0_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  highscore/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.075    highscore/plusOp_carry__1_n_3
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  highscore/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.793     7.090    highscore/data0[13]
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.389 r  highscore/mux_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     7.389    highscore/mux_cnt[13]
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512    12.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/C
                         clock pessimism              0.299    13.199    
                         clock uncertainty           -0.035    13.164    
    SLICE_X65Y4          FDCE (Setup_fdce_C_D)        0.031    13.195    highscore/mux_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.879ns (51.586%)  route 1.763ns (48.415%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 13.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     4.241 r  highscore/mux_cnt_reg[8]/Q
                         net (fo=2, routed)           1.023     5.263    highscore/mux_cnt_reg_n_3_[8]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     5.961 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.961    highscore/plusOp_carry__0_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  highscore/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.075    highscore/plusOp_carry__1_n_3
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.388 r  highscore/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.741     7.129    highscore/data0[16]
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.335     7.464 r  highscore/mux_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     7.464    highscore/mux_cnt[16]
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770    13.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[16]/C
                         clock pessimism              0.343    13.502    
                         clock uncertainty           -0.035    13.466    
    SLICE_X63Y3          FDCE (Setup_fdce_C_D)        0.075    13.541    highscore/mux_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.828ns (25.302%)  route 2.444ns (74.698%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.456     4.278 f  highscore/mux_cnt_reg[1]/Q
                         net (fo=2, routed)           0.961     5.238    highscore/mux_cnt_reg_n_3_[1]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124     5.362 r  highscore/mux_cnt[16]_i_3/O
                         net (fo=1, routed)           0.665     6.028    highscore/mux_cnt[16]_i_3_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.152 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.819     6.970    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.094 r  highscore/mux[0]_i_1/O
                         net (fo=1, routed)           0.000     7.094    highscore/mux[0]_i_1_n_3
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512    12.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C
                         clock pessimism              0.299    13.199    
                         clock uncertainty           -0.035    13.164    
    SLICE_X65Y4          FDCE (Setup_fdce_C_D)        0.029    13.193    highscore/mux_reg[0]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.828ns (23.489%)  route 2.697ns (76.511%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 13.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.456     4.278 f  highscore/mux_cnt_reg[1]/Q
                         net (fo=2, routed)           0.961     5.238    highscore/mux_cnt_reg_n_3_[1]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124     5.362 r  highscore/mux_cnt[16]_i_3/O
                         net (fo=1, routed)           0.665     6.028    highscore/mux_cnt[16]_i_3_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.152 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          1.071     7.223    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  highscore/mux_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     7.347    highscore/mux_cnt[14]
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770    13.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[14]/C
                         clock pessimism              0.343    13.502    
                         clock uncertainty           -0.035    13.466    
    SLICE_X63Y3          FDCE (Setup_fdce_C_D)        0.031    13.497    highscore/mux_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.822ns (25.165%)  route 2.444ns (74.835%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.456     4.278 f  highscore/mux_cnt_reg[1]/Q
                         net (fo=2, routed)           0.961     5.238    highscore/mux_cnt_reg_n_3_[1]
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.124     5.362 r  highscore/mux_cnt[16]_i_3/O
                         net (fo=1, routed)           0.665     6.028    highscore/mux_cnt[16]_i_3_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.152 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.819     6.970    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.118     7.088 r  highscore/mux[1]_i_1/O
                         net (fo=1, routed)           0.000     7.088    highscore/mux[1]_i_1_n_3
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512    12.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
                         clock pessimism              0.299    13.199    
                         clock uncertainty           -0.035    13.164    
    SLICE_X65Y4          FDCE (Setup_fdce_C_D)        0.075    13.239    highscore/mux_reg[1]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.666ns (46.954%)  route 1.882ns (53.046%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 13.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     4.241 r  highscore/mux_cnt_reg[8]/Q
                         net (fo=2, routed)           1.023     5.263    highscore/mux_cnt_reg_n_3_[8]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     5.961 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.961    highscore/plusOp_carry__0_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.183 r  highscore/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.860     7.043    highscore/data0[9]
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.327     7.370 r  highscore/mux_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.370    highscore/mux_cnt[9]
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770    13.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[9]/C
                         clock pessimism              0.343    13.502    
                         clock uncertainty           -0.035    13.466    
    SLICE_X63Y3          FDCE (Setup_fdce_C_D)        0.075    13.541    highscore/mux_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.764ns (51.155%)  route 1.684ns (48.845%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 13.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     4.241 r  highscore/mux_cnt_reg[8]/Q
                         net (fo=2, routed)           1.023     5.263    highscore/mux_cnt_reg_n_3_[8]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     5.961 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.961    highscore/plusOp_carry__0_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.274 r  highscore/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.662     6.936    highscore/data0[12]
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.334     7.270 r  highscore/mux_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     7.270    highscore/mux_cnt[12]
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770    13.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[12]/C
                         clock pessimism              0.343    13.502    
                         clock uncertainty           -0.035    13.466    
    SLICE_X63Y3          FDCE (Setup_fdce_C_D)        0.075    13.541    highscore/mux_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.754ns (52.202%)  route 1.606ns (47.798%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 13.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     4.241 r  highscore/mux_cnt_reg[8]/Q
                         net (fo=2, routed)           1.023     5.263    highscore/mux_cnt_reg_n_3_[8]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     5.961 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.961    highscore/plusOp_carry__0_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.295 r  highscore/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.583     6.879    highscore/data0[10]
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.303     7.182 r  highscore/mux_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     7.182    highscore/mux_cnt[10]
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770    13.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[10]/C
                         clock pessimism              0.343    13.502    
                         clock uncertainty           -0.035    13.466    
    SLICE_X63Y3          FDCE (Setup_fdce_C_D)        0.029    13.495    highscore/mux_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.658ns (52.109%)  route 1.524ns (47.891%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 13.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.364     3.822    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     4.241 r  highscore/mux_cnt_reg[8]/Q
                         net (fo=2, routed)           1.023     5.263    highscore/mux_cnt_reg_n_3_[8]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     5.961 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.961    highscore/plusOp_carry__0_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.200 r  highscore/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.501     6.702    highscore/data0[11]
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.302     7.004 r  highscore/mux_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     7.004    highscore/mux_cnt[11]
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770    13.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[11]/C
                         clock pessimism              0.343    13.502    
                         clock uncertainty           -0.035    13.466    
    SLICE_X63Y3          FDCE (Setup_fdce_C_D)        0.031    13.497    highscore/mux_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  6.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.168     1.284    highscore/mux_reg[0]_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.042     1.326 r  highscore/mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.326    highscore/mux[1]_i_1_n_3
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.869     1.283    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
                         clock pessimism             -0.309     0.975    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.107     1.082    highscore/mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.003     1.229    highscore/clk100
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141     1.370 f  highscore/mux_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.539    highscore/mux_cnt_reg_n_3_[0]
    SLICE_X63Y2          LUT1 (Prop_lut1_I0_O)        0.042     1.581 r  highscore/mux_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.581    highscore/mux_cnt[0]
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.576    highscore/clk100
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[0]/C
                         clock pessimism             -0.347     1.229    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105     1.334    highscore/mux_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.168     1.284    highscore/mux_reg[0]_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.329 r  highscore/mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.329    highscore/mux[0]_i_1_n_3
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.869     1.283    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C
                         clock pessimism             -0.309     0.975    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.091     1.066    highscore/mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.235ns (44.031%)  route 0.299ns (55.969%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.999     1.225    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.141     1.366 r  highscore/mux_cnt_reg[6]/Q
                         net (fo=2, routed)           0.116     1.482    highscore/mux_cnt_reg_n_3_[6]
    SLICE_X63Y2          LUT6 (Prop_lut6_I2_O)        0.045     1.527 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.183     1.710    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.049     1.759 r  highscore/mux_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    highscore/mux_cnt[4]
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.576    highscore/clk100
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[4]/C
                         clock pessimism             -0.314     1.262    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.107     1.369    highscore/mux_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.231ns (43.608%)  route 0.299ns (56.392%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.999     1.225    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.141     1.366 r  highscore/mux_cnt_reg[6]/Q
                         net (fo=2, routed)           0.116     1.482    highscore/mux_cnt_reg_n_3_[6]
    SLICE_X63Y2          LUT6 (Prop_lut6_I2_O)        0.045     1.527 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.183     1.710    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  highscore/mux_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    highscore/mux_cnt[2]
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.576    highscore/clk100
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[2]/C
                         clock pessimism             -0.314     1.262    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.092     1.354    highscore/mux_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.327ns (40.213%)  route 0.486ns (59.787%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_cnt_reg[13]/Q
                         net (fo=2, routed)           0.105     1.221    highscore/mux_cnt_reg_n_3_[13]
    SLICE_X63Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.136     1.402    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.447 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.082     1.529    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.574 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.163     1.737    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.051     1.788 r  highscore/mux_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.788    highscore/mux_cnt[8]
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C
                         clock pessimism             -0.296     1.274    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.107     1.381    highscore/mux_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.321ns (39.768%)  route 0.486ns (60.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_cnt_reg[13]/Q
                         net (fo=2, routed)           0.105     1.221    highscore/mux_cnt_reg_n_3_[13]
    SLICE_X63Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.136     1.402    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.447 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.082     1.529    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.574 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.163     1.737    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.045     1.782 r  highscore/mux_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.782    highscore/mux_cnt[6]
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[6]/C
                         clock pessimism             -0.296     1.274    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.092     1.366    highscore/mux_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.320ns (33.856%)  route 0.625ns (66.144%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_cnt_reg[13]/Q
                         net (fo=2, routed)           0.105     1.221    highscore/mux_cnt_reg_n_3_[13]
    SLICE_X63Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.136     1.402    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.447 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.082     1.529    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.574 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.302     1.876    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.044     1.920 r  highscore/mux_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.920    highscore/mux_cnt[3]
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[3]/C
                         clock pessimism             -0.296     1.274    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.107     1.381    highscore/mux_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.321ns (33.962%)  route 0.624ns (66.038%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_cnt_reg[13]/Q
                         net (fo=2, routed)           0.105     1.221    highscore/mux_cnt_reg_n_3_[13]
    SLICE_X63Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.136     1.402    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.447 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.082     1.529    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.574 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.301     1.875    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  highscore/mux_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.920    highscore/mux_cnt[7]
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[7]/C
                         clock pessimism             -0.296     1.274    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.107     1.381    highscore/mux_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.321ns (33.962%)  route 0.624ns (66.038%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_cnt_reg[13]/Q
                         net (fo=2, routed)           0.105     1.221    highscore/mux_cnt_reg_n_3_[13]
    SLICE_X63Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.136     1.402    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.447 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.082     1.529    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.574 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.301     1.875    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  highscore/mux_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.920    highscore/mux_cnt[5]
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[5]/C
                         clock pessimism             -0.296     1.274    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.092     1.366    highscore/mux_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y2  highscore/mux_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y3  highscore/mux_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y3  highscore/mux_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y3  highscore/mux_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y4  highscore/mux_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y3  highscore/mux_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y4  highscore/mux_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y3  highscore/mux_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y2  highscore/mux_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y2  highscore/mux_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2  highscore/mux_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2  highscore/mux_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y4  highscore/mux_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y4  highscore/mux_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2  highscore/mux_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2  highscore/mux_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3  highscore/mux_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y4  highscore/mux_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y4  highscore/mux_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[13]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[14]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[15]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[16]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[17]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[18]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[19]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 36.348 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.490     0.730    tick/AR[0]
    SLICE_X65Y3          FDCE                                         f  tick/int_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.519    36.348    tick/clk_out1
    SLICE_X65Y3          FDCE                                         r  tick/int_counter_reg[20]/C
                         clock pessimism             -0.482    35.866    
                         clock uncertainty           -0.106    35.760    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    35.355    tick/int_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.768ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.642ns (14.476%)  route 3.793ns (85.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.381ns = ( 36.349 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.348     0.588    tick/AR[0]
    SLICE_X65Y2          FDCE                                         f  tick/int_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.520    36.349    tick/clk_out1
    SLICE_X65Y2          FDCE                                         r  tick/int_counter_reg[10]/C
                         clock pessimism             -0.482    35.867    
                         clock uncertainty           -0.106    35.761    
    SLICE_X65Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.356    tick/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         35.356    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 34.768    

Slack (MET) :             34.768ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.642ns (14.476%)  route 3.793ns (85.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.381ns = ( 36.349 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.630    -3.847    game_logic/clk_out1
    SLICE_X64Y16         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518    -3.329 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.445    -1.884    game_logic/c_reset
    SLICE_X52Y10         LUT2 (Prop_lut2_I0_O)        0.124    -1.760 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          2.348     0.588    tick/AR[0]
    SLICE_X65Y2          FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.520    36.349    tick/clk_out1
    SLICE_X65Y2          FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.482    35.867    
                         clock uncertainty           -0.106    35.761    
    SLICE_X65Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.356    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         35.356    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 34.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.485%)  route 0.214ns (53.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    pseudorandom/CLK
    SLICE_X48Y61         FDPE                                         r  pseudorandom/tetrimino_reg_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.653 r  pseudorandom/tetrimino_reg_reg[6]_P/Q
                         net (fo=3, routed)           0.098    -0.555    pseudorandom/tetrimino_reg_reg[6]_P_n_3
    SLICE_X49Y61         LUT5 (Prop_lut5_I1_O)        0.045    -0.510 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.116    -0.394    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X49Y60         FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.831    -0.751    pseudorandom/CLK
    SLICE_X49Y60         FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.027    -0.778    
    SLICE_X49Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.870    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.638%)  route 0.231ns (55.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    pseudorandom/CLK
    SLICE_X48Y59         FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.652 r  pseudorandom/tetrimino_reg_reg[5]_C/Q
                         net (fo=3, routed)           0.098    -0.554    pseudorandom/tetrimino_reg_reg[5]_C_n_3
    SLICE_X49Y59         LUT5 (Prop_lut5_I3_O)        0.045    -0.509 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.133    -0.376    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X48Y59         FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.832    -0.750    pseudorandom/CLK
    SLICE_X48Y59         FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism             -0.043    -0.793    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.885    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.563%)  route 0.284ns (60.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.560    -0.796    pseudorandom/CLK
    SLICE_X44Y60         FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  pseudorandom/tetrimino_reg_reg[4]_C/Q
                         net (fo=4, routed)           0.098    -0.557    pseudorandom/tetrimino_reg_reg[4]_C_n_3
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.512 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.186    -0.326    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X44Y60         FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.830    -0.753    pseudorandom/CLK
    SLICE_X44Y60         FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.043    -0.796    
    SLICE_X44Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.888    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.189ns (39.440%)  route 0.290ns (60.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    pseudorandom/CLK
    SLICE_X48Y59         FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.652 r  pseudorandom/tetrimino_reg_reg[5]_C/Q
                         net (fo=3, routed)           0.097    -0.555    pseudorandom/tetrimino_reg_reg[5]_C_n_3
    SLICE_X49Y59         LUT5 (Prop_lut5_I3_O)        0.048    -0.507 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.193    -0.313    pseudorandom/tetrimino_reg_reg[5]_LDC_i_1_n_3
    SLICE_X50Y59         FDPE                                         f  pseudorandom/tetrimino_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.749    pseudorandom/CLK
    SLICE_X50Y59         FDPE                                         r  pseudorandom/tetrimino_reg_reg[5]_P/C
                         clock pessimism             -0.007    -0.756    
    SLICE_X50Y59         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.889    pseudorandom/tetrimino_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.126%)  route 0.302ns (61.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.561    -0.795    pseudorandom/CLK
    SLICE_X44Y59         FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  pseudorandom/tetrimino_reg_reg[2]_C/Q
                         net (fo=5, routed)           0.169    -0.485    pseudorandom/tetrimino_reg_reg[2]_C_n_3
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.045    -0.440 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.133    -0.307    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X44Y59         FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.831    -0.752    pseudorandom/CLK
    SLICE_X44Y59         FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.887    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.189ns (40.709%)  route 0.275ns (59.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.561    -0.795    pseudorandom/CLK
    SLICE_X44Y59         FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  pseudorandom/tetrimino_reg_reg[2]_C/Q
                         net (fo=5, routed)           0.098    -0.556    pseudorandom/tetrimino_reg_reg[2]_C_n_3
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.048    -0.508 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.177    -0.330    pseudorandom/tetrimino_reg_reg[2]_LDC_i_1_n_3
    SLICE_X46Y59         FDPE                                         f  pseudorandom/tetrimino_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.831    -0.752    pseudorandom/CLK
    SLICE_X46Y59         FDPE                                         r  pseudorandom/tetrimino_reg_reg[2]_P/C
                         clock pessimism             -0.027    -0.779    
    SLICE_X46Y59         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.912    pseudorandom/tetrimino_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.912    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.997%)  route 0.361ns (66.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.559    -0.797    pseudorandom/CLK
    SLICE_X47Y62         FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  pseudorandom/tetrimino_reg_reg[0]_C/Q
                         net (fo=5, routed)           0.164    -0.492    pseudorandom/tetrimino_reg_reg[0]_C_n_3
    SLICE_X46Y61         LUT5 (Prop_lut5_I3_O)        0.045    -0.447 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.197    -0.250    pseudorandom/tetrimino_reg_reg[0]_LDC_i_1_n_3
    SLICE_X46Y62         FDPE                                         f  pseudorandom/tetrimino_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.827    -0.755    pseudorandom/CLK
    SLICE_X46Y62         FDPE                                         r  pseudorandom/tetrimino_reg_reg[0]_P/C
                         clock pessimism             -0.029    -0.784    
    SLICE_X46Y62         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.855    pseudorandom/tetrimino_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.007%)  route 0.395ns (67.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    pseudorandom/CLK
    SLICE_X51Y60         FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.653 r  pseudorandom/tetrimino_reg_reg[7]_P/Q
                         net (fo=3, routed)           0.098    -0.554    pseudorandom/tetrimino_reg_reg[7]_P_n_3
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.045    -0.509 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.297    -0.213    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X50Y61         FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.832    -0.750    pseudorandom/CLK
    SLICE_X50Y61         FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.028    -0.778    
    SLICE_X50Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.845    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.845    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.914%)  route 0.357ns (63.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.561    -0.795    pseudorandom/CLK
    SLICE_X46Y58         FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.631 r  pseudorandom/tetrimino_reg_reg[3]_C/Q
                         net (fo=4, routed)           0.153    -0.478    pseudorandom/tetrimino_reg_reg[3]_C_n_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I3_O)        0.045    -0.433 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.205    -0.229    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X46Y58         FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.831    -0.752    pseudorandom/CLK
    SLICE_X46Y58         FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X46Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.862    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.189ns (39.202%)  route 0.293ns (60.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.559    -0.797    pseudorandom/CLK
    SLICE_X47Y62         FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  pseudorandom/tetrimino_reg_reg[0]_C/Q
                         net (fo=5, routed)           0.160    -0.496    pseudorandom/tetrimino_reg_reg[0]_C_n_3
    SLICE_X46Y61         LUT5 (Prop_lut5_I3_O)        0.048    -0.448 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.133    -0.315    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X47Y62         FDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.827    -0.755    pseudorandom/CLK
    SLICE_X47Y62         FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
                         clock pessimism             -0.042    -0.797    
    SLICE_X47Y62         FDCE (Remov_fdce_C_CLR)     -0.158    -0.955    pseudorandom/tetrimino_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.640    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           630 Endpoints
Min Delay           630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.271ns  (logic 2.061ns (7.040%)  route 27.211ns (92.960%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.831    27.579    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.332    27.911 r  game_logic/update_saved_reg[26]_i_2/O
                         net (fo=1, routed)           0.717    28.628    game_logic/update_saved_reg[26]_i_2_n_3
    SLICE_X57Y11         LUT6 (Prop_lut6_I5_O)        0.124    28.752 r  game_logic/update_saved_reg[26]_i_1/O
                         net (fo=1, routed)           0.519    29.271    game_logic/update_saved__0[26]
    SLICE_X57Y12         LDCE                                         r  game_logic/update_saved_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.078ns  (logic 2.061ns (7.087%)  route 27.017ns (92.913%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.527    27.275    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.332    27.607 r  game_logic/update_saved_reg[33]_i_2/O
                         net (fo=1, routed)           0.968    28.575    game_logic/update_saved_reg[33]_i_2_n_3
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124    28.699 r  game_logic/update_saved_reg[33]_i_1/O
                         net (fo=1, routed)           0.379    29.078    game_logic/update_saved__0[33]
    SLICE_X62Y10         LDCE                                         r  game_logic/update_saved_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.894ns  (logic 2.061ns (7.132%)  route 26.834ns (92.868%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.995    27.743    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.332    28.075 r  game_logic/update_saved_reg[17]_i_2/O
                         net (fo=1, routed)           0.151    28.227    game_logic/update_saved_reg[17]_i_2_n_3
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.351 r  game_logic/update_saved_reg[17]_i_1/O
                         net (fo=1, routed)           0.544    28.894    game_logic/update_saved__0[17]
    SLICE_X54Y13         LDCE                                         r  game_logic/update_saved_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.870ns  (logic 2.061ns (7.138%)  route 26.809ns (92.862%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.660    27.408    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.332    27.740 r  game_logic/update_saved_reg[23]_i_2/O
                         net (fo=1, routed)           0.151    27.891    game_logic/update_saved_reg[23]_i_2_n_3
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.124    28.015 r  game_logic/update_saved_reg[23]_i_1/O
                         net (fo=1, routed)           0.855    28.870    game_logic/update_saved__0[23]
    SLICE_X60Y14         LDCE                                         r  game_logic/update_saved_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.563ns  (logic 2.061ns (7.215%)  route 26.502ns (92.785%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.700    27.448    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.332    27.780 r  game_logic/update_saved_reg[36]_i_2/O
                         net (fo=1, routed)           0.280    28.059    game_logic/update_saved_reg[36]_i_2_n_3
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    28.183 r  game_logic/update_saved_reg[36]_i_1/O
                         net (fo=1, routed)           0.379    28.563    game_logic/update_saved__0[36]
    SLICE_X62Y11         LDCE                                         r  game_logic/update_saved_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.479ns  (logic 2.061ns (7.236%)  route 26.418ns (92.764%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        12.290    26.038    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.332    26.370 r  game_logic/update_saved_reg[49]_i_2/O
                         net (fo=1, routed)           0.799    27.170    game_logic/update_saved_reg[49]_i_2_n_3
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124    27.294 r  game_logic/update_saved_reg[49]_i_1/O
                         net (fo=1, routed)           1.185    28.479    game_logic/update_saved__0[49]
    SLICE_X62Y2          LDCE                                         r  game_logic/update_saved_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.475ns  (logic 2.061ns (7.237%)  route 26.414ns (92.763%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.307    27.055    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X61Y11         LUT6 (Prop_lut6_I2_O)        0.332    27.387 r  game_logic/update_saved_reg[35]_i_2/O
                         net (fo=1, routed)           0.579    27.966    game_logic/update_saved_reg[35]_i_2_n_3
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    28.090 r  game_logic/update_saved_reg[35]_i_1/O
                         net (fo=1, routed)           0.385    28.475    game_logic/update_saved__0[35]
    SLICE_X62Y11         LDCE                                         r  game_logic/update_saved_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.431ns  (logic 2.061ns (7.249%)  route 26.370ns (92.751%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.146    26.894    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.332    27.226 r  game_logic/update_saved_reg[24]_i_2/O
                         net (fo=1, routed)           0.405    27.632    game_logic/update_saved_reg[24]_i_2_n_3
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124    27.756 r  game_logic/update_saved_reg[24]_i_1/O
                         net (fo=1, routed)           0.675    28.431    game_logic/update_saved__0[24]
    SLICE_X64Y8          LDCE                                         r  game_logic/update_saved_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[38]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.220ns  (logic 2.061ns (7.303%)  route 26.159ns (92.697%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        12.909    26.657    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.332    26.989 r  game_logic/update_saved_reg[38]_i_2/O
                         net (fo=1, routed)           0.452    27.441    game_logic/update_saved_reg[38]_i_2_n_3
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.565 r  game_logic/update_saved_reg[38]_i_1/O
                         net (fo=1, routed)           0.654    28.220    game_logic/update_saved__0[38]
    SLICE_X59Y6          LDCE                                         r  game_logic/update_saved_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_saved_reg[37]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.210ns  (logic 2.061ns (7.305%)  route 26.149ns (92.695%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.143    13.596    game_logic/re_set_IBUF
    SLICE_X63Y36         LUT3 (Prop_lut3_I0_O)        0.152    13.748 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        12.422    26.170    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.332    26.502 r  game_logic/update_saved_reg[37]_i_2/O
                         net (fo=1, routed)           0.836    27.338    game_logic/update_saved_reg[37]_i_2_n_3
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124    27.462 r  game_logic/update_saved_reg[37]_i_1/O
                         net (fo=1, routed)           0.748    28.210    game_logic/update_saved__0[37]
    SLICE_X62Y4          LDCE                                         r  game_logic/update_saved_reg[37]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.265ns (47.089%)  route 0.298ns (52.911%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[5]_LDC/G
    SLICE_X49Y59         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[5]_LDC/Q
                         net (fo=3, routed)           0.169     0.389    pseudorandom/tetrimino_reg_reg[5]_LDC_n_3
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.045     0.434 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.563    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X49Y59         LDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.221ns (36.489%)  route 0.385ns (63.511%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[0]_LDC/G
    SLICE_X46Y61         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pseudorandom/tetrimino_reg_reg[0]_LDC/Q
                         net (fo=5, routed)           0.186     0.364    pseudorandom/tetrimino_reg_reg[0]_LDC_n_3
    SLICE_X46Y61         LUT5 (Prop_lut5_I2_O)        0.043     0.407 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.198     0.606    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X46Y61         LDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.269ns (42.603%)  route 0.362ns (57.397%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[4]_LDC/G
    SLICE_X45Y60         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  pseudorandom/tetrimino_reg_reg[4]_LDC/Q
                         net (fo=4, routed)           0.180     0.404    pseudorandom/tetrimino_reg_reg[4]_LDC_n_3
    SLICE_X45Y60         LUT5 (Prop_lut5_I2_O)        0.045     0.449 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.631    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X45Y60         LDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.265ns (39.060%)  route 0.413ns (60.940%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[2]_LDC/G
    SLICE_X45Y59         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[2]_LDC/Q
                         net (fo=5, routed)           0.285     0.505    pseudorandom/tetrimino_reg_reg[2]_LDC_n_3
    SLICE_X45Y59         LUT5 (Prop_lut5_I2_O)        0.045     0.550 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.678    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X45Y59         LDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.276ns (39.114%)  route 0.430ns (60.886%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[1]_LDC/G
    SLICE_X47Y59         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  pseudorandom/tetrimino_reg_reg[1]_LDC/Q
                         net (fo=5, routed)           0.219     0.450    pseudorandom/tetrimino_reg_reg[1]_LDC_n_3
    SLICE_X47Y60         LUT5 (Prop_lut5_I2_O)        0.045     0.495 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.210     0.706    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X47Y59         LDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.289ns (40.894%)  route 0.418ns (59.106%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[7]_LDC/G
    SLICE_X50Y60         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pseudorandom/tetrimino_reg_reg[7]_LDC/Q
                         net (fo=3, routed)           0.174     0.418    pseudorandom/tetrimino_reg_reg[7]_LDC_n_3
    SLICE_X50Y60         LUT5 (Prop_lut5_I2_O)        0.045     0.463 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.707    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X50Y60         LDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.269ns (36.413%)  route 0.470ns (63.587%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[3]_LDC/G
    SLICE_X47Y58         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  pseudorandom/tetrimino_reg_reg[3]_LDC/Q
                         net (fo=4, routed)           0.265     0.489    pseudorandom/tetrimino_reg_reg[3]_LDC_n_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.045     0.534 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.205     0.739    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X47Y58         LDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.265ns (35.061%)  route 0.491ns (64.939%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[6]_LDC/G
    SLICE_X49Y61         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.283     0.503    pseudorandom/tetrimino_reg_reg[6]_LDC_n_3
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.548 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.208     0.756    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X49Y61         LDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_output_reg[108]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.373ns (38.478%)  route 0.596ns (61.522%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  re_set_IBUF_inst/O
                         net (fo=445, routed)         0.500     0.721    game_logic/re_set_IBUF
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  game_logic/update_output_reg[108]_i_4/O
                         net (fo=1, routed)           0.096     0.862    game_logic/update_output_reg[108]_i_4_n_3
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  game_logic/update_output_reg[108]_i_2/O
                         net (fo=1, routed)           0.000     0.907    game_logic/update_output_reg[108]_i_2_n_3
    SLICE_X7Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     0.969 r  game_logic/update_output_reg[108]_i_1/O
                         net (fo=1, routed)           0.000     0.969    game_logic/update_output__0[108]
    SLICE_X7Y12          LDCE                                         r  game_logic/update_output_reg[108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/flash_on_reg/G
                            (positive level-sensitive latch)
  Destination:            game_logic/update_output_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.399ns (40.832%)  route 0.578ns (59.168%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         LDCE                         0.000     0.000 r  game_logic/flash_on_reg/G
    SLICE_X64Y14         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  game_logic/flash_on_reg/Q
                         net (fo=20, routed)          0.514     0.758    game_logic/flash_on
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  game_logic/update_output_reg[40]_i_5/O
                         net (fo=10, routed)          0.064     0.867    game_logic/update_output_reg[40]_i_5_n_3
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.045     0.912 r  game_logic/update_output_reg[35]_i_3/O
                         net (fo=1, routed)           0.000     0.912    game_logic/update_output_reg[35]_i_3_n_3
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I1_O)      0.065     0.977 r  game_logic/update_output_reg[35]_i_1/O
                         net (fo=1, routed)           0.000     0.977    game_logic/update_output__0[35]
    SLICE_X57Y10         LDCE                                         r  game_logic/update_output_reg[35]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           640 Endpoints
Min Delay           640 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.360ns  (logic 1.257ns (3.658%)  route 33.103ns (96.342%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.831    28.824    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.332    29.156 r  game_logic/update_saved_reg[26]_i_2/O
                         net (fo=1, routed)           0.717    29.873    game_logic/update_saved_reg[26]_i_2_n_3
    SLICE_X57Y11         LUT6 (Prop_lut6_I5_O)        0.124    29.997 r  game_logic/update_saved_reg[26]_i_1/O
                         net (fo=1, routed)           0.519    30.516    game_logic/update_saved__0[26]
    SLICE_X57Y12         LDCE                                         r  game_logic/update_saved_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.167ns  (logic 1.257ns (3.679%)  route 32.910ns (96.321%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.527    28.520    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.332    28.852 r  game_logic/update_saved_reg[33]_i_2/O
                         net (fo=1, routed)           0.968    29.820    game_logic/update_saved_reg[33]_i_2_n_3
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124    29.944 r  game_logic/update_saved_reg[33]_i_1/O
                         net (fo=1, routed)           0.379    30.323    game_logic/update_saved__0[33]
    SLICE_X62Y10         LDCE                                         r  game_logic/update_saved_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.983ns  (logic 1.257ns (3.699%)  route 32.726ns (96.301%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.995    28.988    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.332    29.320 r  game_logic/update_saved_reg[17]_i_2/O
                         net (fo=1, routed)           0.151    29.472    game_logic/update_saved_reg[17]_i_2_n_3
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124    29.596 r  game_logic/update_saved_reg[17]_i_1/O
                         net (fo=1, routed)           0.544    30.139    game_logic/update_saved__0[17]
    SLICE_X54Y13         LDCE                                         r  game_logic/update_saved_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.959ns  (logic 1.257ns (3.702%)  route 32.702ns (96.298%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.660    28.653    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.332    28.985 r  game_logic/update_saved_reg[23]_i_2/O
                         net (fo=1, routed)           0.151    29.136    game_logic/update_saved_reg[23]_i_2_n_3
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.124    29.260 r  game_logic/update_saved_reg[23]_i_1/O
                         net (fo=1, routed)           0.855    30.115    game_logic/update_saved__0[23]
    SLICE_X60Y14         LDCE                                         r  game_logic/update_saved_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.651ns  (logic 1.257ns (3.735%)  route 32.394ns (96.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.700    28.693    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.332    29.025 r  game_logic/update_saved_reg[36]_i_2/O
                         net (fo=1, routed)           0.280    29.304    game_logic/update_saved_reg[36]_i_2_n_3
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    29.428 r  game_logic/update_saved_reg[36]_i_1/O
                         net (fo=1, routed)           0.379    29.807    game_logic/update_saved__0[36]
    SLICE_X62Y11         LDCE                                         r  game_logic/update_saved_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.568ns  (logic 1.257ns (3.745%)  route 32.311ns (96.255%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        12.290    27.283    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.332    27.615 r  game_logic/update_saved_reg[49]_i_2/O
                         net (fo=1, routed)           0.799    28.414    game_logic/update_saved_reg[49]_i_2_n_3
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124    28.538 r  game_logic/update_saved_reg[49]_i_1/O
                         net (fo=1, routed)           1.185    29.724    game_logic/update_saved__0[49]
    SLICE_X62Y2          LDCE                                         r  game_logic/update_saved_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.564ns  (logic 1.257ns (3.745%)  route 32.307ns (96.255%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.307    28.300    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X61Y11         LUT6 (Prop_lut6_I2_O)        0.332    28.632 r  game_logic/update_saved_reg[35]_i_2/O
                         net (fo=1, routed)           0.579    29.211    game_logic/update_saved_reg[35]_i_2_n_3
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    29.335 r  game_logic/update_saved_reg[35]_i_1/O
                         net (fo=1, routed)           0.385    29.720    game_logic/update_saved__0[35]
    SLICE_X62Y11         LDCE                                         r  game_logic/update_saved_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.519ns  (logic 1.257ns (3.750%)  route 32.262ns (96.250%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        13.146    28.139    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.332    28.471 r  game_logic/update_saved_reg[24]_i_2/O
                         net (fo=1, routed)           0.405    28.877    game_logic/update_saved_reg[24]_i_2_n_3
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124    29.001 r  game_logic/update_saved_reg[24]_i_1/O
                         net (fo=1, routed)           0.675    29.676    game_logic/update_saved__0[24]
    SLICE_X64Y8          LDCE                                         r  game_logic/update_saved_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[38]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.308ns  (logic 1.257ns (3.774%)  route 32.051ns (96.226%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        12.909    27.902    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.332    28.234 r  game_logic/update_saved_reg[38]_i_2/O
                         net (fo=1, routed)           0.452    28.686    game_logic/update_saved_reg[38]_i_2_n_3
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.124    28.810 r  game_logic/update_saved_reg[38]_i_1/O
                         net (fo=1, routed)           0.654    29.465    game_logic/update_saved__0[38]
    SLICE_X59Y6          LDCE                                         r  game_logic/update_saved_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[37]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.299ns  (logic 1.257ns (3.775%)  route 32.042ns (96.225%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.633    -3.844    game_logic/clk_out1
    SLICE_X64Y13         FDCE                                         r  game_logic/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.478    -3.366 r  game_logic/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)        18.036    14.670    game_logic/state[0]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.323    14.993 r  game_logic/update_saved_reg[200]_i_4/O
                         net (fo=190, routed)        12.422    27.415    game_logic/update_saved_reg[200]_i_4_n_3
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.332    27.747 r  game_logic/update_saved_reg[37]_i_2/O
                         net (fo=1, routed)           0.836    28.583    game_logic/update_saved_reg[37]_i_2_n_3
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124    28.707 r  game_logic/update_saved_reg[37]_i_1/O
                         net (fo=1, routed)           0.748    29.455    game_logic/update_saved__0[37]
    SLICE_X62Y4          LDCE                                         r  game_logic/update_saved_reg[37]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/internal_savedfield_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.754ns  (logic 0.467ns (61.968%)  route 0.287ns (38.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.449    -3.452    ram/clk_out1
    SLICE_X47Y2          FDCE                                         r  ram/internal_savedfield_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.367    -3.085 r  ram/internal_savedfield_reg[61]/Q
                         net (fo=26, routed)          0.287    -2.798    game_logic/Q[60]
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.100    -2.698 r  game_logic/update_saved_reg[61]_i_1/O
                         net (fo=1, routed)           0.000    -2.698    game_logic/update_saved__0[61]
    SLICE_X47Y1          LDCE                                         r  game_logic/update_saved_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[139]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[139]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.754ns  (logic 0.467ns (61.914%)  route 0.287ns (38.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.512    -3.389    ram/clk_out1
    SLICE_X5Y36          FDCE                                         r  ram/internal_savedfield_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.367    -3.022 r  ram/internal_savedfield_reg[139]/Q
                         net (fo=26, routed)          0.287    -2.735    game_logic/Q[138]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.100    -2.635 r  game_logic/update_saved_reg[139]_i_1/O
                         net (fo=1, routed)           0.000    -2.635    game_logic/update_saved__0[139]
    SLICE_X5Y35          LDCE                                         r  game_logic/update_saved_reg[139]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[96]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.826ns  (logic 0.467ns (56.509%)  route 0.359ns (43.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.451    -3.450    ram/clk_out1
    SLICE_X9Y1           FDCE                                         r  ram/internal_savedfield_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.367    -3.083 r  ram/internal_savedfield_reg[96]/Q
                         net (fo=26, routed)          0.359    -2.724    game_logic/Q[95]
    SLICE_X9Y2           LUT6 (Prop_lut6_I1_O)        0.100    -2.624 r  game_logic/update_saved_reg[96]_i_1/O
                         net (fo=1, routed)           0.000    -2.624    game_logic/update_saved__0[96]
    SLICE_X9Y2           LDCE                                         r  game_logic/update_saved_reg[96]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[75]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.840ns  (logic 0.467ns (55.628%)  route 0.373ns (44.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    -3.455    ram/clk_out1
    SLICE_X37Y2          FDCE                                         r  ram/internal_savedfield_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.367    -3.088 r  ram/internal_savedfield_reg[75]/Q
                         net (fo=26, routed)          0.373    -2.716    game_logic/Q[74]
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.100    -2.616 r  game_logic/update_saved_reg[75]_i_1/O
                         net (fo=1, routed)           0.000    -2.616    game_logic/update_saved__0[75]
    SLICE_X36Y3          LDCE                                         r  game_logic/update_saved_reg[75]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[77]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[77]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.892ns  (logic 0.467ns (52.347%)  route 0.425ns (47.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    -3.455    ram/clk_out1
    SLICE_X37Y0          FDCE                                         r  ram/internal_savedfield_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDCE (Prop_fdce_C_Q)         0.367    -3.088 r  ram/internal_savedfield_reg[77]/Q
                         net (fo=26, routed)          0.266    -2.822    game_logic/Q[76]
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.100    -2.722 r  game_logic/update_saved_reg[77]_i_1/O
                         net (fo=1, routed)           0.159    -2.563    game_logic/update_saved__0[77]
    SLICE_X36Y0          LDCE                                         r  game_logic/update_saved_reg[77]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[121]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.513    -3.388    ram/clk_out1
    SLICE_X2Y15          FDCE                                         r  ram/internal_savedfield_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.418    -2.970 r  ram/internal_savedfield_reg[111]/Q
                         net (fo=26, routed)          0.307    -2.663    game_logic/Q[110]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.100    -2.563 r  game_logic/update_saved_reg[121]_i_1/O
                         net (fo=1, routed)           0.000    -2.563    game_logic/update_saved__0[121]
    SLICE_X5Y15          LDCE                                         r  game_logic/update_saved_reg[121]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[134]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[134]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.848ns  (logic 0.467ns (55.082%)  route 0.381ns (44.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.514    -3.387    ram/clk_out1
    SLICE_X3Y35          FDCE                                         r  ram/internal_savedfield_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.367    -3.020 r  ram/internal_savedfield_reg[134]/Q
                         net (fo=26, routed)          0.381    -2.639    game_logic/Q[133]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.100    -2.539 r  game_logic/update_saved_reg[134]_i_1/O
                         net (fo=1, routed)           0.000    -2.539    game_logic/update_saved__0[134]
    SLICE_X5Y35          LDCE                                         r  game_logic/update_saved_reg[134]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[140]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[140]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.860ns  (logic 0.467ns (54.314%)  route 0.393ns (45.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.506    -3.395    ram/clk_out1
    SLICE_X5Y29          FDCE                                         r  ram/internal_savedfield_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.367    -3.028 r  ram/internal_savedfield_reg[140]/Q
                         net (fo=26, routed)          0.393    -2.635    game_logic/Q[139]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.100    -2.535 r  game_logic/update_saved_reg[140]_i_1/O
                         net (fo=1, routed)           0.000    -2.535    game_logic/update_saved__0[140]
    SLICE_X4Y29          LDCE                                         r  game_logic/update_saved_reg[140]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[115]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.865ns  (logic 0.467ns (54.007%)  route 0.398ns (45.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.518    -3.383    ram/clk_out1
    SLICE_X4Y2           FDCE                                         r  ram/internal_savedfield_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.367    -3.016 r  ram/internal_savedfield_reg[105]/Q
                         net (fo=26, routed)          0.398    -2.618    game_logic/Q[104]
    SLICE_X6Y2           LUT6 (Prop_lut6_I3_O)        0.100    -2.518 r  game_logic/update_saved_reg[115]_i_1/O
                         net (fo=1, routed)           0.000    -2.518    game_logic/update_saved__0[115]
    SLICE_X6Y2           LDCE                                         r  game_logic/update_saved_reg[115]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[141]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[141]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.893ns  (logic 0.467ns (52.279%)  route 0.426ns (47.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.509    -3.392    ram/clk_out1
    SLICE_X3Y31          FDCE                                         r  ram/internal_savedfield_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.367    -3.025 r  ram/internal_savedfield_reg[141]/Q
                         net (fo=26, routed)          0.426    -2.599    game_logic/Q[140]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.100    -2.499 r  game_logic/update_saved_reg[141]_i_1/O
                         net (fo=1, routed)           0.000    -2.499    game_logic/update_saved__0[141]
    SLICE_X4Y29          LDCE                                         r  game_logic/update_saved_reg[141]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    W5                   IBUF                         0.000    15.000 f  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481    15.481    clk_gen_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    12.843 f  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.388    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    13.417 f  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.239    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -3.422    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 4.705ns (49.158%)  route 4.866ns (50.842%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 f  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.886     4.526    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y4          LUT4 (Prop_lut4_I1_O)        0.299     4.825 r  game_logic/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.800     5.625    game_logic/seg_OBUF[6]_inst_i_7_n_3
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124     5.749 r  game_logic/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.973     6.722    game_logic/highscore/sel0[1]
    SLICE_X65Y8          LUT5 (Prop_lut5_I0_O)        0.119     6.841 r  game_logic/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.207     9.048    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.792 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.792    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 4.737ns (50.254%)  route 4.689ns (49.746%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 f  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.855     4.496    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.327     4.823 f  game_logic/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.737     5.560    game_logic/seg_OBUF[6]_inst_i_14_n_3
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.332     5.892 f  game_logic/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.894     6.785    game_logic/highscore/sel0[0]
    SLICE_X65Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.909 r  game_logic/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.204     9.113    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.648 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.648    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.966ns (53.267%)  route 4.357ns (46.733%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.855     4.496    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.327     4.823 r  game_logic/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.737     5.560    game_logic/seg_OBUF[6]_inst_i_14_n_3
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.332     5.892 r  game_logic/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.889     6.780    game_logic/highscore/sel0[0]
    SLICE_X65Y8          LUT5 (Prop_lut5_I4_O)        0.154     6.934 r  game_logic/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.877     8.811    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    12.545 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.545    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.266ns  (logic 4.495ns (48.515%)  route 4.770ns (51.485%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 f  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.886     4.526    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y4          LUT4 (Prop_lut4_I1_O)        0.299     4.825 r  game_logic/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.800     5.625    game_logic/seg_OBUF[6]_inst_i_7_n_3
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124     5.749 r  game_logic/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.973     6.722    game_logic/highscore/sel0[1]
    SLICE_X65Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.846 r  game_logic/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112     8.958    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.487 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.487    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.250ns  (logic 4.706ns (50.881%)  route 4.543ns (49.119%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.855     4.496    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.327     4.823 r  game_logic/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.737     5.560    game_logic/seg_OBUF[6]_inst_i_14_n_3
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.332     5.892 r  game_logic/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.889     6.780    game_logic/highscore/sel0[0]
    SLICE_X65Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.904 r  game_logic/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.967    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.471 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.471    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 4.713ns (50.972%)  route 4.533ns (49.028%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.855     4.496    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.327     4.823 r  game_logic/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.737     5.560    game_logic/seg_OBUF[6]_inst_i_14_n_3
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.332     5.892 r  game_logic/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.678     6.569    game_logic/highscore/sel0[0]
    SLICE_X65Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.693 r  game_logic/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.263     8.956    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.467 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.467    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 4.952ns (54.184%)  route 4.187ns (45.816%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.855     4.496    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.327     4.823 r  game_logic/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.737     5.560    game_logic/seg_OBUF[6]_inst_i_14_n_3
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.332     5.892 r  game_logic/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.678     6.569    game_logic/highscore/sel0[0]
    SLICE_X65Y8          LUT5 (Prop_lut5_I4_O)        0.152     6.721 r  game_logic/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.639    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    12.361 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.361    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.469ns (55.708%)  route 3.553ns (44.292%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 f  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          1.262     4.903    highscore/mux_reg[1]_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I2_O)        0.325     5.228 r  highscore/digit_on_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.291     7.519    digit_on_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    11.244 r  digit_on_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.244    digit_on[2]
    V4                                                                r  digit_on[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.217ns (53.347%)  route 3.688ns (46.653%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.419     3.640 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          1.262     4.903    highscore/mux_reg[1]_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.299     5.202 r  highscore/digit_on_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.426     7.627    digit_on_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.126 r  digit_on_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.126    digit_on[1]
    U4                                                                r  digit_on[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.888ns  (logic 4.083ns (51.764%)  route 3.805ns (48.236%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.763     3.221    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.456     3.677 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          1.331     5.009    highscore/mux_reg[0]_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124     5.133 r  highscore/digit_on_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.473     7.606    digit_on_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.109 r  digit_on_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.109    digit_on[0]
    U2                                                                r  digit_on[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.478ns (61.731%)  route 0.916ns (38.269%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.273     1.376    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I2_O)        0.099     1.475 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.156     1.631    game_logic/highscore/sel0[2]
    SLICE_X65Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.676 r  game_logic/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.163    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.368 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.368    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.575ns (64.981%)  route 0.849ns (35.019%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.273     1.376    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I2_O)        0.099     1.475 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.156     1.631    game_logic/highscore/sel0[2]
    SLICE_X65Y8          LUT5 (Prop_lut5_I3_O)        0.051     1.682 r  game_logic/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.102    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     3.399 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.399    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.558ns (64.067%)  route 0.874ns (35.933%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.205     1.308    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I4_O)        0.099     1.407 r  game_logic/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.225     1.632    game_logic/highscore/sel0[1]
    SLICE_X65Y8          LUT5 (Prop_lut5_I0_O)        0.048     1.680 r  game_logic/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.123    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.406 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.406    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.508ns (60.490%)  route 0.985ns (39.510%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.273     1.376    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I2_O)        0.099     1.475 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.156     1.631    game_logic/highscore/sel0[2]
    SLICE_X65Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.676 r  game_logic/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.231    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.467 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.467    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.431ns (57.274%)  route 1.068ns (42.726%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.371     1.474    highscore/mux_reg[1]_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.099     1.573 r  highscore/digit_on_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.269    digit_on_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.473 r  digit_on_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.473    digit_on[0]
    U2                                                                r  digit_on[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.484ns (59.133%)  route 1.025ns (40.867%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.205     1.308    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I4_O)        0.099     1.407 r  game_logic/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.225     1.632    game_logic/highscore/sel0[1]
    SLICE_X65Y8          LUT5 (Prop_lut5_I0_O)        0.045     1.677 r  game_logic/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.595     2.272    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.484 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.484    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.386ns (54.866%)  route 1.140ns (45.134%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 f  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.467     1.582    highscore/mux_reg[0]_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.627 r  highscore/digit_on_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.674     2.301    digit_on_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.501 r  digit_on_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.501    digit_on[1]
    U4                                                                r  digit_on[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.502ns (58.761%)  route 1.054ns (41.239%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.248     1.350    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.099     1.449 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.293     1.742    game_logic/highscore/sel0[3]
    SLICE_X65Y8          LUT5 (Prop_lut5_I2_O)        0.045     1.787 r  game_logic/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.301    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.531 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.531    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.473ns (57.591%)  route 1.085ns (42.409%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.116 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.467     1.582    highscore/mux_reg[0]_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.046     1.628 r  highscore/digit_on_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.246    digit_on_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.532 r  digit_on_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.532    digit_on[2]
    V4                                                                r  digit_on[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.573ns (58.866%)  route 1.099ns (41.134%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.975    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.128     1.103 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.248     1.350    game_logic/seg_OBUF[6]_inst_i_5_0
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.099     1.449 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.293     1.742    game_logic/highscore/sel0[3]
    SLICE_X65Y8          LUT5 (Prop_lut5_I2_O)        0.043     1.785 r  game_logic/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.344    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.647 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.647    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2884 Endpoints
Min Delay          2884 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[149]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.653ns  (logic 1.577ns (5.503%)  route 27.076ns (94.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.642    28.653    ram/AR[0]
    SLICE_X6Y39          FDCE                                         f  ram/internal_savedfield_reg[149]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.515    -3.386    ram/clk_out1
    SLICE_X6Y39          FDCE                                         r  ram/internal_savedfield_reg[149]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_myblockfield_reg[144]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.603ns  (logic 1.577ns (5.513%)  route 27.026ns (94.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.592    28.603    ram/AR[0]
    SLICE_X7Y41          FDCE                                         f  ram/internal_myblockfield_reg[144]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.516    -3.385    ram/clk_out1
    SLICE_X7Y41          FDCE                                         r  ram/internal_myblockfield_reg[144]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_myblockfield_reg[145]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.603ns  (logic 1.577ns (5.513%)  route 27.026ns (94.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.592    28.603    ram/AR[0]
    SLICE_X7Y41          FDCE                                         f  ram/internal_myblockfield_reg[145]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.516    -3.385    ram/clk_out1
    SLICE_X7Y41          FDCE                                         r  ram/internal_myblockfield_reg[145]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_outputfield_reg[133]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.495ns  (logic 1.577ns (5.534%)  route 26.918ns (94.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.484    28.495    ram/AR[0]
    SLICE_X7Y37          FDCE                                         f  ram/internal_outputfield_reg[133]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.513    -3.388    ram/clk_out1
    SLICE_X7Y37          FDCE                                         r  ram/internal_outputfield_reg[133]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_outputfield_reg[134]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.495ns  (logic 1.577ns (5.534%)  route 26.918ns (94.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.484    28.495    ram/AR[0]
    SLICE_X7Y37          FDCE                                         f  ram/internal_outputfield_reg[134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.513    -3.388    ram/clk_out1
    SLICE_X7Y37          FDCE                                         r  ram/internal_outputfield_reg[134]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_outputfield_reg[135]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.495ns  (logic 1.577ns (5.534%)  route 26.918ns (94.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.484    28.495    ram/AR[0]
    SLICE_X7Y37          FDCE                                         f  ram/internal_outputfield_reg[135]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.513    -3.388    ram/clk_out1
    SLICE_X7Y37          FDCE                                         r  ram/internal_outputfield_reg[135]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_outputfield_reg[136]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.495ns  (logic 1.577ns (5.534%)  route 26.918ns (94.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.484    28.495    ram/AR[0]
    SLICE_X7Y37          FDCE                                         f  ram/internal_outputfield_reg[136]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.513    -3.388    ram/clk_out1
    SLICE_X7Y37          FDCE                                         r  ram/internal_outputfield_reg[136]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_outputfield_reg[141]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.347ns  (logic 1.577ns (5.563%)  route 26.771ns (94.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.337    28.347    ram/AR[0]
    SLICE_X7Y38          FDCE                                         f  ram/internal_outputfield_reg[141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.514    -3.387    ram/clk_out1
    SLICE_X7Y38          FDCE                                         r  ram/internal_outputfield_reg[141]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_outputfield_reg[142]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.347ns  (logic 1.577ns (5.563%)  route 26.771ns (94.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.337    28.347    ram/AR[0]
    SLICE_X7Y38          FDCE                                         f  ram/internal_outputfield_reg[142]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.514    -3.387    ram/clk_out1
    SLICE_X7Y38          FDCE                                         r  ram/internal_outputfield_reg[142]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_outputfield_reg[143]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.347ns  (logic 1.577ns (5.563%)  route 26.771ns (94.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       14.337    28.347    ram/AR[0]
    SLICE_X7Y38          FDCE                                         f  ram/internal_outputfield_reg[143]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.514    -3.387    ram/clk_out1
    SLICE_X7Y38          FDCE                                         r  ram/internal_outputfield_reg[143]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/update_saved_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[3]/G
    SLICE_X11Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[3]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_saved[3]
    SLICE_X10Y1          FDCE                                         r  game_logic/set_update_saved_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.837    -0.746    game_logic/clk_out1
    SLICE_X10Y1          FDCE                                         r  game_logic/set_update_saved_reg[3]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[143]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[143]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[143]/G
    SLICE_X3Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[143]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[143]
    SLICE_X2Y40          FDCE                                         r  game_logic/set_update_saved_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.865    -0.718    game_logic/clk_out1
    SLICE_X2Y40          FDCE                                         r  game_logic/set_update_saved_reg[143]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[168]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[168]/G
    SLICE_X51Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[168]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[168]
    SLICE_X50Y48         FDCE                                         r  game_logic/set_update_saved_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.838    -0.745    game_logic/clk_out1
    SLICE_X50Y48         FDCE                                         r  game_logic/set_update_saved_reg[168]/C

Slack:                    inf
  Source:                 game_logic/update_output_reg[81]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_output_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         LDCE                         0.000     0.000 r  game_logic/update_output_reg[81]/G
    SLICE_X33Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_output_reg[81]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_output[81]
    SLICE_X31Y10         FDCE                                         r  game_logic/set_update_output_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.830    -0.753    game_logic/clk_out1
    SLICE_X31Y10         FDCE                                         r  game_logic/set_update_output_reg[81]/C

Slack:                    inf
  Source:                 game_logic/update_output_reg[59]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_output_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.158ns (61.199%)  route 0.100ns (38.801%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          LDCE                         0.000     0.000 r  game_logic/update_output_reg[59]/G
    SLICE_X45Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_output_reg[59]/Q
                         net (fo=1, routed)           0.100     0.258    game_logic/update_output[59]
    SLICE_X46Y1          FDCE                                         r  game_logic/set_update_output_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.835    -0.748    game_logic/clk_out1
    SLICE_X46Y1          FDCE                                         r  game_logic/set_update_output_reg[59]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[70]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[70]/G
    SLICE_X41Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[70]/Q
                         net (fo=1, routed)           0.101     0.259    game_logic/update_saved[70]
    SLICE_X42Y0          FDCE                                         r  game_logic/set_update_saved_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.749    game_logic/clk_out1
    SLICE_X42Y0          FDCE                                         r  game_logic/set_update_saved_reg[70]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[89]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[89]/G
    SLICE_X13Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[89]/Q
                         net (fo=1, routed)           0.101     0.259    game_logic/update_saved[89]
    SLICE_X15Y4          FDCE                                         r  game_logic/set_update_saved_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.836    -0.747    game_logic/clk_out1
    SLICE_X15Y4          FDCE                                         r  game_logic/set_update_saved_reg[89]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (60.988%)  route 0.101ns (39.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[8]/G
    SLICE_X32Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[8]/Q
                         net (fo=1, routed)           0.101     0.259    game_logic/update_myblock[8]
    SLICE_X31Y0          FDCE                                         r  game_logic/set_update_myblock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.750    game_logic/clk_out1
    SLICE_X31Y0          FDCE                                         r  game_logic/set_update_myblock_reg[8]/C

Slack:                    inf
  Source:                 game_logic/update_output_reg[41]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_output_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          LDCE                         0.000     0.000 r  game_logic/update_output_reg[41]/G
    SLICE_X51Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_output_reg[41]/Q
                         net (fo=1, routed)           0.102     0.260    game_logic/update_output[41]
    SLICE_X52Y3          FDCE                                         r  game_logic/set_update_output_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.837    -0.746    game_logic/clk_out1
    SLICE_X52Y3          FDCE                                         r  game_logic/set_update_output_reg[41]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[120]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.578%)  route 0.103ns (39.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[120]/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[120]/Q
                         net (fo=1, routed)           0.103     0.261    game_logic/update_myblock[120]
    SLICE_X3Y17          FDCE                                         r  game_logic/set_update_myblock_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.858    -0.725    game_logic/clk_out1
    SLICE_X3Y17          FDCE                                         r  game_logic/set_update_myblock_reg[120]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.449ns  (logic 1.577ns (6.450%)  route 22.872ns (93.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.438    24.449    highscore/reset
    SLICE_X65Y4          FDCE                                         f  highscore/mux_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512     2.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[13]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.449ns  (logic 1.577ns (6.450%)  route 22.872ns (93.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.438    24.449    highscore/reset
    SLICE_X65Y4          FDCE                                         f  highscore/mux_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512     2.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_cnt_reg[15]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.449ns  (logic 1.577ns (6.450%)  route 22.872ns (93.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.438    24.449    highscore/reset
    SLICE_X65Y4          FDCE                                         f  highscore/mux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512     2.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[0]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.449ns  (logic 1.577ns (6.450%)  route 22.872ns (93.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.438    24.449    highscore/reset
    SLICE_X65Y4          FDCE                                         f  highscore/mux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.512     2.900    highscore/clk100
    SLICE_X65Y4          FDCE                                         r  highscore/mux_reg[1]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.181ns  (logic 1.577ns (6.521%)  route 22.604ns (93.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.170    24.181    highscore/reset
    SLICE_X63Y3          FDCE                                         f  highscore/mux_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770     3.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[10]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.181ns  (logic 1.577ns (6.521%)  route 22.604ns (93.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.170    24.181    highscore/reset
    SLICE_X63Y3          FDCE                                         f  highscore/mux_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770     3.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[11]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.181ns  (logic 1.577ns (6.521%)  route 22.604ns (93.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.170    24.181    highscore/reset
    SLICE_X63Y3          FDCE                                         f  highscore/mux_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770     3.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[12]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.181ns  (logic 1.577ns (6.521%)  route 22.604ns (93.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.170    24.181    highscore/reset
    SLICE_X63Y3          FDCE                                         f  highscore/mux_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770     3.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[14]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.181ns  (logic 1.577ns (6.521%)  route 22.604ns (93.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.170    24.181    highscore/reset
    SLICE_X63Y3          FDCE                                         f  highscore/mux_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770     3.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[16]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.181ns  (logic 1.577ns (6.521%)  route 22.604ns (93.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)        12.434    13.887    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       10.170    24.181    highscore/reset
    SLICE_X63Y3          FDCE                                         f  highscore/mux_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.770     3.158    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.525ns  (logic 0.266ns (2.527%)  route 10.259ns (97.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.671    10.525    highscore/reset
    SLICE_X61Y2          FDCE                                         f  highscore/mux_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[1]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.525ns  (logic 0.266ns (2.527%)  route 10.259ns (97.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.671    10.525    highscore/reset
    SLICE_X61Y2          FDCE                                         f  highscore/mux_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[3]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.525ns  (logic 0.266ns (2.527%)  route 10.259ns (97.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.671    10.525    highscore/reset
    SLICE_X61Y2          FDCE                                         f  highscore/mux_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[5]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.525ns  (logic 0.266ns (2.527%)  route 10.259ns (97.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.671    10.525    highscore/reset
    SLICE_X61Y2          FDCE                                         f  highscore/mux_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[6]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.525ns  (logic 0.266ns (2.527%)  route 10.259ns (97.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.671    10.525    highscore/reset
    SLICE_X61Y2          FDCE                                         f  highscore/mux_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[7]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.525ns  (logic 0.266ns (2.527%)  route 10.259ns (97.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.671    10.525    highscore/reset
    SLICE_X61Y2          FDCE                                         f  highscore/mux_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.156     1.570    highscore/clk100
    SLICE_X61Y2          FDCE                                         r  highscore/mux_cnt_reg[8]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.618ns  (logic 0.266ns (2.505%)  route 10.352ns (97.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.763    10.618    highscore/reset
    SLICE_X63Y2          FDCE                                         f  highscore/mux_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.576    highscore/clk100
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[0]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.618ns  (logic 0.266ns (2.505%)  route 10.352ns (97.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.763    10.618    highscore/reset
    SLICE_X63Y2          FDCE                                         f  highscore/mux_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.576    highscore/clk100
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[2]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.618ns  (logic 0.266ns (2.505%)  route 10.352ns (97.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.763    10.618    highscore/reset
    SLICE_X63Y2          FDCE                                         f  highscore/mux_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.576    highscore/clk100
    SLICE_X63Y2          FDCE                                         r  highscore/mux_cnt_reg[4]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.679ns  (logic 0.266ns (2.490%)  route 10.413ns (97.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         5.589     5.810    game_logic/re_set_IBUF
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     5.855 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        4.824    10.679    highscore/reset
    SLICE_X63Y3          FDCE                                         f  highscore/mux_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.014     1.429    highscore/clk100
    SLICE_X63Y3          FDCE                                         r  highscore/mux_cnt_reg[10]/C





