
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module wrapper_wave_generator(

  //////////// CLOCK //////////
  input                   CLOCK2_50,
  input                   CLOCK3_50,
  input                   CLOCK4_50,
  input                   CLOCK_50,

  //////////// KEY //////////
  input          [3:0]    KEY,

  //////////// SW //////////
  input          [9:0]    SW,

  //////////// LED //////////
  output         [9:0]    LEDR,

  //////////// Seg7 //////////
  output         [6:0]    HEX0,
  output         [6:0]    HEX1,
  output         [6:0]    HEX2,
  output         [6:0]    HEX3,
  output         [6:0]    HEX4,
  output         [6:0]    HEX5,

  //////////// Audio //////////
  output                   AUD_BCLK,
  output                  AUD_DACDAT,
  output                   AUD_DACLRCK,
  output                  AUD_XCK,

  //////////// I2C for Audio and Video-In //////////
  output                  FPGA_I2C_SCLK,
  inout                   FPGA_I2C_SDAT
);


  simple_demo_core    DEMO  (
//  core_demo_00        DEMO  (
                            .CLOCK_50     ( CLOCK_50 ),
                            .KEY          ( KEY ),
                            .SW           ( SW  ),
                            .LEDR         ( LEDR ),
                            .HEX0         ( HEX0 ),
                            .HEX1         ( HEX1 ),
                            .HEX2         ( HEX2 ),
                            .HEX3         ( HEX3 ),
                            .HEX4         ( HEX4 ),
                            .HEX5         ( HEX5 ),
                            .AUD_ADCDAT   ( AUD_ADCDAT ),
                            .AUD_ADCLRCK  ( AUD_ADCLRCK ),
                            .AUD_BCLK     ( AUD_BCLK ),
                            .AUD_DACDAT   ( AUD_DACDAT ),
                            .AUD_DACLRCK  ( AUD_DACLRCK ),
                            .AUD_XCK      ( AUD_XCK ),
                            .FPGA_I2C_SCLK( FPGA_I2C_SCLK ),
                            .FPGA_I2C_SDAT( FPGA_I2C_SDAT ));
  
endmodule
