Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 18 14:39:20 2021
| Host         : DESKTOP-U3K34TF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file neuronal_cell_timing_summary_routed.rpt -pb neuronal_cell_timing_summary_routed.pb -rpx neuronal_cell_timing_summary_routed.rpx -warn_on_violation
| Design       : neuronal_cell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.261        0.000                      0                  807        0.124        0.000                      0                  807        4.500        0.000                       0                   443  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.261        0.000                      0                  797        0.124        0.000                      0                  797        4.500        0.000                       0                   443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.338        0.000                      0                   10        0.376        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 3.123ns (40.969%)  route 4.500ns (59.031%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.749    12.572    voltage[15]_i_4_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I1_O)        0.124    12.696 r  voltage[0]_i_1/O
                         net (fo=1, routed)           0.000    12.696    voltage[0]_i_1_n_0
    SLICE_X45Y90         FDCE                                         r  voltage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X45Y90         FDCE                                         r  voltage_reg[0]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X45Y90         FDCE (Setup_fdce_C_D)        0.029    14.957    voltage_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 3.123ns (41.281%)  route 4.442ns (58.719%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.692    12.514    voltage[15]_i_4_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.124    12.638 r  voltage[2]_i_1/O
                         net (fo=1, routed)           0.000    12.638    voltage[2]_i_1_n_0
    SLICE_X39Y90         FDCE                                         r  voltage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  voltage_reg[2]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y90         FDCE (Setup_fdce_C_D)        0.031    14.956    voltage_reg[2]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 3.123ns (41.302%)  route 4.438ns (58.698%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.688    12.510    voltage[15]_i_4_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.124    12.634 r  voltage[1]_i_1/O
                         net (fo=1, routed)           0.000    12.634    voltage[1]_i_1_n_0
    SLICE_X39Y90         FDCE                                         r  voltage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  voltage_reg[1]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y90         FDCE (Setup_fdce_C_D)        0.029    14.954    voltage_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 3.123ns (41.166%)  route 4.463ns (58.834%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.713    12.535    voltage[15]_i_4_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.124    12.659 r  voltage[7]_i_1/O
                         net (fo=1, routed)           0.000    12.659    voltage[7]_i_1_n_0
    SLICE_X38Y90         FDCE                                         r  voltage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X38Y90         FDCE                                         r  voltage_reg[7]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X38Y90         FDCE (Setup_fdce_C_D)        0.081    15.006    voltage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 3.123ns (41.473%)  route 4.407ns (58.527%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.657    12.479    voltage[15]_i_4_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.124    12.603 r  voltage[4]_i_1/O
                         net (fo=1, routed)           0.000    12.603    voltage[4]_i_1_n_0
    SLICE_X39Y90         FDCE                                         r  voltage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  voltage_reg[4]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y90         FDCE (Setup_fdce_C_D)        0.032    14.957    voltage_reg[4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 3.123ns (41.467%)  route 4.408ns (58.533%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.658    12.480    voltage[15]_i_4_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.604 r  voltage[9]_i_1/O
                         net (fo=1, routed)           0.000    12.604    voltage[9]_i_1_n_0
    SLICE_X43Y92         FDCE                                         r  voltage_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  voltage_reg[9]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X43Y92         FDCE (Setup_fdce_C_D)        0.031    14.959    voltage_reg[9]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.123ns (41.500%)  route 4.402ns (58.500%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.652    12.474    voltage[15]_i_4_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.598 r  voltage[5]_i_1/O
                         net (fo=1, routed)           0.000    12.598    voltage[5]_i_1_n_0
    SLICE_X43Y92         FDCE                                         r  voltage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  voltage_reg[5]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X43Y92         FDCE (Setup_fdce_C_D)        0.029    14.957    voltage_reg[5]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 3.123ns (41.517%)  route 4.399ns (58.483%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.649    12.471    voltage[15]_i_4_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.595 r  voltage[8]_i_1/O
                         net (fo=1, routed)           0.000    12.595    voltage[8]_i_1_n_0
    SLICE_X43Y92         FDCE                                         r  voltage_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X43Y92         FDCE                                         r  voltage_reg[8]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X43Y92         FDCE (Setup_fdce_C_D)        0.031    14.959    voltage_reg[8]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.123ns (41.552%)  route 4.393ns (58.448%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.642    12.465    voltage[15]_i_4_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.124    12.589 r  voltage[3]_i_1/O
                         net (fo=1, routed)           0.000    12.589    voltage[3]_i_1_n_0
    SLICE_X39Y90         FDCE                                         r  voltage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  voltage_reg[3]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y90         FDCE (Setup_fdce_C_D)        0.031    14.956    voltage_reg[3]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.123ns (41.553%)  route 4.393ns (58.447%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  holder_pointer_reg[0]/Q
                         net (fo=78, routed)          1.659     7.188    holder_pointer_reg_n_0_[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.312 r  voltage[7]_i_25/O
                         net (fo=1, routed)           0.634     7.946    voltage[7]_i_25_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124     8.070 r  voltage[7]_i_14/O
                         net (fo=2, routed)           0.418     8.488    voltage[7]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  spike_flag_i_37/O
                         net (fo=1, routed)           0.000     8.612    spike_flag_i_37_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.010 r  spike_flag_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.010    spike_flag_reg_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.323 r  spike_flag_reg_i_16/O[3]
                         net (fo=2, routed)           0.603     9.926    spike_flag2[11]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.306    10.232 r  spike_flag_i_14/O
                         net (fo=1, routed)           0.000    10.232    spike_flag_i_14_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.765 r  spike_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.765    spike_flag_reg_i_5_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.019 f  spike_flag_reg_i_3/CO[0]
                         net (fo=2, routed)           0.437    11.455    spike_flag1
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.367    11.822 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.642    12.464    voltage[15]_i_4_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.124    12.588 r  voltage[12]_i_1/O
                         net (fo=1, routed)           0.000    12.588    voltage[12]_i_1_n_0
    SLICE_X43Y93         FDCE                                         r  voltage_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y93         FDCE                                         r  voltage_reg[12]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X43Y93         FDCE (Setup_fdce_C_D)        0.029    14.958    voltage_reg[12]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  2.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uartx/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_buffer_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.636%)  route 0.322ns (63.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.559     1.442    uartx/clk_IBUF_BUFG
    SLICE_X36Y88         FDPE                                         r  uartx/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  uartx/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.322     1.905    uartx/tx_buffer_reg_n_0_[8]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.950 r  uartx/tx_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.950    uartx/p_1_in[7]
    SLICE_X34Y88         FDPE                                         r  uartx/tx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     1.954    uartx/clk_IBUF_BUFG
    SLICE_X34Y88         FDPE                                         r  uartx/tx_buffer_reg[7]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X34Y88         FDPE (Hold_fdpe_C_D)         0.121     1.826    uartx/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uartx/rx_busy_read_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/rx_done_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.216%)  route 0.326ns (69.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.556     1.439    uartx/clk_IBUF_BUFG
    SLICE_X40Y83         FDCE                                         r  uartx/rx_busy_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uartx/rx_busy_read_reg/Q
                         net (fo=6, routed)           0.326     1.906    uartx/rx_busy_read_reg_n_0
    SLICE_X32Y88         FDCE                                         r  uartx/rx_done_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.827     1.955    uartx/clk_IBUF_BUFG
    SLICE_X32Y88         FDCE                                         r  uartx/rx_done_old_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y88         FDCE (Hold_fdce_C_D)         0.075     1.781    uartx/rx_done_old_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uartx/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.966%)  route 0.363ns (72.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.557     1.440    uartx/clk_IBUF_BUFG
    SLICE_X36Y86         FDPE                                         r  uartx/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  uartx/tx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.363     1.944    uartx/tx_buffer_reg_n_0_[0]
    SLICE_X35Y88         FDPE                                         r  uartx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     1.954    uartx/clk_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  uartx/tx_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y88         FDPE (Hold_fdpe_C_D)         0.075     1.780    uartx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uartx/rx_busy_read_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_actual_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.681%)  route 0.366ns (66.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.556     1.439    uartx/clk_IBUF_BUFG
    SLICE_X40Y83         FDCE                                         r  uartx/rx_busy_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uartx/rx_busy_read_reg/Q
                         net (fo=6, routed)           0.366     1.946    uartx/rx_busy_read_reg_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  uartx/FSM_onehot_actual[7]_i_1/O
                         net (fo=1, routed)           0.000     1.991    uartx_n_8
    SLICE_X30Y88         FDCE                                         r  FSM_onehot_actual_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X30Y88         FDCE                                         r  FSM_onehot_actual_reg[7]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.121     1.827    FSM_onehot_actual_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uartx/tx_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.554     1.437    uartx/clk_IBUF_BUFG
    SLICE_X30Y68         FDCE                                         r  uartx/tx_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDCE (Prop_fdce_C_Q)         0.164     1.601 f  uartx/tx_count_reg[3]/Q
                         net (fo=2, routed)           0.062     1.663    uartx/tx_count_reg[3]
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.708 r  uartx/tx_state_i_1/O
                         net (fo=1, routed)           0.000     1.708    uartx/tx_state_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  uartx/tx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.820     1.948    uartx/clk_IBUF_BUFG
    SLICE_X31Y68         FDCE                                         r  uartx/tx_state_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.091     1.541    uartx/tx_state_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uartx/tx_buffer_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.734%)  route 0.317ns (60.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.558     1.441    uartx/clk_IBUF_BUFG
    SLICE_X34Y88         FDPE                                         r  uartx/tx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  uartx/tx_buffer_reg[5]/Q
                         net (fo=1, routed)           0.317     1.922    uartx/tx_buffer_reg_n_0_[5]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.967 r  uartx/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.967    uartx/p_1_in[4]
    SLICE_X37Y87         FDPE                                         r  uartx/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.825     1.953    uartx/clk_IBUF_BUFG
    SLICE_X37Y87         FDPE                                         r  uartx/tx_buffer_reg[4]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y87         FDPE (Hold_fdpe_C_D)         0.092     1.796    uartx/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uartx/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.272%)  route 0.373ns (66.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.557     1.440    uartx/clk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  uartx/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  uartx/rx_data_reg[7]/Q
                         net (fo=4, routed)           0.373     1.954    uartx/rx_data[7]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.999 r  uartx/instruction_buffer[7]_i_2/O
                         net (fo=1, routed)           0.000     1.999    uartx_n_21
    SLICE_X34Y85         FDCE                                         r  instruction_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.823     1.951    clk_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  instruction_buffer_reg[7]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y85         FDCE (Hold_fdce_C_D)         0.121     1.823    instruction_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uartx/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/rx_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.555     1.438    uartx/clk_IBUF_BUFG
    SLICE_X34Y83         FDCE                                         r  uartx/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  uartx/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.122     1.724    uartx/p_4_in6_in
    SLICE_X32Y83         FDCE                                         r  uartx/rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.822     1.950    uartx/clk_IBUF_BUFG
    SLICE_X32Y83         FDCE                                         r  uartx/rx_buffer_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X32Y83         FDCE (Hold_fdce_C_D)         0.075     1.547    uartx/rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uartx/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.194%)  route 0.377ns (72.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.557     1.440    uartx/clk_IBUF_BUFG
    SLICE_X37Y84         FDCE                                         r  uartx/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  uartx/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.377     1.959    uartx/p_5_in7_in
    SLICE_X33Y83         FDCE                                         r  uartx/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.822     1.950    uartx/clk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  uartx/rx_data_reg[6]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y83         FDCE (Hold_fdce_C_D)         0.076     1.777    uartx/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uartx/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.556     1.439    uartx/clk_IBUF_BUFG
    SLICE_X32Y83         FDCE                                         r  uartx/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uartx/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.109     1.689    uartx/rx_buffer_reg_n_0_[0]
    SLICE_X33Y83         FDCE                                         r  uartx/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.822     1.950    uartx/clk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  uartx/rx_data_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X33Y83         FDCE (Hold_fdce_C_D)         0.046     1.498    uartx/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86   data_buffer_reg[1][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86   data_buffer_reg[1][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y87   data_buffer_reg[1][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y88   data_buffer_reg[2][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y87   data_buffer_reg[2][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y87   data_buffer_reg[2][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y87   data_buffer_reg[2][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y88   data_buffer_reg[2][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y87   data_buffer_reg[2][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81   uartx/count_baud_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81   uartx/count_baud_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79   uartx/count_baud_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79   uartx/count_baud_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79   uartx/count_baud_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   uartx/count_baud_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   uartx/count_baud_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   uartx/count_baud_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   uartx/count_baud_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81   uartx/count_baud_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   leak_values_reg[1][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   leak_values_reg[1][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y89   leak_values_reg[2][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y89   leak_values_reg[2][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y89   leak_values_reg[2][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y89   leak_values_reg[2][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y92   leak_values_reg[3][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88   leak_values_reg[3][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y92   leak_values_reg[3][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88   leak_values_reg[3][6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 rst_d_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[9].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.079%)  route 0.742ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  rst_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.528 f  rst_d_reg[9]/Q
                         net (fo=3, routed)           0.742     6.269    detectores[9].holderx/rst_d
    SLICE_X35Y94         FDCE                                         f  detectores[9].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.434    14.775    detectores[9].holderx/clk_IBUF_BUFG
    SLICE_X35Y94         FDCE                                         r  detectores[9].holderx/input_spk_old_reg/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X35Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    detectores[9].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[5].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.652%)  route 0.724ns (61.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X33Y93         FDPE                                         r  rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_d_reg[5]/Q
                         net (fo=3, routed)           0.724     6.254    detectores[5].holderx/input_spk_old_reg_0
    SLICE_X31Y93         FDCE                                         f  detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.435    14.776    detectores[5].holderx/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 rst_d_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[8].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.718%)  route 0.692ns (60.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  rst_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.528 f  rst_d_reg[8]/Q
                         net (fo=3, routed)           0.692     6.220    detectores[8].holderx/input_spk_old_reg_1
    SLICE_X35Y96         FDCE                                         f  detectores[8].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.434    14.775    detectores[8].holderx/clk_IBUF_BUFG
    SLICE_X35Y96         FDCE                                         r  detectores[8].holderx/input_spk_old_reg/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X35Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    detectores[8].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[0].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.976%)  route 0.657ns (59.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X33Y92         FDPE                                         r  rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_d_reg[0]/Q
                         net (fo=3, routed)           0.657     6.186    detectores[0].holderx/input_spk_old_reg_0
    SLICE_X32Y92         FDCE                                         f  detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.434    14.775    detectores[0].holderx/clk_IBUF_BUFG
    SLICE_X32Y92         FDCE                                         r  detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism              0.276    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[6].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.375%)  route 0.646ns (58.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X33Y93         FDPE                                         r  rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_d_reg[6]/Q
                         net (fo=3, routed)           0.646     6.176    detectores[6].holderx/input_spk_old_reg_1
    SLICE_X32Y93         FDCE                                         f  detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.435    14.776    detectores[6].holderx/clk_IBUF_BUFG
    SLICE_X32Y93         FDCE                                         r  detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism              0.276    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X32Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 rst_d_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[2].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.518ns (48.407%)  route 0.552ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X34Y93         FDPE                                         r  rst_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDPE (Prop_fdpe_C_Q)         0.518     5.591 f  rst_d_reg[2]/Q
                         net (fo=3, routed)           0.552     6.143    detectores[2].holderx/input_spk_old_reg_0
    SLICE_X35Y93         FDCE                                         f  detectores[2].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.434    14.775    detectores[2].holderx/clk_IBUF_BUFG
    SLICE_X35Y93         FDCE                                         r  detectores[2].holderx/input_spk_old_reg/C
                         clock pessimism              0.276    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X35Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    detectores[2].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[1].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.059%)  route 0.556ns (54.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X33Y94         FDPE                                         r  rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_d_reg[1]/Q
                         net (fo=3, routed)           0.556     6.086    detectores[1].holderx/input_spk_old_reg_0
    SLICE_X32Y94         FDCE                                         f  detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.435    14.776    detectores[1].holderx/clk_IBUF_BUFG
    SLICE_X32Y94         FDCE                                         r  detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism              0.276    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X32Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[3].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.456ns (45.526%)  route 0.546ns (54.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X33Y94         FDPE                                         r  rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_d_reg[3]/Q
                         net (fo=3, routed)           0.546     6.075    detectores[3].holderx/input_spk_old_reg_0
    SLICE_X33Y95         FDCE                                         f  detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.435    14.776    detectores[3].holderx/clk_IBUF_BUFG
    SLICE_X33Y95         FDCE                                         r  detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 rst_d_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[7].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.769%)  route 0.519ns (53.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X33Y92         FDPE                                         r  rst_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_d_reg[7]/Q
                         net (fo=3, routed)           0.519     6.048    detectores[7].holderx/input_spk_old_reg_0
    SLICE_X31Y92         FDCE                                         f  detectores[7].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.434    14.775    detectores[7].holderx/clk_IBUF_BUFG
    SLICE_X31Y92         FDCE                                         r  detectores[7].holderx/input_spk_old_reg/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    detectores[7].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.608ns  (required time - arrival time)
  Source:                 rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[4].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.456ns (45.004%)  route 0.557ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X33Y92         FDPE                                         r  rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_d_reg[4]/Q
                         net (fo=3, routed)           0.557     6.086    detectores[4].holderx/input_spk_old_reg_0
    SLICE_X30Y93         FDCE                                         f  detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.435    14.776    detectores[4].holderx/clk_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y93         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  8.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[4].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.219%)  route 0.185ns (56.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X33Y92         FDPE                                         r  rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  rst_d_reg[4]/Q
                         net (fo=3, routed)           0.185     1.769    detectores[4].holderx/input_spk_old_reg_0
    SLICE_X30Y93         FDCE                                         f  detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.829     1.957    detectores[4].holderx/clk_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 rst_d_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[7].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.653%)  route 0.182ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X33Y92         FDPE                                         r  rst_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  rst_d_reg[7]/Q
                         net (fo=3, routed)           0.182     1.766    detectores[7].holderx/input_spk_old_reg_0
    SLICE_X31Y92         FDCE                                         f  detectores[7].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.828     1.956    detectores[7].holderx/clk_IBUF_BUFG
    SLICE_X31Y92         FDCE                                         r  detectores[7].holderx/input_spk_old_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    detectores[7].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[1].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.227%)  route 0.201ns (58.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X33Y94         FDPE                                         r  rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_d_reg[1]/Q
                         net (fo=3, routed)           0.201     1.786    detectores[1].holderx/input_spk_old_reg_0
    SLICE_X32Y94         FDCE                                         f  detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.829     1.957    detectores[1].holderx/clk_IBUF_BUFG
    SLICE_X32Y94         FDCE                                         r  detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[3].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X33Y94         FDPE                                         r  rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_d_reg[3]/Q
                         net (fo=3, routed)           0.210     1.795    detectores[3].holderx/input_spk_old_reg_0
    SLICE_X33Y95         FDCE                                         f  detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.829     1.957    detectores[3].holderx/clk_IBUF_BUFG
    SLICE_X33Y95         FDCE                                         r  detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 rst_d_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[2].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.417%)  route 0.197ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X34Y93         FDPE                                         r  rst_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.607 f  rst_d_reg[2]/Q
                         net (fo=3, routed)           0.197     1.804    detectores[2].holderx/input_spk_old_reg_0
    SLICE_X35Y93         FDCE                                         f  detectores[2].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.828     1.956    detectores[2].holderx/clk_IBUF_BUFG
    SLICE_X35Y93         FDCE                                         r  detectores[2].holderx/input_spk_old_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X35Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    detectores[2].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[6].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.891%)  route 0.231ns (62.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X33Y93         FDPE                                         r  rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_d_reg[6]/Q
                         net (fo=3, routed)           0.231     1.816    detectores[6].holderx/input_spk_old_reg_1
    SLICE_X32Y93         FDCE                                         f  detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.829     1.957    detectores[6].holderx/clk_IBUF_BUFG
    SLICE_X32Y93         FDCE                                         r  detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[5].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.537%)  route 0.256ns (64.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X33Y93         FDPE                                         r  rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_d_reg[5]/Q
                         net (fo=3, routed)           0.256     1.841    detectores[5].holderx/input_spk_old_reg_0
    SLICE_X31Y93         FDCE                                         f  detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.829     1.957    detectores[5].holderx/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X31Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[0].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.800%)  route 0.253ns (64.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X33Y92         FDPE                                         r  rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  rst_d_reg[0]/Q
                         net (fo=3, routed)           0.253     1.837    detectores[0].holderx/input_spk_old_reg_0
    SLICE_X32Y92         FDCE                                         f  detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.828     1.956    detectores[0].holderx/clk_IBUF_BUFG
    SLICE_X32Y92         FDCE                                         r  detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X32Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 rst_d_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[8].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.153%)  route 0.260ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  rst_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_d_reg[8]/Q
                         net (fo=3, routed)           0.260     1.843    detectores[8].holderx/input_spk_old_reg_1
    SLICE_X35Y96         FDCE                                         f  detectores[8].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.828     1.956    detectores[8].holderx/clk_IBUF_BUFG
    SLICE_X35Y96         FDCE                                         r  detectores[8].holderx/input_spk_old_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X35Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    detectores[8].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 rst_d_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[9].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.943%)  route 0.263ns (65.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  rst_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_d_reg[9]/Q
                         net (fo=3, routed)           0.263     1.846    detectores[9].holderx/rst_d
    SLICE_X35Y94         FDCE                                         f  detectores[9].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.828     1.956    detectores[9].holderx/clk_IBUF_BUFG
    SLICE_X35Y94         FDCE                                         r  detectores[9].holderx/input_spk_old_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X35Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    detectores[9].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.479    





