#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaaf3405a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaaf3405d40 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaaf3405a20;
 .timescale 0 0;
v0xaaaaf3424c10_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaaf3405d40
TD_$unit.pow10 ;
    %load/vec4 v0xaaaaf3424c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaaf3405bb0 .scope module, "aoc4_tb" "aoc4_tb" 4 1;
 .timescale 0 0;
v0xaaaaf34477b0_0 .net "ack", 0 0, v0xaaaaf3446320_0;  1 drivers
v0xaaaaf34478a0_0 .net "busy", 0 0, L_0xaaaaf3422800;  1 drivers
v0xaaaaf3447970_0 .var/2s "c", 31 0;
v0xaaaaf3447a40_0 .var "clock", 0 0;
v0xaaaaf3447ae0_0 .var "col_addr", 3 0;
v0xaaaaf3447bd0_0 .var/2s "done", 31 0;
v0xaaaaf3447c90_0 .var/2s "fd", 31 0;
v0xaaaaf3447d70_0 .var "owner_row_addr", 3 0;
v0xaaaaf3447e80_0 .var "partial_vec_in", 3 0;
v0xaaaaf3447f40_0 .net "partial_vec_out", 3 0, L_0xaaaaf3459c00;  1 drivers
v0xaaaaf3447fe0_0 .var "read_en", 0 0;
v0xaaaaf34480b0_0 .var "reset", 0 0;
v0xaaaaf3448180_0 .var "write_en", 0 0;
E_0xaaaaf33f8470 .event negedge, v0xaaaaf3444760_0;
S_0xaaaaf3443f40 .scope module, "dut" "BankController" 4 8, 5 5 0, S_0xaaaaf3405bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 4 "owner_row_addr";
    .port_info 5 /INPUT 4 "partial_vec_in";
    .port_info 6 /INPUT 4 "col_addr";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaf33f6dc0 .enum4 (1)
   "IDLE" 1'b0,
   "DATA_FETCH" 1'b1
 ;
L_0xaaaaf3424a70 .functor OR 1, v0xaaaaf3446d70_0, v0xaaaaf3447560_0, C4<0>, C4<0>;
L_0xffffaad47018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaaf3424dd0 .functor XOR 1, v0xaaaaf34464a0_0, L_0xffffaad47018, C4<0>, C4<0>;
L_0xaaaaf3422800 .functor AND 1, L_0xaaaaf3424dd0, L_0xaaaaf3448360, C4<1>, C4<1>;
L_0xaaaaf34486f0 .functor AND 1, L_0xaaaaf3448520, L_0xaaaaf3448650, C4<1>, C4<1>;
L_0xaaaaf34489f0 .functor AND 1, L_0xaaaaf3448830, L_0xaaaaf3448950, C4<1>, C4<1>;
L_0xaaaaf3448d00 .functor OR 1, L_0xaaaaf34489f0, L_0xaaaaf3448c10, C4<0>, C4<0>;
L_0xffffaad470f0 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaf3459020 .functor AND 32, L_0xaaaaf3448e50, L_0xffffaad470f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xffffaad471c8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaf3459250 .functor AND 32, L_0xaaaaf3459500, L_0xffffaad471c8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaf3444c50_0 .net *"_ivl_10", 0 0, L_0xaaaaf3448520;  1 drivers
v0xaaaaf3444d30_0 .net *"_ivl_13", 0 0, L_0xaaaaf3448650;  1 drivers
v0xaaaaf3444df0_0 .net *"_ivl_17", 0 0, L_0xaaaaf3448830;  1 drivers
v0xaaaaf3444e90_0 .net *"_ivl_19", 0 0, L_0xaaaaf3448950;  1 drivers
v0xaaaaf3444f50_0 .net/2u *"_ivl_2", 0 0, L_0xffffaad47018;  1 drivers
v0xaaaaf3445080_0 .net *"_ivl_21", 0 0, L_0xaaaaf34489f0;  1 drivers
v0xaaaaf3445140_0 .net *"_ivl_23", 0 0, L_0xaaaaf3448b30;  1 drivers
v0xaaaaf3445220_0 .net *"_ivl_25", 0 0, L_0xaaaaf3448c10;  1 drivers
v0xaaaaf34452e0_0 .net *"_ivl_27", 0 0, L_0xaaaaf3448d00;  1 drivers
L_0xffffaad47060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf34453a0_0 .net/2u *"_ivl_28", 3 0, L_0xffffaad47060;  1 drivers
v0xaaaaf3445480_0 .net *"_ivl_30", 31 0, L_0xaaaaf3448e50;  1 drivers
L_0xffffaad470a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3445560_0 .net *"_ivl_33", 27 0, L_0xffffaad470a8;  1 drivers
v0xaaaaf3445640_0 .net/2u *"_ivl_34", 31 0, L_0xffffaad470f0;  1 drivers
v0xaaaaf3445720_0 .net *"_ivl_36", 31 0, L_0xaaaaf3459020;  1 drivers
L_0xffffaad47138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3445800_0 .net/2u *"_ivl_38", 31 0, L_0xffffaad47138;  1 drivers
v0xaaaaf34458e0_0 .net *"_ivl_4", 0 0, L_0xaaaaf3424dd0;  1 drivers
v0xaaaaf34459a0_0 .net *"_ivl_40", 31 0, L_0xaaaaf34591b0;  1 drivers
v0xaaaaf3445a80_0 .net *"_ivl_43", 3 0, L_0xaaaaf3459360;  1 drivers
v0xaaaaf3445b60_0 .net *"_ivl_44", 31 0, L_0xaaaaf3459500;  1 drivers
L_0xffffaad47180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3445c40_0 .net *"_ivl_47", 27 0, L_0xffffaad47180;  1 drivers
v0xaaaaf3445d20_0 .net/2u *"_ivl_48", 31 0, L_0xffffaad471c8;  1 drivers
v0xaaaaf3445e00_0 .net *"_ivl_50", 31 0, L_0xaaaaf3459250;  1 drivers
L_0xffffaad47210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3445ee0_0 .net/2u *"_ivl_52", 31 0, L_0xffffaad47210;  1 drivers
v0xaaaaf3445fc0_0 .net *"_ivl_54", 31 0, L_0xaaaaf3459690;  1 drivers
v0xaaaaf34460a0_0 .net *"_ivl_57", 3 0, L_0xaaaaf34598b0;  1 drivers
v0xaaaaf3446180_0 .net *"_ivl_58", 3 0, L_0xaaaaf34599f0;  1 drivers
v0xaaaaf3446260_0 .net *"_ivl_6", 0 0, L_0xaaaaf3448360;  1 drivers
v0xaaaaf3446320_0 .var "ack", 0 0;
v0xaaaaf34463e0_0 .net "addr_fetched", 0 0, L_0xaaaaf34486f0;  1 drivers
v0xaaaaf34464a0_0 .var "bank_state", 0 0;
v0xaaaaf3446580_0 .var "bank_vec_addr", 3 0;
v0xaaaaf3446660_0 .var "bank_vec_addr_invalid", 0 0;
v0xaaaaf3446720_0 .net "bank_vec_buf", 11 0, v0xaaaaf34448c0_0;  1 drivers
v0xaaaaf34469f0_0 .var "bank_vec_stable", 11 0;
v0xaaaaf3446a90_0 .net "busy", 0 0, L_0xaaaaf3422800;  alias, 1 drivers
v0xaaaaf3446b30_0 .net "clock", 0 0, v0xaaaaf3447a40_0;  1 drivers
v0xaaaaf3446bd0_0 .net "col_addr", 3 0, v0xaaaaf3447ae0_0;  1 drivers
v0xaaaaf3446c90_0 .var "dirty_list", 9 0;
v0xaaaaf3446d70_0 .var "fetch_en", 0 0;
v0xaaaaf3446e30_0 .var "next_bank_state", 0 0;
v0xaaaaf3446f10_0 .net "owner_row_addr", 3 0, v0xaaaaf3447d70_0;  1 drivers
v0xaaaaf3447000_0 .net "partial_vec_in", 3 0, v0xaaaaf3447e80_0;  1 drivers
v0xaaaaf34470c0_0 .net "partial_vec_out", 3 0, L_0xaaaaf3459c00;  alias, 1 drivers
v0xaaaaf34471a0_0 .var "prev_write", 0 0;
v0xaaaaf3447260_0 .net "read_en", 0 0, v0xaaaaf3447fe0_0;  1 drivers
v0xaaaaf3447320_0 .net "reset", 0 0, v0xaaaaf34480b0_0;  1 drivers
v0xaaaaf34473e0_0 .net "write_en", 0 0, v0xaaaaf3448180_0;  1 drivers
v0xaaaaf34474a0_0 .var "write_pending", 0 0;
v0xaaaaf3447560_0 .var "writeback_valid", 0 0;
E_0xaaaaf33fe190/0 .event edge, v0xaaaaf34464a0_0, v0xaaaaf3447260_0, v0xaaaaf34473e0_0, v0xaaaaf34445a0_0;
E_0xaaaaf33fe190/1 .event edge, v0xaaaaf3446580_0, v0xaaaaf3446660_0;
E_0xaaaaf33fe190 .event/or E_0xaaaaf33fe190/0, E_0xaaaaf33fe190/1;
L_0xaaaaf3448360 .cmp/eq 4, v0xaaaaf3446580_0, v0xaaaaf3447d70_0;
L_0xaaaaf3448520 .cmp/eq 4, v0xaaaaf3447d70_0, v0xaaaaf3446580_0;
L_0xaaaaf3448650 .reduce/nor v0xaaaaf3446660_0;
L_0xaaaaf3448830 .reduce/nor L_0xaaaaf34486f0;
L_0xaaaaf3448950 .reduce/nor v0xaaaaf34471a0_0;
L_0xaaaaf3448b30 .part/v v0xaaaaf3446c90_0, v0xaaaaf3447d70_0, 1;
L_0xaaaaf3448c10 .reduce/nor L_0xaaaaf3448b30;
L_0xaaaaf3448e50 .concat [ 4 28 0 0], v0xaaaaf3447ae0_0, L_0xffffaad470a8;
L_0xaaaaf34591b0 .arith/sum 32, L_0xaaaaf3459020, L_0xffffaad47138;
L_0xaaaaf3459360 .part/v v0xaaaaf34469f0_0, L_0xaaaaf34591b0, 4;
L_0xaaaaf3459500 .concat [ 4 28 0 0], v0xaaaaf3447ae0_0, L_0xffffaad47180;
L_0xaaaaf3459690 .arith/sum 32, L_0xaaaaf3459250, L_0xffffaad47210;
L_0xaaaaf34598b0 .part/v v0xaaaaf34448c0_0, L_0xaaaaf3459690, 4;
L_0xaaaaf34599f0 .functor MUXZ 4, L_0xaaaaf34598b0, L_0xaaaaf3459360, v0xaaaaf34471a0_0, C4<>;
L_0xaaaaf3459c00 .functor MUXZ 4, L_0xaaaaf34599f0, L_0xffffaad47060, L_0xaaaaf3448d00, C4<>;
S_0xaaaaf34442c0 .scope module, "bank" "single_port_sync_ram" 5 25, 6 3 0, S_0xaaaaf3443f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaf33f7510 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000000100>;
P_0xaaaaf33f7550 .param/l "DEPTH" 0 6 5, +C4<0000000000000000000000000000001010>;
v0xaaaaf34445a0_0 .net "addr", 3 0, v0xaaaaf3447d70_0;  alias, 1 drivers
v0xaaaaf34446a0_0 .net "bank_en", 0 0, L_0xaaaaf3424a70;  1 drivers
v0xaaaaf3444760_0 .net "clock", 0 0, v0xaaaaf3447a40_0;  alias, 1 drivers
v0xaaaaf3444800 .array "mem", 0 9, 11 0;
v0xaaaaf34448c0_0 .var "read_data", 11 0;
v0xaaaaf34449f0_0 .net "write_data", 11 0, v0xaaaaf34469f0_0;  1 drivers
v0xaaaaf3444ad0_0 .net "write_en", 0 0, v0xaaaaf3447560_0;  1 drivers
E_0xaaaaf33dfef0 .event posedge, v0xaaaaf3444760_0;
    .scope S_0xaaaaf34442c0;
T_1 ;
    %wait E_0xaaaaf33dfef0;
    %load/vec4 v0xaaaaf34446a0_0;
    %load/vec4 v0xaaaaf3444ad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xaaaaf34449f0_0;
    %load/vec4 v0xaaaaf34445a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf3444800, 0, 4;
T_1.0 ;
    %load/vec4 v0xaaaaf34446a0_0;
    %load/vec4 v0xaaaaf3444ad0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xaaaaf34445a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf3444800, 4;
    %assign/vec4 v0xaaaaf34448c0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaaf3443f40;
T_2 ;
Ewait_0 .event/or E_0xaaaaf33fe190, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3446d70_0, 0, 1;
    %load/vec4 v0xaaaaf34464a0_0;
    %store/vec4 v0xaaaaf3446e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xaaaaf3447260_0;
    %load/vec4 v0xaaaaf34473e0_0;
    %or;
    %load/vec4 v0xaaaaf3446f10_0;
    %load/vec4 v0xaaaaf3446580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xaaaaf3446660_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0xaaaaf3446320_0, 0, 1;
    %load/vec4 v0xaaaaf34464a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0xaaaaf3447260_0;
    %load/vec4 v0xaaaaf34473e0_0;
    %or;
    %load/vec4 v0xaaaaf3446660_0;
    %load/vec4 v0xaaaaf3446f10_0;
    %load/vec4 v0xaaaaf3446580_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf3446d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf3446e30_0, 0, 1;
T_2.3 ;
    %jmp T_2.2;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf3446320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3446e30_0, 0, 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xaaaaf3443f40;
T_3 ;
    %wait E_0xaaaaf33dfef0;
    %load/vec4 v0xaaaaf3447320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf34464a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaaf3446c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf34474a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf3446660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf34471a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaaf3446e30_0;
    %assign/vec4 v0xaaaaf34464a0_0, 0;
    %load/vec4 v0xaaaaf34473e0_0;
    %assign/vec4 v0xaaaaf34474a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf3447560_0, 0;
    %load/vec4 v0xaaaaf34474a0_0;
    %load/vec4 v0xaaaaf34463e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaf3446f10_0;
    %assign/vec4/off/d v0xaaaaf3446c90_0, 4, 5;
    %load/vec4 v0xaaaaf3446c90_0;
    %load/vec4 v0xaaaaf3446f10_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0xaaaaf34469f0_0, 0;
T_3.4 ;
    %load/vec4 v0xaaaaf3447000_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaf3446bd0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaf34469f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf3446660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf34471a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf3447560_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xaaaaf3447260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf34471a0_0, 0;
T_3.6 ;
T_3.3 ;
    %load/vec4 v0xaaaaf3446e30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0xaaaaf3446f10_0;
    %assign/vec4 v0xaaaaf3446580_0, 0;
T_3.8 ;
    %load/vec4 v0xaaaaf3447260_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaf34473e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.10, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf3446660_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaf3405bb0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaaf3447a40_0;
    %inv;
    %store/vec4 v0xaaaaf3447a40_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0xaaaaf3405bb0;
T_5 ;
    %vpi_call/w 4 13 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaaf3405bb0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xaaaaf3405bb0;
T_6 ;
    %vpi_func 4 22 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaf3447c90_0, 0, 32;
    %load/vec4 v0xaaaaf3447c90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 4 23 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3447a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf34480b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3447fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3448180_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3447d70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3447e80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3447ae0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf3447bd0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaf33f8470;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf34480b0_0, 0, 1;
    %wait E_0xaaaaf33f8470;
T_6.4 ;
    %load/vec4 v0xaaaaf3447bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_6.5, 8;
    %vpi_func 4 39 "$fgetc" 32, v0xaaaaf3447c90_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaf3447970_0, 0, 32;
    %load/vec4 v0xaaaaf3447970_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf3447bd0_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0xaaaaf3447970_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_6.8, 4;
T_6.8 ;
T_6.7 ;
    %wait E_0xaaaaf33f8470;
    %jmp T_6.4;
T_6.5 ;
    %vpi_call/w 4 55 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/single_port_ram.sv";
