

================================================================
== Vitis HLS Report for 'udivrem_knuth_1'
================================================================
* Date:           Mon Aug 23 09:44:09 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_submul_fu_330  |submul  |        4|       11|  40.000 ns|  0.110 us|    4|   11|     none|
        +-------------------+--------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1             |        2|        2|         1|          -|          -|      2|        no|
        |- VITIS_LOOP_618_1   |        ?|        ?|   11 ~ 29|          -|          -|      ?|        no|
        | + VITIS_LOOP_586_1  |        2|        7|         2|          1|          1|  2 ~ 7|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|     4902|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    70|      403|      985|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      465|    -|
|Register             |        -|     -|     2691|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    71|     3094|     6352|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_41ns_22ns_62_1_1_U236   |mul_41ns_22ns_62_1_1   |        0|   1|    0|   25|    0|
    |mul_41ns_32ns_64_1_1_U237   |mul_41ns_32ns_64_1_1   |        0|   1|    0|   25|    0|
    |mul_46ns_64s_64_1_1_U239    |mul_46ns_64s_64_1_1    |        0|   5|    0|   45|    0|
    |mul_64ns_46ns_110_1_1_U240  |mul_64ns_46ns_110_1_1  |        0|   5|    0|   45|    0|
    |mul_64ns_64ns_128_1_1_U241  |mul_64ns_64ns_128_1_1  |        0|   8|    0|   45|    0|
    |mul_64ns_64ns_128_1_1_U243  |mul_64ns_64ns_128_1_1  |        0|   8|    0|   45|    0|
    |mul_64ns_64ns_128_1_1_U244  |mul_64ns_64ns_128_1_1  |        0|   8|    0|   45|    0|
    |mul_64ns_64ns_128_1_1_U246  |mul_64ns_64ns_128_1_1  |        0|   8|    0|   45|    0|
    |mul_64s_32ns_64_1_1_U238    |mul_64s_32ns_64_1_1    |        0|   2|    0|   45|    0|
    |mul_64s_64s_64_1_1_U242     |mul_64s_64s_64_1_1     |        0|   8|    0|   45|    0|
    |mul_64s_64s_64_1_1_U245     |mul_64s_64s_64_1_1     |        0|   8|    0|   45|    0|
    |grp_submul_fu_330           |submul                 |        0|   8|  403|  530|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0|  70|  403|  985|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_11ns_11ns_22_4_1_U247  |mul_mul_11ns_11ns_22_4_1  |    i0 * i0|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory              |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |intx_internal_reciprocal_table_U  |udivrem_by2_intx_internal_reciprocal_table  |        1|  0|   0|    0|   256|   11|     1|         2816|
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                             |                                            |        1|  0|   0|    0|   256|   11|     1|         2816|
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_688_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln177_1_fu_1015_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln177_3_fu_1121_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln177_fu_704_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln586_fu_1271_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln587_fu_1287_p2      |         +|   0|  0|  10|           3|           3|
    |add_ln612_fu_443_p2       |         +|   0|  0|  29|          22|           2|
    |add_ln616_1_fu_346_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln616_fu_545_p2       |         +|   0|  0|  12|           4|           3|
    |add_ln618_1_fu_1377_p2    |         +|   0|  0|  12|           5|           2|
    |add_ln618_fu_745_p2       |         +|   0|  0|  64|           5|           2|
    |add_ln620_fu_931_p2       |         +|   0|  0|  10|           3|           3|
    |add_ln621_fu_941_p2       |         +|   0|  0|  10|           3|           2|
    |add_ln622_fu_951_p2       |         +|   0|  0|  10|           3|           3|
    |add_ln643_fu_1256_p2      |         +|   0|  0|  71|          64|           2|
    |add_ln644_1_fu_1370_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln644_fu_1365_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln650_fu_881_p2       |         +|   0|  0|  71|          64|           3|
    |add_ln703_fu_1201_p2      |         +|   0|  0|  71|          64|           1|
    |d40_fu_403_p2             |         +|   0|  0|  48|          41|           1|
    |i_2_fu_645_p2             |         +|   0|  0|   9|           2|           1|
    |mul_ln618_fu_535_p1       |         +|   0|  0|  71|          64|          64|
    |p_1_fu_755_p2             |         +|   0|  0|  71|          64|          64|
    |p_6_fu_842_p2             |         +|   0|  0|  71|          64|          64|
    |q_3_fu_1002_p2            |         +|   0|  0|  71|          64|          64|
    |q_4_fu_1020_p2            |         +|   0|  0|  64|          64|          64|
    |q_5_fu_1102_p2            |         +|   0|  0|  71|          64|           1|
    |r_3_fu_1127_p2            |         +|   0|  0|  64|          64|          64|
    |s_fu_1321_p2              |         +|   0|  0|  71|          64|          64|
    |t_fu_1337_p2              |         +|   0|  0|  71|          64|          64|
    |v2_fu_513_p2              |         +|   0|  0|  53|          46|          46|
    |v3_fu_626_p2              |         +|   0|  0|  71|          64|          64|
    |v_2_fu_783_p2             |         +|   0|  0|  71|          64|          64|
    |v_fu_857_p2               |         +|   0|  0|  71|          64|           2|
    |d_3_fu_1232_p2            |         -|   0|  0|  71|          64|          64|
    |d_4_fu_1245_p2            |         -|   0|  0|  71|          64|          64|
    |e_2_fu_581_p2             |         -|   0|  0|  71|          64|          64|
    |mul_ln614_1_fu_480_p0     |         -|   0|  0|  71|          61|          64|
    |p_2_fu_795_p2             |         -|   0|  0|  71|          64|          64|
    |p_4_fu_805_p2             |         -|   0|  0|  71|          64|          64|
    |p_fu_740_p1               |         -|   0|  0|  64|          64|          64|
    |r1_fu_1029_p2             |         -|   0|  0|  71|          64|          64|
    |r_10_fu_1096_p2           |         -|   0|  0|  64|          64|          64|
    |r_2_fu_1056_p2            |         -|   0|  0|  71|          64|          64|
    |r_6_fu_1181_p2            |         -|   0|  0|  71|          64|          64|
    |r_7_fu_1195_p2            |         -|   0|  0|  64|          64|          64|
    |r_fu_1079_p2              |         -|   0|  0|  71|          64|          64|
    |sub_ln213_1_fu_1066_p2    |         -|   0|  0|  64|          64|          64|
    |sub_ln213_3_fu_1087_p2    |         -|   0|  0|  64|          64|          64|
    |sub_ln213_4_fu_1186_p2    |         -|   0|  0|  64|          64|          64|
    |sub_ln216_fu_1073_p2      |         -|   0|  0|  64|          64|          64|
    |sub_ln618_fu_750_p2       |         -|   0|  0|  64|           5|           5|
    |sub_ln621_fu_730_p2       |         -|   0|  0|  64|          64|          64|
    |sub_ln629_fu_1383_p2      |         -|   0|  0|  71|          64|          64|
    |v1_fu_453_p2              |         -|   0|  0|  30|          23|          23|
    |and_ln288_fu_974_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln302_fu_1169_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln618_fu_571_p2       |       and|   0|  0|  45|          45|          45|
    |and_ln647_fu_901_p2       |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_1300_p2       |      icmp|   0|  0|  29|          64|          64|
    |carry1_2_fu_1327_p2       |      icmp|   0|  0|  29|          64|          64|
    |carry1_3_fu_1237_p2       |      icmp|   0|  0|  29|          64|          64|
    |carry1_fu_1251_p2         |      icmp|   0|  0|  29|          64|          64|
    |carry2_fu_1344_p2         |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln173_fu_651_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln176_2_fu_1112_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln176_fu_1006_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln178_fu_718_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln214_1_fu_1083_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln214_fu_1061_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln288_1_fu_970_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln288_fu_965_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln302_1_fu_1159_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln302_2_fu_1164_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln302_fu_1154_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln586_fu_1277_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln630_fu_759_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln633_fu_764_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln644_fu_853_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln647_fu_862_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln649_1_fu_848_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln649_fu_866_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln695_fu_1107_p2     |      icmp|   0|  0|  29|          64|          64|
    |k1_fu_694_p2              |      icmp|   0|  0|  29|          64|          64|
    |k_1_fu_724_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln164_fu_1350_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln302_fu_1175_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln649_fu_875_p2        |        or|   0|  0|   2|           1|           1|
    |p_3_fu_799_p3             |    select|   0|  0|  64|           1|          64|
    |p_5_fu_810_p3             |    select|   0|  0|  64|           1|          64|
    |q_6_fu_1147_p3            |    select|   0|  0|  64|           1|          64|
    |r_11_fu_1207_p3           |    select|   0|  0|  64|           1|          64|
    |r_12_fu_1215_p3           |    select|   0|  0|  64|           1|          64|
    |r_4_fu_1132_p3            |    select|   0|  0|  64|           1|          64|
    |r_5_fu_1139_p3            |    select|   0|  0|  64|           1|          64|
    |select_ln175_1_fu_681_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln175_fu_673_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln177_fu_710_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln302_fu_1223_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln618_fu_564_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln633_1_fu_775_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln644_fu_894_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln649_fu_886_p3    |    select|   0|  0|  64|           1|          64|
    |v_5_fu_907_p3             |    select|   0|  0|  64|           1|          64|
    |v_6_fu_788_p3             |    select|   0|  0|  64|           1|          64|
    |x_8_fu_1314_p3            |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln633_fu_769_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln649_fu_870_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|4902|        4280|        4851|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  138|         30|    1|         30|
    |ap_enable_reg_pp0_iter1            |   14|          3|    1|          3|
    |ap_phi_mux_empty_68_phi_fu_320_p6  |    9|          2|   64|        128|
    |carry_reg_304                      |    9|          2|    1|          2|
    |d_address0                         |   26|          5|    3|         15|
    |d_ce0                              |   14|          3|    1|          3|
    |empty_68_reg_316                   |   14|          3|   64|        192|
    |grp_submul_fu_330_len              |   14|          3|    4|         12|
    |grp_submul_fu_330_multiplier       |   14|          3|   64|        192|
    |i_1_reg_261                        |    9|          2|    2|          4|
    |i_reg_293                          |    9|          2|    3|          6|
    |j_reg_283                          |    9|          2|    5|         10|
    |k_reg_272                          |    9|          2|    1|          2|
    |reuse_addr_reg_fu_134              |    9|          2|   64|        128|
    |reuse_reg_fu_138                   |    9|          2|   64|        128|
    |s_word_num_bits_1_2_i_reg_250      |    9|          2|   64|        128|
    |u_address0                         |   37|          7|    3|         21|
    |u_address1                         |   31|          6|    3|         18|
    |u_ce0                              |   14|          3|    1|          3|
    |u_ce1                              |   14|          3|    1|          3|
    |u_d0                               |   20|          4|   64|        256|
    |u_d1                               |   20|          4|   64|        256|
    |u_we0                              |   14|          3|    1|          3|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  465|         98|  543|       1543|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln616_1_reg_1421            |    3|   0|    3|          0|
    |add_ln616_reg_1527              |    4|   0|    4|          0|
    |add_ln620_reg_1671              |    3|   0|    3|          0|
    |add_ln643_reg_1802              |   64|   0|   64|          0|
    |addr_cmp_reg_1822               |    1|   0|    1|          0|
    |and_ln288_reg_1718              |    1|   0|    1|          0|
    |ap_CS_fsm                       |   29|   0|   29|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |carry1_3_reg_1793               |    1|   0|    1|          0|
    |carry1_reg_1798                 |    1|   0|    1|          0|
    |carry_reg_304                   |    1|   0|    1|          0|
    |d0_reg_1453                     |    1|   0|    1|          0|
    |d40_reg_1485                    |   41|   0|   41|          0|
    |d_3_reg_1788                    |   64|   0|   64|          0|
    |divisor_2_reg_1431              |   64|   0|   64|          0|
    |divisor_reg_1552                |   64|   0|   64|          0|
    |dlen_cast2_reg_1542             |    4|   0|    5|          1|
    |empty_68_reg_316                |   64|   0|   64|          0|
    |empty_reg_1416                  |    3|   0|    3|          0|
    |grp_submul_fu_330_ap_start_reg  |    1|   0|    1|          0|
    |i_1_reg_261                     |    2|   0|    2|          0|
    |i_reg_293                       |    3|   0|    3|          0|
    |icmp_ln214_reg_1764             |    1|   0|    1|          0|
    |icmp_ln586_reg_1812             |    1|   0|    1|          0|
    |icmp_ln630_reg_1617             |    1|   0|    1|          0|
    |icmp_ln649_1_reg_1652           |    1|   0|    1|          0|
    |j_reg_283                       |    5|   0|    5|          0|
    |k_reg_272                       |    1|   0|    1|          0|
    |lshr_ln_reg_1469                |   63|   0|   63|          0|
    |mul_ln614_reg_1501              |   64|   0|   64|          0|
    |mul_ln618_reg_1517              |   64|   0|   64|          0|
    |p_1_reg_1610                    |   64|   0|   64|          0|
    |p_6_reg_1645                    |   64|   0|   64|          0|
    |p_reg_1600                      |   64|   0|   64|          0|
    |q_1_reg_1722                    |   64|   0|   64|          0|
    |q_2_reg_1728                    |   64|   0|   64|          0|
    |q_3_reg_1733                    |   64|   0|   64|          0|
    |q_4_reg_1738                    |   64|   0|   64|          0|
    |r1_reg_1746                     |   64|   0|   64|          0|
    |r_11_reg_1769                   |   64|   0|   64|          0|
    |r_12_reg_1775                   |   64|   0|   64|          0|
    |r_2_reg_1756                    |   64|   0|   64|          0|
    |reuse_addr_reg_fu_134           |   64|   0|   64|          0|
    |reuse_reg_fu_138                |   64|   0|   64|          0|
    |s_word_num_bits_1_2_i_reg_250   |   64|   0|   64|          0|
    |select_ln302_reg_1781           |   64|   0|   64|          0|
    |sub_ln618_reg_1605              |    5|   0|    5|          0|
    |t_2_reg_1751                    |   64|   0|   64|          0|
    |tmp_reg_1842                    |   64|   0|   64|          0|
    |trunc_ln1_reg_1464              |   40|   0|   40|          0|
    |trunc_ln2_reg_1506              |   17|   0|   17|          0|
    |trunc_ln4_reg_1537              |   45|   0|   45|          0|
    |trunc_ln5_reg_1640              |   64|   0|   64|          0|
    |trunc_ln618_reg_1665            |    3|   0|    3|          0|
    |trunc_ln619_reg_1522            |   33|   0|   33|          0|
    |u0_reg_1712                     |   64|   0|   64|          0|
    |u1_reg_1706                     |   64|   0|   64|          0|
    |u2_reg_1683                     |   64|   0|   64|          0|
    |u_addr_1_reg_1690               |    3|   0|    3|          0|
    |u_addr_2_reg_1696               |    3|   0|    3|          0|
    |u_addr_3_reg_1816               |    3|   0|    3|          0|
    |u_addr_reg_1677                 |    3|   0|    3|          0|
    |ulen_cast_reg_1547              |    4|   0|    5|          1|
    |v0_reg_1474                     |   11|   0|   11|          0|
    |v1_reg_1490                     |   23|   0|   23|          0|
    |v2_reg_1511                     |   46|   0|   46|          0|
    |v3_reg_1565                     |   64|   0|   64|          0|
    |v4_reg_1594                     |   64|   0|   64|          0|
    |v_6_reg_1627                    |   64|   0|   64|          0|
    |x_3_reg_1570                    |  128|   0|  128|          0|
    |xor_ln633_reg_1622              |    1|   0|    1|          0|
    |zext_ln397_5_reg_1635           |   64|   0|  128|         64|
    |zext_ln397_6_reg_1657           |   64|   0|  128|         64|
    |zext_ln612_3_reg_1496           |   32|   0|   64|         32|
    |zext_ln618_1_reg_1701           |    5|   0|   64|         59|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 2691|   0| 2912|        221|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  udivrem_knuth.1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  udivrem_knuth.1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  udivrem_knuth.1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  udivrem_knuth.1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  udivrem_knuth.1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  udivrem_knuth.1|  return value|
|q_address0  |  out|    3|   ap_memory|                q|         array|
|q_ce0       |  out|    1|   ap_memory|                q|         array|
|q_we0       |  out|    1|   ap_memory|                q|         array|
|q_d0        |  out|   64|   ap_memory|                q|         array|
|u_address0  |  out|    3|   ap_memory|                u|         array|
|u_ce0       |  out|    1|   ap_memory|                u|         array|
|u_we0       |  out|    1|   ap_memory|                u|         array|
|u_d0        |  out|   64|   ap_memory|                u|         array|
|u_q0        |   in|   64|   ap_memory|                u|         array|
|u_address1  |  out|    3|   ap_memory|                u|         array|
|u_ce1       |  out|    1|   ap_memory|                u|         array|
|u_we1       |  out|    1|   ap_memory|                u|         array|
|u_d1        |  out|   64|   ap_memory|                u|         array|
|u_q1        |   in|   64|   ap_memory|                u|         array|
|ulen        |   in|    4|     ap_none|             ulen|        scalar|
|d_address0  |  out|    3|   ap_memory|                d|         array|
|d_ce0       |  out|    1|   ap_memory|                d|         array|
|d_q0        |   in|   64|   ap_memory|                d|         array|
|dlen        |   in|    4|     ap_none|             dlen|        scalar|
+------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 12 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 28 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 27 24 
24 --> 26 25 
25 --> 24 
26 --> 27 
27 --> 16 
28 --> 29 
29 --> 30 
30 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 31 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 32 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dlen_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %dlen"   --->   Operation 33 'read' 'dlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = trunc i4 %dlen_read"   --->   Operation 34 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.71ns)   --->   "%add_ln616_1 = add i3 %empty, i3 7" [./intx/intx.hpp:616]   --->   Operation 35 'add' 'add_ln616_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i3 %add_ln616_1" [./intx/intx.hpp:616]   --->   Operation 36 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_addr_1 = getelementptr i64 %d, i64 0, i64 %zext_ln616_1" [./intx/intx.hpp:616]   --->   Operation 37 'getelementptr' 'd_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.73ns)   --->   "%divisor_2 = load i3 %d_addr_1" [./intx/intx.hpp:616]   --->   Operation 38 'load' 'divisor_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 39 [1/2] (0.73ns)   --->   "%divisor_2 = load i3 %d_addr_1" [./intx/intx.hpp:616]   --->   Operation 39 'load' 'divisor_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%d0 = trunc i64 %divisor_2" [./intx/intx.hpp:616]   --->   Operation 40 'trunc' 'd0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %divisor_2, i32 55, i32 62" [./intx/int128.hpp:608->./intx/int128.hpp:627]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i8 %trunc_ln" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 42 'zext' 'zext_ln609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 43 'getelementptr' 'intx_internal_reciprocal_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 44 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %divisor_2, i32 24, i32 63" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 45 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %divisor_2, i32 1, i32 63" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 47 [1/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 47 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln609_1 = zext i11 %v0" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 48 'zext' 'zext_ln609_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 49 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 50 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 50 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 51 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 51 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i40 %trunc_ln1" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 52 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.18ns)   --->   "%d40 = add i41 %zext_ln611, i41 1" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 53 'add' 'd40' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln611_2 = zext i41 %d40" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 54 'zext' 'zext_ln611_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 56 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i22 %mul_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 57 'zext' 'zext_ln612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (4.00ns)   --->   "%mul_ln612_1 = mul i62 %zext_ln611_2, i62 %zext_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 58 'mul' 'mul_ln612_1' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_1, i32 40, i32 61" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 59 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln612_1 = zext i22 %tmp_1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 60 'zext' 'zext_ln612_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.12ns)   --->   "%add_ln612 = add i22 %shl_ln, i22 4194303" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 61 'add' 'add_ln612' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln612_2 = zext i22 %add_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 62 'zext' 'zext_ln612_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.12ns)   --->   "%v1 = sub i23 %zext_ln612_2, i23 %zext_ln612_1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 63 'sub' 'v1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln611_1 = zext i41 %d40" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 64 'zext' 'zext_ln611_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln612 = sext i23 %v1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 65 'sext' 'sext_ln612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln612_3 = zext i32 %sext_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 66 'zext' 'zext_ln612_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (4.00ns)   --->   "%mul_ln614 = mul i64 %zext_ln611_1, i64 %zext_ln612_3" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 67 'mul' 'mul_ln614' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.83>
ST_8 : Operation 68 [1/1] (1.36ns)   --->   "%sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 68 'sub' 'sub_ln614' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (5.47ns)   --->   "%mul_ln614_1 = mul i64 %sub_ln614, i64 %zext_ln612_3" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 69 'mul' 'mul_ln614_1' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_1, i32 47, i32 63" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 70 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 71 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln614 = sext i36 %tmp_2" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 72 'sext' 'sext_ln614' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i45 %sext_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 73 'zext' 'zext_ln614' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln614_1 = zext i17 %trunc_ln2" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 74 'zext' 'zext_ln614_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (1.24ns)   --->   "%v2 = add i46 %zext_ln614_1, i46 %zext_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 75 'add' 'v2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln614_2 = zext i46 %v2" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 76 'zext' 'zext_ln614_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i1 %d0" [./intx/int128.hpp:616->./intx/int128.hpp:627]   --->   Operation 77 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i63 %lshr_ln" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 78 'zext' 'zext_ln617' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.35ns)   --->   "%d63 = add i64 %zext_ln617, i64 %zext_ln616_2" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 79 'add' 'd63' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (5.47ns)   --->   "%mul_ln618 = mul i64 %zext_ln614_2, i64 %d63" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 80 'mul' 'mul_ln618' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i46 %v2" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 81 'trunc' 'trunc_ln619' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.83>
ST_10 : Operation 82 [1/1] (0.80ns)   --->   "%add_ln616 = add i4 %dlen_read, i4 14" [./intx/intx.hpp:616]   --->   Operation 82 'add' 'add_ln616' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i4 %add_ln616" [./intx/intx.hpp:616]   --->   Operation 83 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i64 %d, i64 0, i64 %zext_ln616" [./intx/intx.hpp:616]   --->   Operation 84 'getelementptr' 'd_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [2/2] (0.73ns)   --->   "%divisor = load i3 %d_addr" [./intx/intx.hpp:616]   --->   Operation 85 'load' 'divisor' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node e_2)   --->   "%trunc_ln3 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 86 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node e_2)   --->   "%select_ln618 = select i1 %d0, i45 35184372088831, i45 0" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 87 'select' 'select_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node e_2)   --->   "%and_ln618 = and i45 %trunc_ln3, i45 %select_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 88 'and' 'and_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node e_2)   --->   "%zext_ln618 = zext i45 %and_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 89 'zext' 'zext_ln618' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.36ns) (out node of the LUT)   --->   "%e_2 = sub i64 %zext_ln618, i64 %mul_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 90 'sub' 'e_2' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln397_1 = zext i46 %v2" [./intx/int128.hpp:397]   --->   Operation 91 'zext' 'zext_ln397_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln397_2 = zext i64 %e_2" [./intx/int128.hpp:397]   --->   Operation 92 'zext' 'zext_ln397_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (5.47ns)   --->   "%x_1 = mul i110 %zext_ln397_2, i110 %zext_ln397_1" [./intx/int128.hpp:397]   --->   Operation 93 'mul' 'x_1' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_1, i32 65, i32 109" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 94 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.83>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%ulen_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ulen"   --->   Operation 95 'read' 'ulen_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%dlen_cast2 = zext i4 %dlen_read"   --->   Operation 96 'zext' 'dlen_cast2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%ulen_cast = zext i4 %ulen_read"   --->   Operation 97 'zext' 'ulen_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/2] (0.73ns)   --->   "%divisor = load i3 %d_addr" [./intx/intx.hpp:616]   --->   Operation 98 'load' 'divisor' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i45 %trunc_ln4" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 99 'zext' 'zext_ln619' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 100 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.36ns)   --->   "%v3 = add i64 %shl_ln1, i64 %zext_ln619" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 101 'add' 'v3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln397_3 = zext i64 %v3" [./intx/int128.hpp:397]   --->   Operation 102 'zext' 'zext_ln397_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln397_4 = zext i64 %divisor_2" [./intx/int128.hpp:397]   --->   Operation 103 'zext' 'zext_ln397_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (5.47ns)   --->   "%x_3 = mul i128 %zext_ln397_3, i128 %zext_ln397_4" [./intx/int128.hpp:397]   --->   Operation 104 'mul' 'x_3' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i" [./intx/int128.hpp:173]   --->   Operation 105 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 12 <SV = 11> <Delay = 6.52>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge" [./intx/int128.hpp:177]   --->   Operation 106 'phi' 's_word_num_bits_1_2_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%i_1 = phi i2 %i_2, void %.split.i, i2 0, void %._crit_edge"   --->   Operation 107 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%k = phi i1 %k_1, void %.split.i, i1 0, void %._crit_edge"   --->   Operation 108 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.62ns)   --->   "%i_2 = add i2 %i_1, i2 1" [./intx/int128.hpp:173]   --->   Operation 109 'add' 'i_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.39ns)   --->   "%icmp_ln173 = icmp_eq  i2 %i_1, i2 2" [./intx/int128.hpp:173]   --->   Operation 110 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 111 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit_ifconv" [./intx/int128.hpp:173]   --->   Operation 112 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %i_1" [./intx/int128.hpp:117]   --->   Operation 113 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_3, i32 64, i32 127" [./intx/int128.hpp:175]   --->   Operation 114 'partselect' 'tmp_4' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i128 %x_3" [./intx/int128.hpp:175]   --->   Operation 115 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.43ns)   --->   "%select_ln175 = select i1 %trunc_ln117, i64 %tmp_4, i64 %trunc_ln175" [./intx/int128.hpp:175]   --->   Operation 116 'select' 'select_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln175)   --->   "%select_ln175_1 = select i1 %trunc_ln117, i64 0, i64 %divisor_2" [./intx/int128.hpp:175]   --->   Operation 117 'select' 'select_ln175_1' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln175 = add i64 %select_ln175_1, i64 %select_ln175" [./intx/int128.hpp:175]   --->   Operation 118 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175" [./intx/int128.hpp:176]   --->   Operation 119 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 120 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 121 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.43ns)   --->   "%select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:177]   --->   Operation 122 'select' 'select_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 123 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.14ns)   --->   "%k_1 = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 124 'or' 'k_1' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln621 = sub i64 %v3, i64 %divisor_2" [./intx/int128.hpp:621->./intx/int128.hpp:627]   --->   Operation 126 'sub' 'sub_ln621' <Predicate = (icmp_ln173)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 127 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:621->./intx/int128.hpp:627]   --->   Operation 127 'sub' 'v4' <Predicate = (icmp_ln173)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 128 [1/1] (5.47ns)   --->   "%p = mul i64 %divisor_2, i64 %v4" [./intx/int128.hpp:628]   --->   Operation 128 'mul' 'p' <Predicate = (icmp_ln173)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln618 = add i5 %ulen_cast, i5 31" [./intx/intx.hpp:618]   --->   Operation 129 'add' 'add_ln618' <Predicate = (icmp_ln173)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 130 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%sub_ln618 = sub i5 %add_ln618, i5 %dlen_cast2" [./intx/intx.hpp:618]   --->   Operation 130 'sub' 'sub_ln618' <Predicate = (icmp_ln173)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 13 <SV = 12> <Delay = 4.45>
ST_13 : Operation 131 [1/1] (1.36ns)   --->   "%p_1 = add i64 %divisor, i64 %p" [./intx/int128.hpp:629]   --->   Operation 131 'add' 'p_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (1.14ns)   --->   "%icmp_ln630 = icmp_ult  i64 %p_1, i64 %divisor" [./intx/int128.hpp:630]   --->   Operation 132 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (1.14ns)   --->   "%icmp_ln633 = icmp_ult  i64 %p_1, i64 %divisor_2" [./intx/int128.hpp:633]   --->   Operation 133 'icmp' 'icmp_ln633' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.14ns)   --->   "%xor_ln633 = xor i1 %icmp_ln633, i1 1" [./intx/int128.hpp:633]   --->   Operation 134 'xor' 'xor_ln633' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node v_2)   --->   "%select_ln633_1 = select i1 %xor_ln633, i64 18446744073709551614, i64 18446744073709551615" [./intx/int128.hpp:633]   --->   Operation 135 'select' 'select_ln633_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (1.36ns) (out node of the LUT)   --->   "%v_2 = add i64 %select_ln633_1, i64 %v4" [./intx/int128.hpp:633]   --->   Operation 136 'add' 'v_2' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.43ns)   --->   "%v_6 = select i1 %icmp_ln630, i64 %v_2, i64 %v4" [./intx/int128.hpp:630]   --->   Operation 137 'select' 'v_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.83>
ST_14 : Operation 138 [1/1] (1.36ns)   --->   "%p_2 = sub i64 %p_1, i64 %divisor_2" [./intx/int128.hpp:636]   --->   Operation 138 'sub' 'p_2' <Predicate = (xor_ln633 & icmp_ln630)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_4)   --->   "%p_3 = select i1 %xor_ln633, i64 %p_2, i64 %p_1" [./intx/int128.hpp:633]   --->   Operation 139 'select' 'p_3' <Predicate = (icmp_ln630)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (1.36ns) (out node of the LUT)   --->   "%p_4 = sub i64 %p_3, i64 %divisor_2" [./intx/int128.hpp:638]   --->   Operation 140 'sub' 'p_4' <Predicate = (icmp_ln630)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_6)   --->   "%p_5 = select i1 %icmp_ln630, i64 %p_4, i64 %p_1" [./intx/int128.hpp:630]   --->   Operation 141 'select' 'p_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %v_6" [./intx/int128.hpp:397]   --->   Operation 142 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln397_5 = zext i64 %divisor" [./intx/int128.hpp:397]   --->   Operation 143 'zext' 'zext_ln397_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (5.47ns)   --->   "%x_5 = mul i128 %zext_ln397, i128 %zext_ln397_5" [./intx/int128.hpp:397]   --->   Operation 144 'mul' 'x_5' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%t_words_s = trunc i128 %x_5" [./intx/int128.hpp:107]   --->   Operation 145 'trunc' 't_words_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_5, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 146 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (1.36ns) (out node of the LUT)   --->   "%p_6 = add i64 %trunc_ln5, i64 %p_5" [./intx/int128.hpp:643]   --->   Operation 147 'add' 'p_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (1.14ns)   --->   "%icmp_ln649_1 = icmp_ult  i64 %t_words_s, i64 %divisor" [./intx/int128.hpp:649]   --->   Operation 148 'icmp' 'icmp_ln649_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.23>
ST_15 : Operation 149 [1/1] (1.14ns)   --->   "%icmp_ln644 = icmp_ult  i64 %p_6, i64 %trunc_ln5" [./intx/int128.hpp:644]   --->   Operation 149 'icmp' 'icmp_ln644' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (1.36ns)   --->   "%v = add i64 %v_6, i64 18446744073709551615" [./intx/int128.hpp:646]   --->   Operation 150 'add' 'v' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (1.14ns)   --->   "%icmp_ln647 = icmp_ult  i64 %p_6, i64 %divisor_2" [./intx/int128.hpp:647]   --->   Operation 151 'icmp' 'icmp_ln647' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (1.14ns)   --->   "%icmp_ln649 = icmp_ugt  i64 %p_6, i64 %divisor_2" [./intx/int128.hpp:649]   --->   Operation 152 'icmp' 'icmp_ln649' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%xor_ln649 = xor i1 %icmp_ln649_1, i1 1" [./intx/int128.hpp:649]   --->   Operation 153 'xor' 'xor_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%or_ln649 = or i1 %icmp_ln649, i1 %xor_ln649" [./intx/int128.hpp:649]   --->   Operation 154 'or' 'or_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (1.36ns)   --->   "%add_ln650 = add i64 %v_6, i64 18446744073709551614" [./intx/int128.hpp:650]   --->   Operation 155 'add' 'add_ln650' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%select_ln649 = select i1 %or_ln649, i64 %add_ln650, i64 %v" [./intx/int128.hpp:649]   --->   Operation 156 'select' 'select_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln644 = select i1 %icmp_ln644, i64 %select_ln649, i64 %v_6" [./intx/int128.hpp:644]   --->   Operation 157 'select' 'select_ln644' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node v_5)   --->   "%and_ln647 = and i1 %icmp_ln644, i1 %icmp_ln647" [./intx/int128.hpp:647]   --->   Operation 158 'and' 'and_ln647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.43ns) (out node of the LUT)   --->   "%v_5 = select i1 %and_ln647, i64 %v, i64 %select_ln644" [./intx/int128.hpp:647]   --->   Operation 159 'select' 'v_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln397_6 = zext i64 %v_5" [./intx/int128.hpp:397]   --->   Operation 160 'zext' 'zext_ln397_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.46ns)   --->   "%br_ln618 = br void" [./intx/intx.hpp:618]   --->   Operation 161 'br' 'br_ln618' <Predicate = true> <Delay = 0.46>

State 16 <SV = 15> <Delay = 1.44>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%j = phi i5 %sub_ln618, void %reciprocal_2by1.exit_ifconv, i5 %add_ln618_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge" [./intx/intx.hpp:618]   --->   Operation 162 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %j, i32 4" [./intx/intx.hpp:618]   --->   Operation 163 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln618 = br i1 %tmp_3, void %.split2, void %._crit_edge.loopexit" [./intx/intx.hpp:618]   --->   Operation 164 'br' 'br_ln618' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i5 %j" [./intx/intx.hpp:618]   --->   Operation 165 'trunc' 'trunc_ln618' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.71ns)   --->   "%add_ln620 = add i3 %trunc_ln618, i3 %empty" [./intx/intx.hpp:620]   --->   Operation 166 'add' 'add_ln620' <Predicate = (!tmp_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i3 %add_ln620" [./intx/intx.hpp:620]   --->   Operation 167 'zext' 'zext_ln620' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i64 %u, i64 0, i64 %zext_ln620" [./intx/intx.hpp:620]   --->   Operation 168 'getelementptr' 'u_addr' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_16 : Operation 169 [2/2] (0.73ns)   --->   "%u2 = load i3 %u_addr" [./intx/intx.hpp:620]   --->   Operation 169 'load' 'u2' <Predicate = (!tmp_3)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln650 = ret" [./intx/intx.hpp:650]   --->   Operation 170 'ret' 'ret_ln650' <Predicate = (tmp_3)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.44>
ST_17 : Operation 171 [1/2] (0.73ns)   --->   "%u2 = load i3 %u_addr" [./intx/intx.hpp:620]   --->   Operation 171 'load' 'u2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 172 [1/1] (0.71ns)   --->   "%add_ln621 = add i3 %add_ln620, i3 7" [./intx/intx.hpp:621]   --->   Operation 172 'add' 'add_ln621' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln621 = zext i3 %add_ln621" [./intx/intx.hpp:621]   --->   Operation 173 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%u_addr_1 = getelementptr i64 %u, i64 0, i64 %zext_ln621" [./intx/intx.hpp:621]   --->   Operation 174 'getelementptr' 'u_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [2/2] (0.73ns)   --->   "%u1 = load i3 %u_addr_1" [./intx/intx.hpp:621]   --->   Operation 175 'load' 'u1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 176 [1/1] (0.71ns)   --->   "%add_ln622 = add i3 %add_ln620, i3 6" [./intx/intx.hpp:622]   --->   Operation 176 'add' 'add_ln622' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln622 = zext i3 %add_ln622" [./intx/intx.hpp:622]   --->   Operation 177 'zext' 'zext_ln622' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%u_addr_2 = getelementptr i64 %u, i64 0, i64 %zext_ln622" [./intx/intx.hpp:622]   --->   Operation 178 'getelementptr' 'u_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [2/2] (0.73ns)   --->   "%u0 = load i3 %u_addr_2" [./intx/intx.hpp:622]   --->   Operation 179 'load' 'u0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 18 <SV = 17> <Delay = 5.47>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln618_1 = zext i5 %j" [./intx/intx.hpp:618]   --->   Operation 180 'zext' 'zext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln618 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./intx/intx.hpp:618]   --->   Operation 181 'specloopname' 'specloopname_ln618' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/2] (0.73ns)   --->   "%u1 = load i3 %u_addr_1" [./intx/intx.hpp:621]   --->   Operation 182 'load' 'u1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 183 [1/2] (0.73ns)   --->   "%u0 = load i3 %u_addr_2" [./intx/intx.hpp:622]   --->   Operation 183 'load' 'u0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 184 [1/1] (1.14ns)   --->   "%icmp_ln288 = icmp_eq  i64 %u1, i64 %divisor" [./intx/int128.hpp:288]   --->   Operation 184 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (1.14ns)   --->   "%icmp_ln288_1 = icmp_eq  i64 %u2, i64 %divisor_2" [./intx/int128.hpp:288]   --->   Operation 185 'icmp' 'icmp_ln288_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.14ns)   --->   "%and_ln288 = and i1 %icmp_ln288, i1 %icmp_ln288_1" [./intx/int128.hpp:288]   --->   Operation 186 'and' 'and_ln288' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln625 = br i1 %and_ln288, void %_ZN4intx4uintILj128EEC2Ev.exit_ifconv, void" [./intx/intx.hpp:625]   --->   Operation 187 'br' 'br_ln625' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln397_7 = zext i64 %u2" [./intx/int128.hpp:397]   --->   Operation 188 'zext' 'zext_ln397_7' <Predicate = (!and_ln288)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_6, i128 %zext_ln397_7" [./intx/int128.hpp:397]   --->   Operation 189 'mul' 'mul_ln397' <Predicate = (!and_ln288)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%q_1 = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 190 'trunc' 'q_1' <Predicate = (!and_ln288)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%q_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 191 'partselect' 'q_2' <Predicate = (!and_ln288)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.56>
ST_19 : Operation 192 [1/1] (1.36ns)   --->   "%q_3 = add i64 %u1, i64 %q_1" [./intx/int128.hpp:175]   --->   Operation 192 'add' 'q_3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %q_3, i64 %q_1" [./intx/int128.hpp:176]   --->   Operation 193 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i1 %icmp_ln176" [./intx/int128.hpp:177]   --->   Operation 194 'zext' 'zext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_1 = add i64 %q_2, i64 %zext_ln177_1" [./intx/int128.hpp:177]   --->   Operation 195 'add' 'add_ln177_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 196 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%q_4 = add i64 %add_ln177_1, i64 %u2" [./intx/int128.hpp:177]   --->   Operation 196 'add' 'q_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 20 <SV = 19> <Delay = 6.83>
ST_20 : Operation 197 [1/1] (5.47ns)   --->   "%mul_ln686 = mul i64 %divisor_2, i64 %q_4" [./intx/int128.hpp:686->./intx/intx.hpp:634]   --->   Operation 197 'mul' 'mul_ln686' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (1.36ns)   --->   "%r1 = sub i64 %u1, i64 %mul_ln686" [./intx/int128.hpp:686->./intx/intx.hpp:634]   --->   Operation 198 'sub' 'r1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln397_8 = zext i64 %q_4" [./intx/int128.hpp:397]   --->   Operation 199 'zext' 'zext_ln397_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (5.47ns)   --->   "%mul_ln397_1 = mul i128 %zext_ln397_5, i128 %zext_ln397_8" [./intx/int128.hpp:397]   --->   Operation 200 'mul' 'mul_ln397_1' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%t_1 = trunc i128 %mul_ln397_1" [./intx/int128.hpp:107]   --->   Operation 201 'trunc' 't_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%t_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_1, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 202 'partselect' 't_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (1.36ns)   --->   "%r_2 = sub i64 %u0, i64 %t_1" [./intx/int128.hpp:213]   --->   Operation 203 'sub' 'r_2' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [1/1] (1.14ns)   --->   "%icmp_ln214 = icmp_ugt  i64 %t_1, i64 %u0" [./intx/int128.hpp:214]   --->   Operation 204 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_1 = sub i64 %r1, i64 %t_2" [./intx/int128.hpp:213]   --->   Operation 205 'sub' 'sub_ln213_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %icmp_ln214" [./intx/int128.hpp:215]   --->   Operation 206 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln216 = sub i64 %sub_ln213_1, i64 %zext_ln215" [./intx/int128.hpp:216]   --->   Operation 207 'sub' 'sub_ln216' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 208 [1/1] (1.36ns)   --->   "%r = sub i64 %r_2, i64 %divisor" [./intx/int128.hpp:213]   --->   Operation 208 'sub' 'r' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/1] (1.14ns)   --->   "%icmp_ln214_1 = icmp_ult  i64 %r_2, i64 %divisor" [./intx/int128.hpp:214]   --->   Operation 209 'icmp' 'icmp_ln214_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_3 = sub i64 %sub_ln216, i64 %divisor_2" [./intx/int128.hpp:213]   --->   Operation 210 'sub' 'sub_ln213_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i1 %icmp_ln214_1" [./intx/int128.hpp:215]   --->   Operation 211 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_10 = sub i64 %sub_ln213_3, i64 %zext_ln215_1" [./intx/int128.hpp:216]   --->   Operation 212 'sub' 'r_10' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 213 [1/1] (1.36ns)   --->   "%q_5 = add i64 %q_4, i64 1" [./intx/int128.hpp:693->./intx/intx.hpp:634]   --->   Operation 213 'add' 'q_5' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (1.14ns)   --->   "%icmp_ln695 = icmp_ult  i64 %r_10, i64 %q_3" [./intx/int128.hpp:695->./intx/intx.hpp:634]   --->   Operation 214 'icmp' 'icmp_ln695' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [1/1] (1.14ns)   --->   "%icmp_ln176_2 = icmp_ult  i64 %r_2, i64 %r" [./intx/int128.hpp:176]   --->   Operation 215 'icmp' 'icmp_ln176_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i1 %icmp_ln176_2" [./intx/int128.hpp:177]   --->   Operation 216 'zext' 'zext_ln177_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_3 = add i64 %r_10, i64 %zext_ln177_2" [./intx/int128.hpp:177]   --->   Operation 217 'add' 'add_ln177_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 218 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_3 = add i64 %add_ln177_3, i64 %divisor_2" [./intx/int128.hpp:177]   --->   Operation 218 'add' 'r_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 219 [1/1] (0.43ns)   --->   "%r_4 = select i1 %icmp_ln695, i64 %r, i64 %r_2" [./intx/int128.hpp:695->./intx/intx.hpp:634]   --->   Operation 219 'select' 'r_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 220 [1/1] (0.43ns)   --->   "%r_5 = select i1 %icmp_ln695, i64 %r_10, i64 %r_3" [./intx/int128.hpp:695->./intx/intx.hpp:634]   --->   Operation 220 'select' 'r_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 221 [1/1] (0.43ns)   --->   "%q_6 = select i1 %icmp_ln695, i64 %q_5, i64 %q_4" [./intx/int128.hpp:695->./intx/intx.hpp:634]   --->   Operation 221 'select' 'q_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 222 [1/1] (1.14ns)   --->   "%icmp_ln302 = icmp_ult  i64 %r_5, i64 %divisor_2" [./intx/int128.hpp:302]   --->   Operation 222 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [1/1] (1.14ns)   --->   "%icmp_ln302_1 = icmp_eq  i64 %r_5, i64 %divisor_2" [./intx/int128.hpp:302]   --->   Operation 223 'icmp' 'icmp_ln302_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/1] (1.14ns)   --->   "%icmp_ln302_2 = icmp_ult  i64 %r_4, i64 %divisor" [./intx/int128.hpp:302]   --->   Operation 224 'icmp' 'icmp_ln302_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%and_ln302 = and i1 %icmp_ln302_1, i1 %icmp_ln302_2" [./intx/int128.hpp:302]   --->   Operation 225 'and' 'and_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln302 = or i1 %icmp_ln302, i1 %and_ln302" [./intx/int128.hpp:302]   --->   Operation 226 'or' 'or_ln302' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [1/1] (1.36ns)   --->   "%r_6 = sub i64 %r_4, i64 %divisor" [./intx/int128.hpp:213]   --->   Operation 227 'sub' 'r_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_4 = sub i64 %r_5, i64 %divisor_2" [./intx/int128.hpp:213]   --->   Operation 228 'sub' 'sub_ln213_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i1 %icmp_ln302_2" [./intx/int128.hpp:215]   --->   Operation 229 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_7 = sub i64 %sub_ln213_4, i64 %zext_ln215_2" [./intx/int128.hpp:216]   --->   Operation 230 'sub' 'r_7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 231 [1/1] (1.36ns)   --->   "%add_ln703 = add i64 %q_6, i64 1" [./intx/int128.hpp:703->./intx/intx.hpp:634]   --->   Operation 231 'add' 'add_ln703' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (0.43ns)   --->   "%r_11 = select i1 %or_ln302, i64 %r_4, i64 %r_6" [./intx/int128.hpp:302]   --->   Operation 232 'select' 'r_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.43ns)   --->   "%r_12 = select i1 %or_ln302, i64 %r_5, i64 %r_7" [./intx/int128.hpp:302]   --->   Operation 233 'select' 'r_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.43ns)   --->   "%select_ln302 = select i1 %or_ln302, i64 %q_6, i64 %add_ln703" [./intx/int128.hpp:302]   --->   Operation 234 'select' 'select_ln302' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 235 [2/2] (0.46ns)   --->   "%overflow = call i64 @submul, i64 %u, i3 %trunc_ln618, i64 %d, i4 %add_ln616, i64 %select_ln302" [./intx/intx.hpp:637]   --->   Operation 235 'call' 'overflow' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.36>
ST_22 : Operation 236 [1/2] (0.00ns)   --->   "%overflow = call i64 @submul, i64 %u, i3 %trunc_ln618, i64 %d, i4 %add_ln616, i64 %select_ln302" [./intx/intx.hpp:637]   --->   Operation 236 'call' 'overflow' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 237 [1/1] (1.36ns)   --->   "%d_3 = sub i64 %r_11, i64 %overflow" [./intx/int128.hpp:196]   --->   Operation 237 'sub' 'd_3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (1.14ns)   --->   "%carry1_3 = icmp_ult  i64 %r_11, i64 %overflow" [./intx/int128.hpp:197]   --->   Operation 238 'icmp' 'carry1_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.09>
ST_23 : Operation 239 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %d_3, i3 %u_addr_2" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 239 'store' 'store_ln299' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i1 %carry1_3" [./intx/intx.hpp:639]   --->   Operation 240 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (1.36ns)   --->   "%d_4 = sub i64 %r_12, i64 %zext_ln639" [./intx/int128.hpp:196]   --->   Operation 241 'sub' 'd_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (1.14ns)   --->   "%carry1 = icmp_ult  i64 %r_12, i64 %zext_ln639" [./intx/int128.hpp:197]   --->   Operation 242 'icmp' 'carry1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %d_4, i3 %u_addr_1" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 243 'store' 'store_ln299' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 244 [1/1] (0.50ns)   --->   "%br_ln641 = br i1 %carry1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge, void %.lr.ph.i.preheader" [./intx/intx.hpp:641]   --->   Operation 244 'br' 'br_ln641' <Predicate = true> <Delay = 0.50>
ST_23 : Operation 245 [1/1] (1.36ns)   --->   "%add_ln643 = add i64 %select_ln302, i64 18446744073709551615" [./intx/intx.hpp:643]   --->   Operation 245 'add' 'add_ln643' <Predicate = (carry1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 246 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 246 'store' 'store_ln0' <Predicate = (carry1)> <Delay = 0.46>
ST_23 : Operation 247 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 247 'store' 'store_ln0' <Predicate = (carry1)> <Delay = 0.46>
ST_23 : Operation 248 [1/1] (0.46ns)   --->   "%br_ln586 = br void %.lr.ph.i" [./intx/intx.hpp:586]   --->   Operation 248 'br' 'br_ln586' <Predicate = (carry1)> <Delay = 0.46>

State 24 <SV = 23> <Delay = 1.85>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln586, void %.split, i3 0, void %.lr.ph.i.preheader" [./intx/intx.hpp:586]   --->   Operation 249 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%carry = phi i1 %or_ln164, void %.split, i1 0, void %.lr.ph.i.preheader" [./intx/int128.hpp:164]   --->   Operation 250 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.71ns)   --->   "%add_ln586 = add i3 %i, i3 1" [./intx/intx.hpp:586]   --->   Operation 251 'add' 'add_ln586' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 252 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.56ns)   --->   "%icmp_ln586 = icmp_eq  i3 %i, i3 %add_ln616_1" [./intx/intx.hpp:586]   --->   Operation 253 'icmp' 'icmp_ln586' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 7, i64 0"   --->   Operation 254 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln586 = br i1 %icmp_ln586, void %.split, void %_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit" [./intx/intx.hpp:586]   --->   Operation 255 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [./intx/intx.hpp:586]   --->   Operation 256 'zext' 'i_cast' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.71ns)   --->   "%add_ln587 = add i3 %i, i3 %trunc_ln618" [./intx/intx.hpp:587]   --->   Operation 257 'add' 'add_ln587' <Predicate = (!icmp_ln586)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i3 %add_ln587" [./intx/intx.hpp:587]   --->   Operation 258 'zext' 'zext_ln587' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%u_addr_3 = getelementptr i64 %u, i64 0, i64 %zext_ln587" [./intx/intx.hpp:587]   --->   Operation 259 'getelementptr' 'u_addr_3' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 260 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_24 : Operation 261 [2/2] (0.73ns)   --->   "%u_load_4 = load i3 %u_addr_3" [./intx/intx.hpp:587]   --->   Operation 261 'load' 'u_load_4' <Predicate = (!icmp_ln586)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 262 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln587" [./intx/intx.hpp:587]   --->   Operation 262 'icmp' 'addr_cmp' <Predicate = (!icmp_ln586)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%d_addr_2 = getelementptr i64 %d, i64 0, i64 %i_cast" [./intx/intx.hpp:587]   --->   Operation 263 'getelementptr' 'd_addr_2' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_24 : Operation 264 [2/2] (0.73ns)   --->   "%y_5 = load i3 %d_addr_2" [./intx/intx.hpp:587]   --->   Operation 264 'load' 'y_5' <Predicate = (!icmp_ln586)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 265 [1/1] (0.46ns)   --->   "%store_ln587 = store i64 %zext_ln587, i64 %reuse_addr_reg" [./intx/intx.hpp:587]   --->   Operation 265 'store' 'store_ln587' <Predicate = (!icmp_ln586)> <Delay = 0.46>

State 25 <SV = 24> <Delay = 5.18>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [./intx/intx.hpp:586]   --->   Operation 266 'specloopname' 'specloopname_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 267 'load' 'reuse_reg_load' <Predicate = (!icmp_ln586 & addr_cmp)> <Delay = 0.00>
ST_25 : Operation 268 [1/2] (0.73ns)   --->   "%u_load_4 = load i3 %u_addr_3" [./intx/intx.hpp:587]   --->   Operation 268 'load' 'u_load_4' <Predicate = (!icmp_ln586)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 269 [1/1] (0.43ns)   --->   "%x_8 = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %u_load_4" [./intx/intx.hpp:587]   --->   Operation 269 'select' 'x_8' <Predicate = (!icmp_ln586)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 270 [1/2] (0.73ns)   --->   "%y_5 = load i3 %d_addr_2" [./intx/intx.hpp:587]   --->   Operation 270 'load' 'y_5' <Predicate = (!icmp_ln586)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 271 [1/1] (1.36ns)   --->   "%s = add i64 %y_5, i64 %x_8" [./intx/int128.hpp:160]   --->   Operation 271 'add' 's' <Predicate = (!icmp_ln586)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (1.14ns)   --->   "%carry1_2 = icmp_ult  i64 %s, i64 %x_8" [./intx/int128.hpp:161]   --->   Operation 272 'icmp' 'carry1_2' <Predicate = (!icmp_ln586)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i1 %carry" [./intx/int128.hpp:162]   --->   Operation 273 'zext' 'zext_ln162' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (1.36ns)   --->   "%t = add i64 %s, i64 %zext_ln162" [./intx/int128.hpp:162]   --->   Operation 274 'add' 't' <Predicate = (!icmp_ln586)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 275 [1/1] (1.14ns)   --->   "%carry2 = icmp_ult  i64 %t, i64 %s" [./intx/int128.hpp:163]   --->   Operation 275 'icmp' 'carry2' <Predicate = (!icmp_ln586)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (0.14ns)   --->   "%or_ln164 = or i1 %carry1_2, i1 %carry2" [./intx/int128.hpp:164]   --->   Operation 276 'or' 'or_ln164' <Predicate = (!icmp_ln586)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 277 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %t, i3 %u_addr_3" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 277 'store' 'store_ln299' <Predicate = (!icmp_ln586)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 278 [1/1] (0.46ns)   --->   "%store_ln162 = store i64 %t, i64 %reuse_reg" [./intx/int128.hpp:162]   --->   Operation 278 'store' 'store_ln162' <Predicate = (!icmp_ln586)> <Delay = 0.46>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 279 'br' 'br_ln0' <Predicate = (!icmp_ln586)> <Delay = 0.00>

State 26 <SV = 24> <Delay = 0.73>
ST_26 : Operation 280 [2/2] (0.73ns)   --->   "%u_load = load i3 %u_addr_1" [./intx/intx.hpp:644]   --->   Operation 280 'load' 'u_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 27 <SV = 25> <Delay = 2.51>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln644 = zext i1 %carry" [./intx/intx.hpp:644]   --->   Operation 281 'zext' 'zext_ln644' <Predicate = (!and_ln288 & carry1)> <Delay = 0.00>
ST_27 : Operation 282 [1/2] (0.73ns)   --->   "%u_load = load i3 %u_addr_1" [./intx/intx.hpp:644]   --->   Operation 282 'load' 'u_load' <Predicate = (!and_ln288 & carry1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln644 = add i64 %divisor_2, i64 %zext_ln644" [./intx/intx.hpp:644]   --->   Operation 283 'add' 'add_ln644' <Predicate = (!and_ln288 & carry1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 284 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln644_1 = add i64 %add_ln644, i64 %u_load" [./intx/intx.hpp:644]   --->   Operation 284 'add' 'add_ln644_1' <Predicate = (!and_ln288 & carry1)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 285 [1/1] (0.73ns)   --->   "%store_ln644 = store i64 %add_ln644_1, i3 %u_addr_1" [./intx/intx.hpp:644]   --->   Operation 285 'store' 'store_ln644' <Predicate = (!and_ln288 & carry1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 286 [1/1] (0.50ns)   --->   "%br_ln645 = br void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge" [./intx/intx.hpp:645]   --->   Operation 286 'br' 'br_ln645' <Predicate = (!and_ln288 & carry1)> <Delay = 0.50>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%empty_68 = phi i64 18446744073709551615, void, i64 %add_ln643, void %_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit, i64 %select_ln302, void %_ZN4intx4uintILj128EEC2Ev.exit_ifconv" [./intx/intx.hpp:643]   --->   Operation 287 'phi' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i64 %q, i64 0, i64 %zext_ln618_1" [./intx/intx.hpp:648]   --->   Operation 288 'getelementptr' 'q_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.73ns)   --->   "%store_ln648 = store i64 %empty_68, i3 %q_addr" [./intx/intx.hpp:648]   --->   Operation 289 'store' 'store_ln648' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 290 [1/1] (0.82ns)   --->   "%add_ln618_1 = add i5 %j, i5 31" [./intx/intx.hpp:618]   --->   Operation 290 'add' 'add_ln618_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 291 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 18> <Delay = 0.46>
ST_28 : Operation 292 [2/2] (0.46ns)   --->   "%tmp = call i64 @submul, i64 %u, i3 %trunc_ln618, i64 %d, i4 %dlen_read, i64 18446744073709551615" [./intx/intx.hpp:629]   --->   Operation 292 'call' 'tmp' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 19> <Delay = 0.00>
ST_29 : Operation 293 [1/2] (0.00ns)   --->   "%tmp = call i64 @submul, i64 %u, i3 %trunc_ln618, i64 %d, i4 %dlen_read, i64 18446744073709551615" [./intx/intx.hpp:629]   --->   Operation 293 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 20> <Delay = 2.09>
ST_30 : Operation 294 [1/1] (1.36ns)   --->   "%sub_ln629 = sub i64 %divisor_2, i64 %tmp" [./intx/intx.hpp:629]   --->   Operation 294 'sub' 'sub_ln629' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [1/1] (0.73ns)   --->   "%store_ln629 = store i64 %sub_ln629, i3 %u_addr" [./intx/intx.hpp:629]   --->   Operation 295 'store' 'store_ln629' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 296 [1/1] (0.50ns)   --->   "%br_ln630 = br void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge" [./intx/intx.hpp:630]   --->   Operation 296 'br' 'br_ln630' <Predicate = true> <Delay = 0.50>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ulen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ intx_internal_reciprocal_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg                      (alloca           ) [ 0011111111111111111111111111111]
reuse_reg                           (alloca           ) [ 0011111111111111111111111111111]
dlen_read                           (read             ) [ 0011111111111111111111111111111]
empty                               (trunc            ) [ 0011111111111111111111111111111]
add_ln616_1                         (add              ) [ 0011111111111111111111111111111]
zext_ln616_1                        (zext             ) [ 0000000000000000000000000000000]
d_addr_1                            (getelementptr    ) [ 0010000000000000000000000000000]
divisor_2                           (load             ) [ 0001111111111111111111111111111]
d0                                  (trunc            ) [ 0001111111100000000000000000000]
trunc_ln                            (partselect       ) [ 0000000000000000000000000000000]
zext_ln609                          (zext             ) [ 0000000000000000000000000000000]
intx_internal_reciprocal_table_addr (getelementptr    ) [ 0001000000000000000000000000000]
trunc_ln1                           (partselect       ) [ 0001111000000000000000000000000]
lshr_ln                             (partselect       ) [ 0001111111000000000000000000000]
v0                                  (load             ) [ 0000111000000000000000000000000]
zext_ln609_1                        (zext             ) [ 0000111000000000000000000000000]
zext_ln611                          (zext             ) [ 0000000000000000000000000000000]
d40                                 (add              ) [ 0000000100000000000000000000000]
zext_ln611_2                        (zext             ) [ 0000000000000000000000000000000]
shl_ln                              (bitconcatenate   ) [ 0000000000000000000000000000000]
mul_ln612                           (mul              ) [ 0000000000000000000000000000000]
zext_ln612                          (zext             ) [ 0000000000000000000000000000000]
mul_ln612_1                         (mul              ) [ 0000000000000000000000000000000]
tmp_1                               (partselect       ) [ 0000000000000000000000000000000]
zext_ln612_1                        (zext             ) [ 0000000000000000000000000000000]
add_ln612                           (add              ) [ 0000000000000000000000000000000]
zext_ln612_2                        (zext             ) [ 0000000000000000000000000000000]
v1                                  (sub              ) [ 0000000111000000000000000000000]
zext_ln611_1                        (zext             ) [ 0000000000000000000000000000000]
sext_ln612                          (sext             ) [ 0000000000000000000000000000000]
zext_ln612_3                        (zext             ) [ 0000000010000000000000000000000]
mul_ln614                           (mul              ) [ 0000000010000000000000000000000]
sub_ln614                           (sub              ) [ 0000000000000000000000000000000]
mul_ln614_1                         (mul              ) [ 0000000000000000000000000000000]
trunc_ln2                           (partselect       ) [ 0000000001000000000000000000000]
tmp_2                               (bitconcatenate   ) [ 0000000000000000000000000000000]
sext_ln614                          (sext             ) [ 0000000000000000000000000000000]
zext_ln614                          (zext             ) [ 0000000000000000000000000000000]
zext_ln614_1                        (zext             ) [ 0000000000000000000000000000000]
v2                                  (add              ) [ 0000000000100000000000000000000]
zext_ln614_2                        (zext             ) [ 0000000000000000000000000000000]
zext_ln616_2                        (zext             ) [ 0000000000000000000000000000000]
zext_ln617                          (zext             ) [ 0000000000000000000000000000000]
d63                                 (add              ) [ 0000000000000000000000000000000]
mul_ln618                           (mul              ) [ 0000000000100000000000000000000]
trunc_ln619                         (trunc            ) [ 0000000000110000000000000000000]
add_ln616                           (add              ) [ 0000000000011111111111111111111]
zext_ln616                          (zext             ) [ 0000000000000000000000000000000]
d_addr                              (getelementptr    ) [ 0000000000010000000000000000000]
trunc_ln3                           (partselect       ) [ 0000000000000000000000000000000]
select_ln618                        (select           ) [ 0000000000000000000000000000000]
and_ln618                           (and              ) [ 0000000000000000000000000000000]
zext_ln618                          (zext             ) [ 0000000000000000000000000000000]
e_2                                 (sub              ) [ 0000000000000000000000000000000]
zext_ln397_1                        (zext             ) [ 0000000000000000000000000000000]
zext_ln397_2                        (zext             ) [ 0000000000000000000000000000000]
x_1                                 (mul              ) [ 0000000000000000000000000000000]
trunc_ln4                           (partselect       ) [ 0000000000010000000000000000000]
ulen_read                           (read             ) [ 0000000000000000000000000000000]
dlen_cast2                          (zext             ) [ 0000000000001000000000000000000]
ulen_cast                           (zext             ) [ 0000000000001000000000000000000]
divisor                             (load             ) [ 0000000000001111111111111111111]
zext_ln619                          (zext             ) [ 0000000000000000000000000000000]
shl_ln1                             (bitconcatenate   ) [ 0000000000000000000000000000000]
v3                                  (add              ) [ 0000000000001000000000000000000]
zext_ln397_3                        (zext             ) [ 0000000000000000000000000000000]
zext_ln397_4                        (zext             ) [ 0000000000000000000000000000000]
x_3                                 (mul              ) [ 0000000000001000000000000000000]
br_ln173                            (br               ) [ 0000000000011000000000000000000]
s_word_num_bits_1_2_i               (phi              ) [ 0000000000001000000000000000000]
i_1                                 (phi              ) [ 0000000000001000000000000000000]
k                                   (phi              ) [ 0000000000001000000000000000000]
i_2                                 (add              ) [ 0000000000011000000000000000000]
icmp_ln173                          (icmp             ) [ 0000000000001000000000000000000]
empty_66                            (speclooptripcount) [ 0000000000000000000000000000000]
br_ln173                            (br               ) [ 0000000000000000000000000000000]
trunc_ln117                         (trunc            ) [ 0000000000000000000000000000000]
tmp_4                               (partselect       ) [ 0000000000000000000000000000000]
trunc_ln175                         (trunc            ) [ 0000000000000000000000000000000]
select_ln175                        (select           ) [ 0000000000000000000000000000000]
select_ln175_1                      (select           ) [ 0000000000000000000000000000000]
add_ln175                           (add              ) [ 0000000000000000000000000000000]
k1                                  (icmp             ) [ 0000000000000000000000000000000]
zext_ln177                          (zext             ) [ 0000000000000000000000000000000]
add_ln177                           (add              ) [ 0000000000000000000000000000000]
select_ln177                        (select           ) [ 0000000000011000000000000000000]
icmp_ln178                          (icmp             ) [ 0000000000000000000000000000000]
k_1                                 (or               ) [ 0000000000011000000000000000000]
br_ln0                              (br               ) [ 0000000000011000000000000000000]
sub_ln621                           (sub              ) [ 0000000000000000000000000000000]
v4                                  (sub              ) [ 0000000000000100000000000000000]
p                                   (mul              ) [ 0000000000000100000000000000000]
add_ln618                           (add              ) [ 0000000000000000000000000000000]
sub_ln618                           (sub              ) [ 0000000000000111111111111111111]
p_1                                 (add              ) [ 0000000000000010000000000000000]
icmp_ln630                          (icmp             ) [ 0000000000000010000000000000000]
icmp_ln633                          (icmp             ) [ 0000000000000000000000000000000]
xor_ln633                           (xor              ) [ 0000000000000010000000000000000]
select_ln633_1                      (select           ) [ 0000000000000000000000000000000]
v_2                                 (add              ) [ 0000000000000000000000000000000]
v_6                                 (select           ) [ 0000000000000011000000000000000]
p_2                                 (sub              ) [ 0000000000000000000000000000000]
p_3                                 (select           ) [ 0000000000000000000000000000000]
p_4                                 (sub              ) [ 0000000000000000000000000000000]
p_5                                 (select           ) [ 0000000000000000000000000000000]
zext_ln397                          (zext             ) [ 0000000000000000000000000000000]
zext_ln397_5                        (zext             ) [ 0000000000000001111111111111111]
x_5                                 (mul              ) [ 0000000000000000000000000000000]
t_words_s                           (trunc            ) [ 0000000000000000000000000000000]
trunc_ln5                           (partselect       ) [ 0000000000000001000000000000000]
p_6                                 (add              ) [ 0000000000000001000000000000000]
icmp_ln649_1                        (icmp             ) [ 0000000000000001000000000000000]
icmp_ln644                          (icmp             ) [ 0000000000000000000000000000000]
v                                   (add              ) [ 0000000000000000000000000000000]
icmp_ln647                          (icmp             ) [ 0000000000000000000000000000000]
icmp_ln649                          (icmp             ) [ 0000000000000000000000000000000]
xor_ln649                           (xor              ) [ 0000000000000000000000000000000]
or_ln649                            (or               ) [ 0000000000000000000000000000000]
add_ln650                           (add              ) [ 0000000000000000000000000000000]
select_ln649                        (select           ) [ 0000000000000000000000000000000]
select_ln644                        (select           ) [ 0000000000000000000000000000000]
and_ln647                           (and              ) [ 0000000000000000000000000000000]
v_5                                 (select           ) [ 0000000000000000000000000000000]
zext_ln397_6                        (zext             ) [ 0000000000000000111111111111111]
br_ln618                            (br               ) [ 0000000000000001111111111111111]
j                                   (phi              ) [ 0000000000000000111111111111111]
tmp_3                               (bitselect        ) [ 0000000000000000111111111111111]
br_ln618                            (br               ) [ 0000000000000000000000000000000]
trunc_ln618                         (trunc            ) [ 0000000000000000011111111100110]
add_ln620                           (add              ) [ 0000000000000000010000000000000]
zext_ln620                          (zext             ) [ 0000000000000000000000000000000]
u_addr                              (getelementptr    ) [ 0000000000000000011000000000111]
ret_ln650                           (ret              ) [ 0000000000000000000000000000000]
u2                                  (load             ) [ 0000000000000000001100000000000]
add_ln621                           (add              ) [ 0000000000000000000000000000000]
zext_ln621                          (zext             ) [ 0000000000000000000000000000000]
u_addr_1                            (getelementptr    ) [ 0000000000000000001111111111111]
add_ln622                           (add              ) [ 0000000000000000000000000000000]
zext_ln622                          (zext             ) [ 0000000000000000000000000000000]
u_addr_2                            (getelementptr    ) [ 0000000000000000001111110000000]
zext_ln618_1                        (zext             ) [ 0000000000000000000111111111111]
specloopname_ln618                  (specloopname     ) [ 0000000000000000000000000000000]
u1                                  (load             ) [ 0000000000000000000110000000000]
u0                                  (load             ) [ 0000000000000000000110000000000]
icmp_ln288                          (icmp             ) [ 0000000000000000000000000000000]
icmp_ln288_1                        (icmp             ) [ 0000000000000000000000000000000]
and_ln288                           (and              ) [ 0000000000000000111111111111111]
br_ln625                            (br               ) [ 0000000000000000000000000000000]
zext_ln397_7                        (zext             ) [ 0000000000000000000000000000000]
mul_ln397                           (mul              ) [ 0000000000000000000000000000000]
q_1                                 (trunc            ) [ 0000000000000000000100000000000]
q_2                                 (partselect       ) [ 0000000000000000000100000000000]
q_3                                 (add              ) [ 0000000000000000000011000000000]
icmp_ln176                          (icmp             ) [ 0000000000000000000000000000000]
zext_ln177_1                        (zext             ) [ 0000000000000000000000000000000]
add_ln177_1                         (add              ) [ 0000000000000000000000000000000]
q_4                                 (add              ) [ 0000000000000000000011000000000]
mul_ln686                           (mul              ) [ 0000000000000000000000000000000]
r1                                  (sub              ) [ 0000000000000000000001000000000]
zext_ln397_8                        (zext             ) [ 0000000000000000000000000000000]
mul_ln397_1                         (mul              ) [ 0000000000000000000000000000000]
t_1                                 (trunc            ) [ 0000000000000000000000000000000]
t_2                                 (partselect       ) [ 0000000000000000000001000000000]
r_2                                 (sub              ) [ 0000000000000000000001000000000]
icmp_ln214                          (icmp             ) [ 0000000000000000000001000000000]
sub_ln213_1                         (sub              ) [ 0000000000000000000000000000000]
zext_ln215                          (zext             ) [ 0000000000000000000000000000000]
sub_ln216                           (sub              ) [ 0000000000000000000000000000000]
r                                   (sub              ) [ 0000000000000000000000000000000]
icmp_ln214_1                        (icmp             ) [ 0000000000000000000000000000000]
sub_ln213_3                         (sub              ) [ 0000000000000000000000000000000]
zext_ln215_1                        (zext             ) [ 0000000000000000000000000000000]
r_10                                (sub              ) [ 0000000000000000000000000000000]
q_5                                 (add              ) [ 0000000000000000000000000000000]
icmp_ln695                          (icmp             ) [ 0000000000000000000000000000000]
icmp_ln176_2                        (icmp             ) [ 0000000000000000000000000000000]
zext_ln177_2                        (zext             ) [ 0000000000000000000000000000000]
add_ln177_3                         (add              ) [ 0000000000000000000000000000000]
r_3                                 (add              ) [ 0000000000000000000000000000000]
r_4                                 (select           ) [ 0000000000000000000000000000000]
r_5                                 (select           ) [ 0000000000000000000000000000000]
q_6                                 (select           ) [ 0000000000000000000000000000000]
icmp_ln302                          (icmp             ) [ 0000000000000000000000000000000]
icmp_ln302_1                        (icmp             ) [ 0000000000000000000000000000000]
icmp_ln302_2                        (icmp             ) [ 0000000000000000000000000000000]
and_ln302                           (and              ) [ 0000000000000000000000000000000]
or_ln302                            (or               ) [ 0000000000000000000000000000000]
r_6                                 (sub              ) [ 0000000000000000000000000000000]
sub_ln213_4                         (sub              ) [ 0000000000000000000000000000000]
zext_ln215_2                        (zext             ) [ 0000000000000000000000000000000]
r_7                                 (sub              ) [ 0000000000000000000000000000000]
add_ln703                           (add              ) [ 0000000000000000000000000000000]
r_11                                (select           ) [ 0000000000000000000000100000000]
r_12                                (select           ) [ 0000000000000000000000110000000]
select_ln302                        (select           ) [ 0000000000000000111000111111111]
overflow                            (call             ) [ 0000000000000000000000000000000]
d_3                                 (sub              ) [ 0000000000000000000000010000000]
carry1_3                            (icmp             ) [ 0000000000000000000000010000000]
store_ln299                         (store            ) [ 0000000000000000000000000000000]
zext_ln639                          (zext             ) [ 0000000000000000000000000000000]
d_4                                 (sub              ) [ 0000000000000000000000000000000]
carry1                              (icmp             ) [ 0000000000000000111111111111111]
store_ln299                         (store            ) [ 0000000000000000000000000000000]
br_ln641                            (br               ) [ 0000000000000000111111111111111]
add_ln643                           (add              ) [ 0000000000000000111111111111111]
store_ln0                           (store            ) [ 0000000000000000000000000000000]
store_ln0                           (store            ) [ 0000000000000000000000000000000]
br_ln586                            (br               ) [ 0000000000000000111111111111111]
i                                   (phi              ) [ 0000000000000000000000001000000]
carry                               (phi              ) [ 0000000000000000111000001111111]
add_ln586                           (add              ) [ 0000000000000000111111111111111]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln586                          (icmp             ) [ 0000000000000000111111111111111]
empty_67                            (speclooptripcount) [ 0000000000000000000000000000000]
br_ln586                            (br               ) [ 0000000000000000000000000000000]
i_cast                              (zext             ) [ 0000000000000000000000000000000]
add_ln587                           (add              ) [ 0000000000000000000000000000000]
zext_ln587                          (zext             ) [ 0000000000000000000000000000000]
u_addr_3                            (getelementptr    ) [ 0000000000000000000000001100000]
reuse_addr_reg_load                 (load             ) [ 0000000000000000000000000000000]
addr_cmp                            (icmp             ) [ 0000000000000000000000001100000]
d_addr_2                            (getelementptr    ) [ 0000000000000000000000001100000]
store_ln587                         (store            ) [ 0000000000000000000000000000000]
specloopname_ln586                  (specloopname     ) [ 0000000000000000000000000000000]
reuse_reg_load                      (load             ) [ 0000000000000000000000000000000]
u_load_4                            (load             ) [ 0000000000000000000000000000000]
x_8                                 (select           ) [ 0000000000000000000000000000000]
y_5                                 (load             ) [ 0000000000000000000000000000000]
s                                   (add              ) [ 0000000000000000000000000000000]
carry1_2                            (icmp             ) [ 0000000000000000000000000000000]
zext_ln162                          (zext             ) [ 0000000000000000000000000000000]
t                                   (add              ) [ 0000000000000000000000000000000]
carry2                              (icmp             ) [ 0000000000000000000000000000000]
or_ln164                            (or               ) [ 0000000000000000111111111111111]
store_ln299                         (store            ) [ 0000000000000000000000000000000]
store_ln162                         (store            ) [ 0000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000111111111111111]
zext_ln644                          (zext             ) [ 0000000000000000000000000000000]
u_load                              (load             ) [ 0000000000000000000000000000000]
add_ln644                           (add              ) [ 0000000000000000000000000000000]
add_ln644_1                         (add              ) [ 0000000000000000000000000000000]
store_ln644                         (store            ) [ 0000000000000000000000000000000]
br_ln645                            (br               ) [ 0000000000000000000000000000000]
empty_68                            (phi              ) [ 0000000000000000000000000001000]
q_addr                              (getelementptr    ) [ 0000000000000000000000000000000]
store_ln648                         (store            ) [ 0000000000000000000000000000000]
add_ln618_1                         (add              ) [ 0000000000000001111111111111111]
br_ln0                              (br               ) [ 0000000000000001111111111111111]
tmp                                 (call             ) [ 0000000000000000000000000000001]
sub_ln629                           (sub              ) [ 0000000000000000000000000000000]
store_ln629                         (store            ) [ 0000000000000000000000000000000]
br_ln630                            (br               ) [ 0000000000000000111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ulen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ulen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dlen">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dlen"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="intx_internal_reciprocal_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i23.i13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i33.i31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="submul"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="reuse_addr_reg_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="reuse_reg_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="dlen_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dlen_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ulen_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ulen_read/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="d_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="divisor_2/1 divisor/10 y_5/24 "/>
</bind>
</comp>

<comp id="167" class="1004" name="intx_internal_reciprocal_table_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intx_internal_reciprocal_table_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="d_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="u_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/16 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="3" slack="0"/>
<pin id="209" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="64" slack="0"/>
<pin id="211" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="u2/16 u1/17 u0/17 store_ln299/23 store_ln299/23 u_load_4/24 store_ln299/25 u_load/26 store_ln644/27 store_ln629/30 "/>
</bind>
</comp>

<comp id="201" class="1004" name="u_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr_1/17 "/>
</bind>
</comp>

<comp id="213" class="1004" name="u_addr_2_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr_2/17 "/>
</bind>
</comp>

<comp id="221" class="1004" name="u_addr_3_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr_3/24 "/>
</bind>
</comp>

<comp id="229" class="1004" name="d_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_2/24 "/>
</bind>
</comp>

<comp id="237" class="1004" name="q_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="8"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_addr/27 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln648_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln648/27 "/>
</bind>
</comp>

<comp id="250" class="1005" name="s_word_num_bits_1_2_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_1_2_i (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="s_word_num_bits_1_2_i_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_word_num_bits_1_2_i/12 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_1_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="272" class="1005" name="k_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="k_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/12 "/>
</bind>
</comp>

<comp id="283" class="1005" name="j_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="2"/>
<pin id="285" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="j_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="4"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="5" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="1"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="304" class="1005" name="carry_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="carry_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/24 "/>
</bind>
</comp>

<comp id="316" class="1005" name="empty_68_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="5"/>
<pin id="318" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="empty_68 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="empty_68_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="5"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="64" slack="3"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="64" slack="5"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_68/27 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_submul_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="3"/>
<pin id="334" dir="0" index="3" bw="64" slack="0"/>
<pin id="335" dir="0" index="4" bw="4" slack="11"/>
<pin id="336" dir="0" index="5" bw="64" slack="0"/>
<pin id="337" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="overflow/21 tmp/28 "/>
</bind>
</comp>

<comp id="342" class="1004" name="empty_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln616_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln616_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="d0_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d0/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln609_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="40" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="40" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="lshr_ln_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="63" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="63" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln609_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln611_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="40" slack="4"/>
<pin id="402" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="d40_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="40" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d40/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln611_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="41" slack="0"/>
<pin id="411" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611_2/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="22" slack="0"/>
<pin id="415" dir="0" index="1" bw="11" slack="3"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln612_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="22" slack="0"/>
<pin id="422" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mul_ln612_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="41" slack="0"/>
<pin id="425" dir="0" index="1" bw="22" slack="0"/>
<pin id="426" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln612_1/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="22" slack="0"/>
<pin id="431" dir="0" index="1" bw="62" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln612_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="22" slack="0"/>
<pin id="441" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_1/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln612_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="22" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln612/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln612_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="22" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_2/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="v1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="22" slack="0"/>
<pin id="455" dir="0" index="1" bw="22" slack="0"/>
<pin id="456" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v1/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln611_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="41" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln612_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="23" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln612/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln612_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="23" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_3/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mul_ln614_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="41" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln614/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln614_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="62" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="1"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln614/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="mul_ln614_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln614_1/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="17" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="0" index="3" bw="7" slack="0"/>
<pin id="490" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="36" slack="0"/>
<pin id="497" dir="0" index="1" bw="23" slack="3"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln614_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="36" slack="0"/>
<pin id="504" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln614/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln614_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="36" slack="0"/>
<pin id="508" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln614_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="1"/>
<pin id="512" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614_1/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="v2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="17" slack="0"/>
<pin id="515" dir="0" index="1" bw="45" slack="0"/>
<pin id="516" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v2/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln614_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="46" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614_2/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln616_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="7"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_2/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln617_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="63" slack="7"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln617/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="d63_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="63" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d63/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="mul_ln618_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="46" slack="0"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln618/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln619_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="46" slack="0"/>
<pin id="543" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln619/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln616_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="9"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln616_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="45" slack="0"/>
<pin id="557" dir="0" index="1" bw="46" slack="1"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="0" index="3" bw="7" slack="0"/>
<pin id="560" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln618_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="8"/>
<pin id="566" dir="0" index="1" bw="45" slack="0"/>
<pin id="567" dir="0" index="2" bw="45" slack="0"/>
<pin id="568" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln618/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln618_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="45" slack="0"/>
<pin id="573" dir="0" index="1" bw="45" slack="0"/>
<pin id="574" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln618/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln618_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="45" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln618/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="e_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="45" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="1"/>
<pin id="584" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_2/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln397_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="46" slack="1"/>
<pin id="588" dir="1" index="1" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_1/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln397_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="1" index="1" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_2/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="x_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="46" slack="0"/>
<pin id="596" dir="1" index="2" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_1/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="45" slack="0"/>
<pin id="601" dir="0" index="1" bw="110" slack="0"/>
<pin id="602" dir="0" index="2" bw="8" slack="0"/>
<pin id="603" dir="0" index="3" bw="8" slack="0"/>
<pin id="604" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="dlen_cast2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="10"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dlen_cast2/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="ulen_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ulen_cast/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln619_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="45" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln619/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="shl_ln1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="0" index="1" bw="33" slack="2"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="v3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="45" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v3/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln397_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_3/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln397_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="9"/>
<pin id="638" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_4/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="x_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_3/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="i_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln173_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln117_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/12 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="0"/>
<pin id="663" dir="0" index="1" bw="128" slack="1"/>
<pin id="664" dir="0" index="2" bw="8" slack="0"/>
<pin id="665" dir="0" index="3" bw="8" slack="0"/>
<pin id="666" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln175_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="128" slack="1"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln175/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln175_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="0"/>
<pin id="676" dir="0" index="2" bw="64" slack="0"/>
<pin id="677" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln175_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="0" index="2" bw="64" slack="10"/>
<pin id="685" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175_1/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln175_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="0" index="1" bw="64" slack="0"/>
<pin id="691" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="k1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="0" index="1" bw="64" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/12 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln177_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln177_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/12 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln177_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="0"/>
<pin id="713" dir="0" index="2" bw="64" slack="0"/>
<pin id="714" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln178_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="0"/>
<pin id="720" dir="0" index="1" bw="64" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/12 "/>
</bind>
</comp>

<comp id="724" class="1004" name="k_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_1/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sub_ln621_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="1"/>
<pin id="732" dir="0" index="1" bw="64" slack="10"/>
<pin id="733" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln621/12 "/>
</bind>
</comp>

<comp id="734" class="1004" name="v4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="0"/>
<pin id="736" dir="0" index="1" bw="64" slack="0"/>
<pin id="737" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v4/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="10"/>
<pin id="742" dir="0" index="1" bw="64" slack="0"/>
<pin id="743" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln618_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="1"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln618/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln618_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="1"/>
<pin id="753" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln618/12 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="2"/>
<pin id="757" dir="0" index="1" bw="64" slack="1"/>
<pin id="758" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="icmp_ln630_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="0"/>
<pin id="761" dir="0" index="1" bw="64" slack="2"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln633_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="0"/>
<pin id="766" dir="0" index="1" bw="64" slack="11"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln633/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="xor_ln633_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln633/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln633_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="64" slack="0"/>
<pin id="778" dir="0" index="2" bw="64" slack="0"/>
<pin id="779" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln633_1/13 "/>
</bind>
</comp>

<comp id="783" class="1004" name="v_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="0"/>
<pin id="785" dir="0" index="1" bw="64" slack="1"/>
<pin id="786" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_2/13 "/>
</bind>
</comp>

<comp id="788" class="1004" name="v_6_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="64" slack="0"/>
<pin id="791" dir="0" index="2" bw="64" slack="1"/>
<pin id="792" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_6/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="p_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="1"/>
<pin id="797" dir="0" index="1" bw="64" slack="12"/>
<pin id="798" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_2/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="64" slack="0"/>
<pin id="802" dir="0" index="2" bw="64" slack="1"/>
<pin id="803" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/14 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_4_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="0"/>
<pin id="807" dir="0" index="1" bw="64" slack="12"/>
<pin id="808" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_4/14 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_5_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="0" index="1" bw="64" slack="0"/>
<pin id="813" dir="0" index="2" bw="64" slack="1"/>
<pin id="814" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5/14 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln397_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="1"/>
<pin id="818" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/14 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln397_5_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="3"/>
<pin id="821" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_5/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="x_5_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="0"/>
<pin id="824" dir="0" index="1" bw="64" slack="0"/>
<pin id="825" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_5/14 "/>
</bind>
</comp>

<comp id="828" class="1004" name="t_words_s_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="128" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_words_s/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln5_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="0"/>
<pin id="834" dir="0" index="1" bw="128" slack="0"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="0" index="3" bw="8" slack="0"/>
<pin id="837" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_6_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="0"/>
<pin id="844" dir="0" index="1" bw="64" slack="0"/>
<pin id="845" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_6/14 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln649_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="3"/>
<pin id="851" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln649_1/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="icmp_ln644_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="1"/>
<pin id="855" dir="0" index="1" bw="64" slack="1"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln644/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="v_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="2"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/15 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln647_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="0" index="1" bw="64" slack="13"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln647/15 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln649_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="1"/>
<pin id="868" dir="0" index="1" bw="64" slack="13"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln649/15 "/>
</bind>
</comp>

<comp id="870" class="1004" name="xor_ln649_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln649/15 "/>
</bind>
</comp>

<comp id="875" class="1004" name="or_ln649_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln649/15 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln650_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="2"/>
<pin id="883" dir="0" index="1" bw="2" slack="0"/>
<pin id="884" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln650/15 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln649_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="64" slack="0"/>
<pin id="889" dir="0" index="2" bw="64" slack="0"/>
<pin id="890" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln649/15 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln644_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="64" slack="0"/>
<pin id="897" dir="0" index="2" bw="64" slack="2"/>
<pin id="898" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln644/15 "/>
</bind>
</comp>

<comp id="901" class="1004" name="and_ln647_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln647/15 "/>
</bind>
</comp>

<comp id="907" class="1004" name="v_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="64" slack="0"/>
<pin id="910" dir="0" index="2" bw="64" slack="0"/>
<pin id="911" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_5/15 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln397_6_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="0"/>
<pin id="917" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_6/15 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_3_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="5" slack="0"/>
<pin id="922" dir="0" index="2" bw="4" slack="0"/>
<pin id="923" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="927" class="1004" name="trunc_ln618_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="0"/>
<pin id="929" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln618/16 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln620_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="0"/>
<pin id="933" dir="0" index="1" bw="3" slack="15"/>
<pin id="934" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln620/16 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln620_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="3" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln620/16 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln621_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="1"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln621/17 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln621_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621/17 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln622_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="3" slack="1"/>
<pin id="953" dir="0" index="1" bw="2" slack="0"/>
<pin id="954" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln622/17 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln622_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="0"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln622/17 "/>
</bind>
</comp>

<comp id="961" class="1004" name="zext_ln618_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="2"/>
<pin id="963" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln618_1/18 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln288_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="0"/>
<pin id="967" dir="0" index="1" bw="64" slack="7"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288/18 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln288_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="64" slack="1"/>
<pin id="972" dir="0" index="1" bw="64" slack="16"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288_1/18 "/>
</bind>
</comp>

<comp id="974" class="1004" name="and_ln288_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln288/18 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln397_7_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="1"/>
<pin id="982" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_7/18 "/>
</bind>
</comp>

<comp id="983" class="1004" name="mul_ln397_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="3"/>
<pin id="985" dir="0" index="1" bw="64" slack="0"/>
<pin id="986" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397/18 "/>
</bind>
</comp>

<comp id="988" class="1004" name="q_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="128" slack="0"/>
<pin id="990" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="q_1/18 "/>
</bind>
</comp>

<comp id="992" class="1004" name="q_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="0"/>
<pin id="994" dir="0" index="1" bw="128" slack="0"/>
<pin id="995" dir="0" index="2" bw="8" slack="0"/>
<pin id="996" dir="0" index="3" bw="8" slack="0"/>
<pin id="997" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_2/18 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="q_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="0" index="1" bw="64" slack="1"/>
<pin id="1005" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_3/19 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="icmp_ln176_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="0"/>
<pin id="1008" dir="0" index="1" bw="64" slack="1"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/19 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln177_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_1/19 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="add_ln177_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="64" slack="1"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_1/19 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="q_4_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="64" slack="0"/>
<pin id="1022" dir="0" index="1" bw="64" slack="2"/>
<pin id="1023" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_4/19 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="mul_ln686_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="18"/>
<pin id="1027" dir="0" index="1" bw="64" slack="1"/>
<pin id="1028" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln686/20 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="r1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="64" slack="2"/>
<pin id="1031" dir="0" index="1" bw="64" slack="0"/>
<pin id="1032" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r1/20 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln397_8_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="1"/>
<pin id="1036" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_8/20 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="mul_ln397_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="64" slack="6"/>
<pin id="1039" dir="0" index="1" bw="64" slack="0"/>
<pin id="1040" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397_1/20 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="t_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="128" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_1/20 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="t_2_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="0"/>
<pin id="1048" dir="0" index="1" bw="128" slack="0"/>
<pin id="1049" dir="0" index="2" bw="8" slack="0"/>
<pin id="1050" dir="0" index="3" bw="8" slack="0"/>
<pin id="1051" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_2/20 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="r_2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="64" slack="2"/>
<pin id="1058" dir="0" index="1" bw="64" slack="0"/>
<pin id="1059" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_2/20 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="icmp_ln214_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="64" slack="0"/>
<pin id="1063" dir="0" index="1" bw="64" slack="2"/>
<pin id="1064" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/20 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sub_ln213_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="1"/>
<pin id="1068" dir="0" index="1" bw="64" slack="1"/>
<pin id="1069" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_1/21 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln215_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/21 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sub_ln216_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216/21 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="r_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="64" slack="1"/>
<pin id="1081" dir="0" index="1" bw="64" slack="10"/>
<pin id="1082" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r/21 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="icmp_ln214_1_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="64" slack="1"/>
<pin id="1085" dir="0" index="1" bw="64" slack="10"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214_1/21 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sub_ln213_3_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="0"/>
<pin id="1089" dir="0" index="1" bw="64" slack="19"/>
<pin id="1090" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_3/21 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln215_1_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/21 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="r_10_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_10/21 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="q_5_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="2"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_5/21 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln695_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="0"/>
<pin id="1109" dir="0" index="1" bw="64" slack="2"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln695/21 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="icmp_ln176_2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="64" slack="1"/>
<pin id="1114" dir="0" index="1" bw="64" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_2/21 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln177_2_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_2/21 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln177_3_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="64" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_3/21 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="r_3_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="64" slack="0"/>
<pin id="1129" dir="0" index="1" bw="64" slack="19"/>
<pin id="1130" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_3/21 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="r_4_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="64" slack="0"/>
<pin id="1135" dir="0" index="2" bw="64" slack="1"/>
<pin id="1136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_4/21 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="r_5_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="64" slack="0"/>
<pin id="1142" dir="0" index="2" bw="64" slack="0"/>
<pin id="1143" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_5/21 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="q_6_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="64" slack="0"/>
<pin id="1150" dir="0" index="2" bw="64" slack="2"/>
<pin id="1151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_6/21 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="icmp_ln302_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="0"/>
<pin id="1156" dir="0" index="1" bw="64" slack="19"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302/21 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="icmp_ln302_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="64" slack="0"/>
<pin id="1161" dir="0" index="1" bw="64" slack="19"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_1/21 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="icmp_ln302_2_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="64" slack="0"/>
<pin id="1166" dir="0" index="1" bw="64" slack="10"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_2/21 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="and_ln302_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln302/21 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="or_ln302_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln302/21 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="r_6_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="64" slack="0"/>
<pin id="1183" dir="0" index="1" bw="64" slack="10"/>
<pin id="1184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_6/21 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="sub_ln213_4_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="64" slack="0"/>
<pin id="1188" dir="0" index="1" bw="64" slack="19"/>
<pin id="1189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_4/21 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln215_2_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/21 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="r_7_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="64" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_7/21 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="add_ln703_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="64" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/21 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="r_11_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="64" slack="0"/>
<pin id="1210" dir="0" index="2" bw="64" slack="0"/>
<pin id="1211" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_11/21 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="r_12_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="64" slack="0"/>
<pin id="1218" dir="0" index="2" bw="64" slack="0"/>
<pin id="1219" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_12/21 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="select_ln302_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="64" slack="0"/>
<pin id="1226" dir="0" index="2" bw="64" slack="0"/>
<pin id="1227" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/21 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="d_3_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="1"/>
<pin id="1234" dir="0" index="1" bw="64" slack="0"/>
<pin id="1235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d_3/22 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="carry1_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="64" slack="1"/>
<pin id="1239" dir="0" index="1" bw="64" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry1_3/22 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln639_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="1"/>
<pin id="1244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639/23 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="d_4_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="64" slack="2"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d_4/23 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="carry1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="2"/>
<pin id="1253" dir="0" index="1" bw="64" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry1/23 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln643_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="64" slack="2"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643/23 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="store_ln0_store_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="64" slack="22"/>
<pin id="1264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/23 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="store_ln0_store_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="0"/>
<pin id="1268" dir="0" index="1" bw="64" slack="22"/>
<pin id="1269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/23 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="add_ln586_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="3" slack="0"/>
<pin id="1273" dir="0" index="1" bw="1" slack="0"/>
<pin id="1274" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln586/24 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="icmp_ln586_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="3" slack="0"/>
<pin id="1279" dir="0" index="1" bw="3" slack="23"/>
<pin id="1280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln586/24 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="i_cast_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="3" slack="0"/>
<pin id="1284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/24 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="add_ln587_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="3" slack="0"/>
<pin id="1289" dir="0" index="1" bw="3" slack="8"/>
<pin id="1290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln587/24 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="zext_ln587_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="3" slack="0"/>
<pin id="1294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/24 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="reuse_addr_reg_load_load_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="64" slack="23"/>
<pin id="1299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/24 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="addr_cmp_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="64" slack="0"/>
<pin id="1302" dir="0" index="1" bw="64" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/24 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="store_ln587_store_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="3" slack="0"/>
<pin id="1308" dir="0" index="1" bw="64" slack="23"/>
<pin id="1309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/24 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="reuse_reg_load_load_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="64" slack="24"/>
<pin id="1313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/25 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="x_8_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="1"/>
<pin id="1316" dir="0" index="1" bw="64" slack="0"/>
<pin id="1317" dir="0" index="2" bw="64" slack="0"/>
<pin id="1318" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_8/25 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="s_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="0"/>
<pin id="1323" dir="0" index="1" bw="64" slack="0"/>
<pin id="1324" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s/25 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="carry1_2_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="64" slack="0"/>
<pin id="1329" dir="0" index="1" bw="64" slack="0"/>
<pin id="1330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry1_2/25 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="zext_ln162_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/25 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="t_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="64" slack="0"/>
<pin id="1339" dir="0" index="1" bw="1" slack="0"/>
<pin id="1340" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/25 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="carry2_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="64" slack="0"/>
<pin id="1346" dir="0" index="1" bw="64" slack="0"/>
<pin id="1347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry2/25 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="or_ln164_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="0"/>
<pin id="1352" dir="0" index="1" bw="1" slack="0"/>
<pin id="1353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln164/25 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="store_ln162_store_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="64" slack="0"/>
<pin id="1358" dir="0" index="1" bw="64" slack="24"/>
<pin id="1359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/25 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="zext_ln644_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="2"/>
<pin id="1363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln644/27 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="add_ln644_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="64" slack="24"/>
<pin id="1367" dir="0" index="1" bw="1" slack="0"/>
<pin id="1368" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln644/27 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="add_ln644_1_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="64" slack="0"/>
<pin id="1372" dir="0" index="1" bw="64" slack="0"/>
<pin id="1373" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln644_1/27 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="add_ln618_1_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="5" slack="10"/>
<pin id="1379" dir="0" index="1" bw="1" slack="0"/>
<pin id="1380" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln618_1/27 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="sub_ln629_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="64" slack="19"/>
<pin id="1385" dir="0" index="1" bw="64" slack="1"/>
<pin id="1386" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln629/30 "/>
</bind>
</comp>

<comp id="1388" class="1007" name="grp_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="11" slack="0"/>
<pin id="1390" dir="0" index="1" bw="11" slack="0"/>
<pin id="1391" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln612/3 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="reuse_addr_reg_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="64" slack="22"/>
<pin id="1397" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="1402" class="1005" name="reuse_reg_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="64" slack="22"/>
<pin id="1404" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="1409" class="1005" name="dlen_read_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="4" slack="9"/>
<pin id="1411" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="dlen_read "/>
</bind>
</comp>

<comp id="1416" class="1005" name="empty_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="3" slack="15"/>
<pin id="1418" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1421" class="1005" name="add_ln616_1_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="3" slack="23"/>
<pin id="1423" dir="1" index="1" bw="3" slack="23"/>
</pin_list>
<bind>
<opset="add_ln616_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="d_addr_1_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="3" slack="1"/>
<pin id="1428" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="divisor_2_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="64" slack="9"/>
<pin id="1433" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="divisor_2 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="d0_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="7"/>
<pin id="1455" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="d0 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="intx_internal_reciprocal_table_addr_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="1"/>
<pin id="1461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="intx_internal_reciprocal_table_addr "/>
</bind>
</comp>

<comp id="1464" class="1005" name="trunc_ln1_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="40" slack="4"/>
<pin id="1466" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="lshr_ln_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="63" slack="7"/>
<pin id="1471" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1474" class="1005" name="v0_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="11" slack="3"/>
<pin id="1476" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="v0 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="zext_ln609_1_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="22" slack="1"/>
<pin id="1481" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln609_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="d40_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="41" slack="1"/>
<pin id="1487" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="d40 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="v1_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="23" slack="1"/>
<pin id="1492" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="zext_ln612_3_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="64" slack="1"/>
<pin id="1498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln612_3 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="mul_ln614_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="64" slack="1"/>
<pin id="1503" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln614 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="trunc_ln2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="17" slack="1"/>
<pin id="1508" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="v2_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="46" slack="1"/>
<pin id="1513" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="mul_ln618_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="64" slack="1"/>
<pin id="1519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln618 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="trunc_ln619_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="33" slack="2"/>
<pin id="1524" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln619 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="add_ln616_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="4" slack="11"/>
<pin id="1529" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="add_ln616 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="d_addr_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="3" slack="1"/>
<pin id="1534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="1537" class="1005" name="trunc_ln4_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="45" slack="1"/>
<pin id="1539" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="dlen_cast2_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="5" slack="1"/>
<pin id="1544" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dlen_cast2 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="ulen_cast_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="5" slack="1"/>
<pin id="1549" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ulen_cast "/>
</bind>
</comp>

<comp id="1552" class="1005" name="divisor_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="64" slack="2"/>
<pin id="1554" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="divisor "/>
</bind>
</comp>

<comp id="1565" class="1005" name="v3_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="64" slack="1"/>
<pin id="1567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v3 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="x_3_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="128" slack="1"/>
<pin id="1572" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="i_2_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="2" slack="0"/>
<pin id="1578" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="select_ln177_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="64" slack="0"/>
<pin id="1586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="select_ln177 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="k_1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="0"/>
<pin id="1591" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="v4_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="64" slack="1"/>
<pin id="1596" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v4 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="p_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="64" slack="1"/>
<pin id="1602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sub_ln618_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="5" slack="4"/>
<pin id="1607" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln618 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="p_1_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="64" slack="1"/>
<pin id="1612" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="icmp_ln630_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="1" slack="1"/>
<pin id="1619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln630 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="xor_ln633_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="1" slack="1"/>
<pin id="1624" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln633 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="v_6_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="64" slack="1"/>
<pin id="1629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_6 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="zext_ln397_5_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="128" slack="6"/>
<pin id="1637" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln397_5 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="trunc_ln5_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="64" slack="1"/>
<pin id="1642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="p_6_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="64" slack="1"/>
<pin id="1647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="icmp_ln649_1_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="1"/>
<pin id="1654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln649_1 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="zext_ln397_6_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="128" slack="3"/>
<pin id="1659" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln397_6 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="trunc_ln618_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="3" slack="3"/>
<pin id="1667" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln618 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="add_ln620_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="3" slack="1"/>
<pin id="1673" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln620 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="u_addr_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="3" slack="1"/>
<pin id="1679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="1683" class="1005" name="u2_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="64" slack="1"/>
<pin id="1685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u2 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="u_addr_1_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="3" slack="1"/>
<pin id="1692" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_addr_1 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="u_addr_2_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="3" slack="1"/>
<pin id="1698" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_addr_2 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="zext_ln618_1_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="64" slack="8"/>
<pin id="1703" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln618_1 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="u1_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="64" slack="1"/>
<pin id="1708" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u1 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="u0_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="64" slack="2"/>
<pin id="1714" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u0 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="and_ln288_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="8"/>
<pin id="1720" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln288 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="q_1_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="64" slack="1"/>
<pin id="1724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_1 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="q_2_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="64" slack="1"/>
<pin id="1730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_2 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="q_3_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="64" slack="2"/>
<pin id="1735" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="q_3 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="q_4_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="64" slack="1"/>
<pin id="1740" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_4 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="r1_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="64" slack="1"/>
<pin id="1748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="t_2_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="64" slack="1"/>
<pin id="1753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="r_2_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="64" slack="1"/>
<pin id="1758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="icmp_ln214_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="1" slack="1"/>
<pin id="1766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="r_11_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="64" slack="1"/>
<pin id="1771" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_11 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="r_12_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="64" slack="2"/>
<pin id="1777" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="r_12 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="select_ln302_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="64" slack="1"/>
<pin id="1783" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="d_3_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="64" slack="1"/>
<pin id="1790" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_3 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="carry1_3_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="1" slack="1"/>
<pin id="1795" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry1_3 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="carry1_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="1" slack="1"/>
<pin id="1800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="carry1 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="add_ln643_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="64" slack="3"/>
<pin id="1804" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln643 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="add_ln586_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="3" slack="0"/>
<pin id="1809" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln586 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="icmp_ln586_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="1" slack="1"/>
<pin id="1814" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln586 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="u_addr_3_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="3" slack="1"/>
<pin id="1818" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_addr_3 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="addr_cmp_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="1"/>
<pin id="1824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="1827" class="1005" name="d_addr_2_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="3" slack="1"/>
<pin id="1829" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_2 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="or_ln164_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="1" slack="1"/>
<pin id="1834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln164 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="add_ln618_1_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="5" slack="1"/>
<pin id="1839" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln618_1 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="tmp_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="64" slack="1"/>
<pin id="1844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="78" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="292"><net_src comp="286" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="296"><net_src comp="118" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="80" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="102" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="320" pin="6"/><net_sink comp="244" pin=1"/></net>

<net id="338"><net_src comp="116" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="2" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="6" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="341"><net_src comp="102" pin="0"/><net_sink comp="330" pin=5"/></net>

<net id="345"><net_src comp="142" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="16" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="360"><net_src comp="161" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="161" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="24" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="161" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="161" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="174" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="427"><net_src comp="409" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="413" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="46" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="439" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="50" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="30" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="506" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="523" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="519" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="513" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="58" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="561"><net_src comp="60" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="12" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="563"><net_src comp="62" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="569"><net_src comp="64" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="66" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="555" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="586" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="68" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="70" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="72" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="615"><net_src comp="148" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="624"><net_src comp="74" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="619" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="616" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="643"><net_src comp="632" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="265" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="82" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="265" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="84" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="265" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="667"><net_src comp="90" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="92" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="669"><net_src comp="94" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="678"><net_src comp="657" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="661" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="686"><net_src comp="657" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="18" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="673" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="673" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="276" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="688" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="657" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="254" pin="4"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="704" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="700" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="694" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="254" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="96" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="755" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="98" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="100" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="102" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="775" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="759" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="804"><net_src comp="795" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="826"><net_src comp="816" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="838"><net_src comp="90" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="822" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="92" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="94" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="846"><net_src comp="832" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="810" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="828" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="861"><net_src comp="102" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="874"><net_src comp="98" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="866" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="100" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="875" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="857" pin="2"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="853" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="886" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="853" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="862" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="901" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="857" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="894" pin="3"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="907" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="104" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="286" pin="4"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="106" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="930"><net_src comp="286" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="931" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="945"><net_src comp="16" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="941" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="955"><net_src comp="108" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="951" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="964"><net_src comp="283" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="195" pin="7"/><net_sink comp="965" pin=0"/></net>

<net id="978"><net_src comp="965" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="970" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="983" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="998"><net_src comp="90" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="983" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1000"><net_src comp="92" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1001"><net_src comp="94" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1010"><net_src comp="1002" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="1006" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="1015" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1052"><net_src comp="90" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1037" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="92" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1055"><net_src comp="94" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1060"><net_src comp="1042" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1042" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1077"><net_src comp="1066" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1070" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1091"><net_src comp="1073" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1083" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1087" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="114" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1111"><net_src comp="1096" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="1079" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1120"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1096" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1131"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1137"><net_src comp="1107" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1079" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1144"><net_src comp="1107" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1096" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="1127" pin="2"/><net_sink comp="1139" pin=2"/></net>

<net id="1152"><net_src comp="1107" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1102" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1158"><net_src comp="1139" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1163"><net_src comp="1139" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1168"><net_src comp="1132" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1173"><net_src comp="1159" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1154" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1132" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1190"><net_src comp="1139" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="1164" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1186" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1147" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="114" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1212"><net_src comp="1175" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="1132" pin="3"/><net_sink comp="1207" pin=1"/></net>

<net id="1214"><net_src comp="1181" pin="2"/><net_sink comp="1207" pin=2"/></net>

<net id="1220"><net_src comp="1175" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="1139" pin="3"/><net_sink comp="1215" pin=1"/></net>

<net id="1222"><net_src comp="1195" pin="2"/><net_sink comp="1215" pin=2"/></net>

<net id="1228"><net_src comp="1175" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="1147" pin="3"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="1201" pin="2"/><net_sink comp="1223" pin=2"/></net>

<net id="1231"><net_src comp="1223" pin="3"/><net_sink comp="330" pin=5"/></net>

<net id="1236"><net_src comp="330" pin="6"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="330" pin="6"/><net_sink comp="1237" pin=1"/></net>

<net id="1249"><net_src comp="1242" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1250"><net_src comp="1245" pin="2"/><net_sink comp="195" pin=4"/></net>

<net id="1255"><net_src comp="1242" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="102" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="18" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1270"><net_src comp="102" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1275"><net_src comp="297" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="120" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="297" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="297" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1291"><net_src comp="297" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="1287" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1304"><net_src comp="1297" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1292" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1292" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1319"><net_src comp="1311" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1320"><net_src comp="195" pin="3"/><net_sink comp="1314" pin=2"/></net>

<net id="1325"><net_src comp="161" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1314" pin="3"/><net_sink comp="1321" pin=1"/></net>

<net id="1331"><net_src comp="1321" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1314" pin="3"/><net_sink comp="1327" pin=1"/></net>

<net id="1336"><net_src comp="304" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1341"><net_src comp="1321" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1333" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1343"><net_src comp="1337" pin="2"/><net_sink comp="195" pin=4"/></net>

<net id="1348"><net_src comp="1337" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1349"><net_src comp="1321" pin="2"/><net_sink comp="1344" pin=1"/></net>

<net id="1354"><net_src comp="1327" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="1344" pin="2"/><net_sink comp="1350" pin=1"/></net>

<net id="1360"><net_src comp="1337" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1364"><net_src comp="304" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1369"><net_src comp="1361" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1374"><net_src comp="1365" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="195" pin="7"/><net_sink comp="1370" pin=1"/></net>

<net id="1376"><net_src comp="1370" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="1381"><net_src comp="283" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="96" pin="0"/><net_sink comp="1377" pin=1"/></net>

<net id="1387"><net_src comp="1383" pin="2"/><net_sink comp="195" pin=4"/></net>

<net id="1392"><net_src comp="396" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="396" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1394"><net_src comp="1388" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="1398"><net_src comp="134" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1401"><net_src comp="1395" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1405"><net_src comp="138" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1408"><net_src comp="1402" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1412"><net_src comp="142" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1414"><net_src comp="1409" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1415"><net_src comp="1409" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="1419"><net_src comp="342" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1424"><net_src comp="346" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1429"><net_src comp="154" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1434"><net_src comp="161" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="1437"><net_src comp="1431" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1438"><net_src comp="1431" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1439"><net_src comp="1431" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1440"><net_src comp="1431" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1441"><net_src comp="1431" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1442"><net_src comp="1431" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1443"><net_src comp="1431" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1444"><net_src comp="1431" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1445"><net_src comp="1431" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1446"><net_src comp="1431" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1447"><net_src comp="1431" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1448"><net_src comp="1431" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1449"><net_src comp="1431" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1450"><net_src comp="1431" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1451"><net_src comp="1431" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1452"><net_src comp="1431" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1456"><net_src comp="357" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1462"><net_src comp="167" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1467"><net_src comp="376" pin="4"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1472"><net_src comp="386" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1477"><net_src comp="174" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1482"><net_src comp="396" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1488"><net_src comp="403" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1493"><net_src comp="453" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1499"><net_src comp="465" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1504"><net_src comp="469" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1509"><net_src comp="485" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1514"><net_src comp="513" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1520"><net_src comp="535" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1525"><net_src comp="541" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1530"><net_src comp="545" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="1535"><net_src comp="180" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1540"><net_src comp="599" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1545"><net_src comp="609" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1550"><net_src comp="612" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1555"><net_src comp="161" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1558"><net_src comp="1552" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1559"><net_src comp="1552" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1560"><net_src comp="1552" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1561"><net_src comp="1552" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1562"><net_src comp="1552" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1563"><net_src comp="1552" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1564"><net_src comp="1552" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1568"><net_src comp="626" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1573"><net_src comp="639" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1579"><net_src comp="645" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1587"><net_src comp="710" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1592"><net_src comp="724" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1597"><net_src comp="734" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="1603"><net_src comp="740" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1608"><net_src comp="750" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1613"><net_src comp="755" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1616"><net_src comp="1610" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="1620"><net_src comp="759" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1625"><net_src comp="769" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1630"><net_src comp="788" pin="3"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1634"><net_src comp="1627" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="1638"><net_src comp="819" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1643"><net_src comp="832" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1648"><net_src comp="842" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1650"><net_src comp="1645" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1651"><net_src comp="1645" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1655"><net_src comp="848" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1660"><net_src comp="915" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1668"><net_src comp="927" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1674"><net_src comp="931" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1680"><net_src comp="188" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1686"><net_src comp="195" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1688"><net_src comp="1683" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1689"><net_src comp="1683" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1693"><net_src comp="201" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1695"><net_src comp="1690" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1699"><net_src comp="213" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1704"><net_src comp="961" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1709"><net_src comp="195" pin="7"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1715"><net_src comp="195" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1717"><net_src comp="1712" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1721"><net_src comp="974" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1725"><net_src comp="988" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1727"><net_src comp="1722" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1731"><net_src comp="992" pin="4"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1736"><net_src comp="1002" pin="2"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1741"><net_src comp="1020" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1744"><net_src comp="1738" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1745"><net_src comp="1738" pin="1"/><net_sink comp="1147" pin=2"/></net>

<net id="1749"><net_src comp="1029" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1754"><net_src comp="1046" pin="4"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1759"><net_src comp="1056" pin="2"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1761"><net_src comp="1756" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1762"><net_src comp="1756" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1763"><net_src comp="1756" pin="1"/><net_sink comp="1132" pin=2"/></net>

<net id="1767"><net_src comp="1061" pin="2"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1772"><net_src comp="1207" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1774"><net_src comp="1769" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1778"><net_src comp="1215" pin="3"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1780"><net_src comp="1775" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1784"><net_src comp="1223" pin="3"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="330" pin=5"/></net>

<net id="1786"><net_src comp="1781" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1787"><net_src comp="1781" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="1791"><net_src comp="1232" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1796"><net_src comp="1237" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1801"><net_src comp="1251" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1805"><net_src comp="1256" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1810"><net_src comp="1271" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1815"><net_src comp="1277" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1819"><net_src comp="221" pin="3"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1821"><net_src comp="1816" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1825"><net_src comp="1300" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1830"><net_src comp="229" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1835"><net_src comp="1350" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1840"><net_src comp="1377" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1845"><net_src comp="330" pin="6"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1383" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q | {27 }
	Port: u | {21 22 23 25 27 28 29 30 }
	Port: intx_internal_reciprocal_table | {}
 - Input state : 
	Port: udivrem_knuth.1 : u | {16 17 18 21 22 24 25 26 27 28 29 }
	Port: udivrem_knuth.1 : ulen | {11 }
	Port: udivrem_knuth.1 : d | {1 2 10 11 21 22 24 25 28 29 }
	Port: udivrem_knuth.1 : dlen | {1 }
	Port: udivrem_knuth.1 : intx_internal_reciprocal_table | {2 3 }
  - Chain level:
	State 1
		add_ln616_1 : 1
		zext_ln616_1 : 2
		d_addr_1 : 3
		divisor_2 : 4
	State 2
		d0 : 1
		trunc_ln : 1
		zext_ln609 : 2
		intx_internal_reciprocal_table_addr : 3
		v0 : 4
		trunc_ln1 : 1
		lshr_ln : 1
	State 3
		zext_ln609_1 : 1
		mul_ln612 : 2
	State 4
	State 5
	State 6
		d40 : 1
		zext_ln611_2 : 2
		zext_ln612 : 1
		mul_ln612_1 : 3
		tmp_1 : 4
		zext_ln612_1 : 5
		add_ln612 : 1
		zext_ln612_2 : 2
		v1 : 6
	State 7
		zext_ln612_3 : 1
		mul_ln614 : 2
	State 8
		mul_ln614_1 : 1
		trunc_ln2 : 2
	State 9
		sext_ln614 : 1
		zext_ln614 : 2
		v2 : 3
		zext_ln614_2 : 4
		d63 : 1
		mul_ln618 : 5
		trunc_ln619 : 4
	State 10
		zext_ln616 : 1
		d_addr : 2
		divisor : 3
		and_ln618 : 1
		zext_ln618 : 1
		e_2 : 2
		zext_ln397_2 : 3
		x_1 : 4
		trunc_ln4 : 5
	State 11
		v3 : 1
		zext_ln397_3 : 2
		x_3 : 3
	State 12
		i_2 : 1
		icmp_ln173 : 1
		br_ln173 : 2
		trunc_ln117 : 1
		select_ln175 : 2
		select_ln175_1 : 2
		add_ln175 : 3
		k1 : 4
		zext_ln177 : 1
		add_ln177 : 4
		select_ln177 : 5
		icmp_ln178 : 5
		k_1 : 6
		v4 : 1
		p : 2
		sub_ln618 : 1
	State 13
		icmp_ln630 : 1
		icmp_ln633 : 1
		xor_ln633 : 2
		select_ln633_1 : 2
		v_2 : 3
		v_6 : 4
	State 14
		p_3 : 1
		p_4 : 2
		p_5 : 3
		x_5 : 1
		t_words_s : 2
		trunc_ln5 : 2
		p_6 : 4
		icmp_ln649_1 : 3
	State 15
		select_ln644 : 1
		and_ln647 : 1
		v_5 : 2
		zext_ln397_6 : 3
	State 16
		tmp_3 : 1
		br_ln618 : 2
		trunc_ln618 : 1
		add_ln620 : 2
		zext_ln620 : 3
		u_addr : 4
		u2 : 5
	State 17
		zext_ln621 : 1
		u_addr_1 : 2
		u1 : 3
		zext_ln622 : 1
		u_addr_2 : 2
		u0 : 3
	State 18
		icmp_ln288 : 1
		and_ln288 : 2
		br_ln625 : 2
		mul_ln397 : 1
		q_1 : 2
		q_2 : 2
	State 19
		icmp_ln176 : 1
		zext_ln177_1 : 2
		add_ln177_1 : 3
		q_4 : 4
	State 20
		r1 : 1
		mul_ln397_1 : 1
		t_1 : 2
		t_2 : 2
		r_2 : 3
		icmp_ln214 : 3
	State 21
		sub_ln216 : 1
		sub_ln213_3 : 2
		zext_ln215_1 : 1
		r_10 : 3
		icmp_ln695 : 4
		icmp_ln176_2 : 1
		zext_ln177_2 : 2
		add_ln177_3 : 4
		r_3 : 5
		r_4 : 5
		r_5 : 6
		q_6 : 5
		icmp_ln302 : 7
		icmp_ln302_1 : 7
		icmp_ln302_2 : 6
		and_ln302 : 8
		or_ln302 : 8
		r_6 : 6
		sub_ln213_4 : 7
		zext_ln215_2 : 7
		r_7 : 8
		add_ln703 : 6
		r_11 : 8
		r_12 : 8
		select_ln302 : 8
		overflow : 9
	State 22
		d_3 : 1
		carry1_3 : 1
	State 23
		d_4 : 1
		carry1 : 1
		store_ln299 : 2
		br_ln641 : 2
	State 24
		add_ln586 : 1
		icmp_ln586 : 1
		br_ln586 : 2
		i_cast : 1
		add_ln587 : 1
		zext_ln587 : 2
		u_addr_3 : 3
		u_load_4 : 4
		addr_cmp : 3
		d_addr_2 : 2
		y_5 : 3
		store_ln587 : 3
	State 25
		x_8 : 1
		s : 2
		carry1_2 : 3
		t : 3
		carry2 : 4
		or_ln164 : 5
		store_ln299 : 4
		store_ln162 : 4
	State 26
	State 27
		add_ln644 : 1
		add_ln644_1 : 2
		store_ln644 : 3
		empty_68 : 1
		store_ln648 : 2
	State 28
	State 29
	State 30
		store_ln629 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|          |   add_ln616_1_fu_346  |    0    |    0    |    0    |    10   |
|          |       d40_fu_403      |    0    |    0    |    0    |    47   |
|          |    add_ln612_fu_443   |    0    |    0    |    0    |    29   |
|          |       v2_fu_513       |    0    |    0    |    0    |    52   |
|          |       d63_fu_529      |    0    |    0    |    0    |    70   |
|          |    add_ln616_fu_545   |    0    |    0    |    0    |    12   |
|          |       v3_fu_626       |    0    |    0    |    0    |    71   |
|          |       i_2_fu_645      |    0    |    0    |    0    |    9    |
|          |    add_ln175_fu_688   |    0    |    0    |    0    |    71   |
|          |    add_ln177_fu_704   |    0    |    0    |    0    |    71   |
|          |    add_ln618_fu_745   |    0    |    0    |    0    |    64   |
|          |       p_1_fu_755      |    0    |    0    |    0    |    71   |
|          |       v_2_fu_783      |    0    |    0    |    0    |    71   |
|          |       p_6_fu_842      |    0    |    0    |    0    |    71   |
|          |        v_fu_857       |    0    |    0    |    0    |    71   |
|          |    add_ln650_fu_881   |    0    |    0    |    0    |    71   |
|    add   |    add_ln620_fu_931   |    0    |    0    |    0    |    10   |
|          |    add_ln621_fu_941   |    0    |    0    |    0    |    10   |
|          |    add_ln622_fu_951   |    0    |    0    |    0    |    10   |
|          |      q_3_fu_1002      |    0    |    0    |    0    |    71   |
|          |  add_ln177_1_fu_1015  |    0    |    0    |    0    |    64   |
|          |      q_4_fu_1020      |    0    |    0    |    0    |    64   |
|          |      q_5_fu_1102      |    0    |    0    |    0    |    71   |
|          |  add_ln177_3_fu_1121  |    0    |    0    |    0    |    64   |
|          |      r_3_fu_1127      |    0    |    0    |    0    |    64   |
|          |   add_ln703_fu_1201   |    0    |    0    |    0    |    71   |
|          |   add_ln643_fu_1256   |    0    |    0    |    0    |    71   |
|          |   add_ln586_fu_1271   |    0    |    0    |    0    |    10   |
|          |   add_ln587_fu_1287   |    0    |    0    |    0    |    10   |
|          |       s_fu_1321       |    0    |    0    |    0    |    71   |
|          |       t_fu_1337       |    0    |    0    |    0    |    71   |
|          |   add_ln644_fu_1365   |    0    |    0    |    0    |    64   |
|          |  add_ln644_1_fu_1370  |    0    |    0    |    0    |    64   |
|          |  add_ln618_1_fu_1377  |    0    |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|---------|
|          |       v1_fu_453       |    0    |    0    |    0    |    29   |
|          |    sub_ln614_fu_475   |    0    |    0    |    0    |    71   |
|          |       e_2_fu_581      |    0    |    0    |    0    |    71   |
|          |    sub_ln621_fu_730   |    0    |    0    |    0    |    64   |
|          |       v4_fu_734       |    0    |    0    |    0    |    64   |
|          |    sub_ln618_fu_750   |    0    |    0    |    0    |    64   |
|          |       p_2_fu_795      |    0    |    0    |    0    |    71   |
|          |       p_4_fu_805      |    0    |    0    |    0    |    71   |
|          |       r1_fu_1029      |    0    |    0    |    0    |    71   |
|          |      r_2_fu_1056      |    0    |    0    |    0    |    71   |
|    sub   |  sub_ln213_1_fu_1066  |    0    |    0    |    0    |    64   |
|          |   sub_ln216_fu_1073   |    0    |    0    |    0    |    64   |
|          |       r_fu_1079       |    0    |    0    |    0    |    71   |
|          |  sub_ln213_3_fu_1087  |    0    |    0    |    0    |    64   |
|          |      r_10_fu_1096     |    0    |    0    |    0    |    64   |
|          |      r_6_fu_1181      |    0    |    0    |    0    |    71   |
|          |  sub_ln213_4_fu_1186  |    0    |    0    |    0    |    64   |
|          |      r_7_fu_1195      |    0    |    0    |    0    |    64   |
|          |      d_3_fu_1232      |    0    |    0    |    0    |    71   |
|          |      d_4_fu_1245      |    0    |    0    |    0    |    71   |
|          |   sub_ln629_fu_1383   |    0    |    0    |    0    |    71   |
|----------|-----------------------|---------|---------|---------|---------|
|          |  select_ln618_fu_564  |    0    |    0    |    0    |    45   |
|          |  select_ln175_fu_673  |    0    |    0    |    0    |    64   |
|          | select_ln175_1_fu_681 |    0    |    0    |    0    |    64   |
|          |  select_ln177_fu_710  |    0    |    0    |    0    |    64   |
|          | select_ln633_1_fu_775 |    0    |    0    |    0    |    64   |
|          |       v_6_fu_788      |    0    |    0    |    0    |    64   |
|          |       p_3_fu_799      |    0    |    0    |    0    |    64   |
|          |       p_5_fu_810      |    0    |    0    |    0    |    64   |
|  select  |  select_ln649_fu_886  |    0    |    0    |    0    |    64   |
|          |  select_ln644_fu_894  |    0    |    0    |    0    |    64   |
|          |       v_5_fu_907      |    0    |    0    |    0    |    64   |
|          |      r_4_fu_1132      |    0    |    0    |    0    |    64   |
|          |      r_5_fu_1139      |    0    |    0    |    0    |    64   |
|          |      q_6_fu_1147      |    0    |    0    |    0    |    64   |
|          |      r_11_fu_1207     |    0    |    0    |    0    |    64   |
|          |      r_12_fu_1215     |    0    |    0    |    0    |    64   |
|          |  select_ln302_fu_1223 |    0    |    0    |    0    |    64   |
|          |      x_8_fu_1314      |    0    |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   |   grp_submul_fu_330   |    8    |   1.38  |   538   |   476   |
|----------|-----------------------|---------|---------|---------|---------|
|          |   icmp_ln173_fu_651   |    0    |    0    |    0    |    8    |
|          |       k1_fu_694       |    0    |    0    |    0    |    29   |
|          |   icmp_ln178_fu_718   |    0    |    0    |    0    |    29   |
|          |   icmp_ln630_fu_759   |    0    |    0    |    0    |    29   |
|          |   icmp_ln633_fu_764   |    0    |    0    |    0    |    29   |
|          |  icmp_ln649_1_fu_848  |    0    |    0    |    0    |    29   |
|          |   icmp_ln644_fu_853   |    0    |    0    |    0    |    29   |
|          |   icmp_ln647_fu_862   |    0    |    0    |    0    |    29   |
|          |   icmp_ln649_fu_866   |    0    |    0    |    0    |    29   |
|          |   icmp_ln288_fu_965   |    0    |    0    |    0    |    29   |
|          |  icmp_ln288_1_fu_970  |    0    |    0    |    0    |    29   |
|          |   icmp_ln176_fu_1006  |    0    |    0    |    0    |    29   |
|   icmp   |   icmp_ln214_fu_1061  |    0    |    0    |    0    |    29   |
|          |  icmp_ln214_1_fu_1083 |    0    |    0    |    0    |    29   |
|          |   icmp_ln695_fu_1107  |    0    |    0    |    0    |    29   |
|          |  icmp_ln176_2_fu_1112 |    0    |    0    |    0    |    29   |
|          |   icmp_ln302_fu_1154  |    0    |    0    |    0    |    29   |
|          |  icmp_ln302_1_fu_1159 |    0    |    0    |    0    |    29   |
|          |  icmp_ln302_2_fu_1164 |    0    |    0    |    0    |    29   |
|          |    carry1_3_fu_1237   |    0    |    0    |    0    |    29   |
|          |     carry1_fu_1251    |    0    |    0    |    0    |    29   |
|          |   icmp_ln586_fu_1277  |    0    |    0    |    0    |    8    |
|          |    addr_cmp_fu_1300   |    0    |    0    |    0    |    29   |
|          |    carry1_2_fu_1327   |    0    |    0    |    0    |    29   |
|          |     carry2_fu_1344    |    0    |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|---------|
|          |   mul_ln612_1_fu_423  |    1    |    0    |    0    |    25   |
|          |    mul_ln614_fu_469   |    1    |    0    |    0    |    25   |
|          |   mul_ln614_1_fu_480  |    2    |    0    |    0    |    45   |
|          |    mul_ln618_fu_535   |    5    |    0    |    0    |    45   |
|          |       x_1_fu_593      |    5    |    0    |    0    |    45   |
|    mul   |       x_3_fu_639      |    8    |    0    |    0    |    45   |
|          |        p_fu_740       |    8    |    0    |    0    |    45   |
|          |       x_5_fu_822      |    8    |    0    |    0    |    45   |
|          |    mul_ln397_fu_983   |    8    |    0    |    0    |    45   |
|          |   mul_ln686_fu_1025   |    8    |    0    |    0    |    45   |
|          |  mul_ln397_1_fu_1037  |    8    |    0    |    0    |    45   |
|          |      grp_fu_1388      |    1    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    and_ln618_fu_571   |    0    |    0    |    0    |    45   |
|    and   |    and_ln647_fu_901   |    0    |    0    |    0    |    2    |
|          |    and_ln288_fu_974   |    0    |    0    |    0    |    2    |
|          |   and_ln302_fu_1169   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|          |       k_1_fu_724      |    0    |    0    |    0    |    2    |
|    or    |    or_ln649_fu_875    |    0    |    0    |    0    |    2    |
|          |    or_ln302_fu_1175   |    0    |    0    |    0    |    2    |
|          |    or_ln164_fu_1350   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    xor   |    xor_ln633_fu_769   |    0    |    0    |    0    |    2    |
|          |    xor_ln649_fu_870   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|   read   | dlen_read_read_fu_142 |    0    |    0    |    0    |    0    |
|          | ulen_read_read_fu_148 |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |      empty_fu_342     |    0    |    0    |    0    |    0    |
|          |       d0_fu_357       |    0    |    0    |    0    |    0    |
|          |   trunc_ln619_fu_541  |    0    |    0    |    0    |    0    |
|          |   trunc_ln117_fu_657  |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln175_fu_670  |    0    |    0    |    0    |    0    |
|          |    t_words_s_fu_828   |    0    |    0    |    0    |    0    |
|          |   trunc_ln618_fu_927  |    0    |    0    |    0    |    0    |
|          |       q_1_fu_988      |    0    |    0    |    0    |    0    |
|          |      t_1_fu_1042      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |  zext_ln616_1_fu_352  |    0    |    0    |    0    |    0    |
|          |   zext_ln609_fu_371   |    0    |    0    |    0    |    0    |
|          |  zext_ln609_1_fu_396  |    0    |    0    |    0    |    0    |
|          |   zext_ln611_fu_400   |    0    |    0    |    0    |    0    |
|          |  zext_ln611_2_fu_409  |    0    |    0    |    0    |    0    |
|          |   zext_ln612_fu_420   |    0    |    0    |    0    |    0    |
|          |  zext_ln612_1_fu_439  |    0    |    0    |    0    |    0    |
|          |  zext_ln612_2_fu_449  |    0    |    0    |    0    |    0    |
|          |  zext_ln611_1_fu_459  |    0    |    0    |    0    |    0    |
|          |  zext_ln612_3_fu_465  |    0    |    0    |    0    |    0    |
|          |   zext_ln614_fu_506   |    0    |    0    |    0    |    0    |
|          |  zext_ln614_1_fu_510  |    0    |    0    |    0    |    0    |
|          |  zext_ln614_2_fu_519  |    0    |    0    |    0    |    0    |
|          |  zext_ln616_2_fu_523  |    0    |    0    |    0    |    0    |
|          |   zext_ln617_fu_526   |    0    |    0    |    0    |    0    |
|          |   zext_ln616_fu_550   |    0    |    0    |    0    |    0    |
|          |   zext_ln618_fu_577   |    0    |    0    |    0    |    0    |
|          |  zext_ln397_1_fu_586  |    0    |    0    |    0    |    0    |
|          |  zext_ln397_2_fu_589  |    0    |    0    |    0    |    0    |
|          |   dlen_cast2_fu_609   |    0    |    0    |    0    |    0    |
|          |    ulen_cast_fu_612   |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln619_fu_616   |    0    |    0    |    0    |    0    |
|          |  zext_ln397_3_fu_632  |    0    |    0    |    0    |    0    |
|          |  zext_ln397_4_fu_636  |    0    |    0    |    0    |    0    |
|          |   zext_ln177_fu_700   |    0    |    0    |    0    |    0    |
|          |   zext_ln397_fu_816   |    0    |    0    |    0    |    0    |
|          |  zext_ln397_5_fu_819  |    0    |    0    |    0    |    0    |
|          |  zext_ln397_6_fu_915  |    0    |    0    |    0    |    0    |
|          |   zext_ln620_fu_936   |    0    |    0    |    0    |    0    |
|          |   zext_ln621_fu_946   |    0    |    0    |    0    |    0    |
|          |   zext_ln622_fu_956   |    0    |    0    |    0    |    0    |
|          |  zext_ln618_1_fu_961  |    0    |    0    |    0    |    0    |
|          |  zext_ln397_7_fu_980  |    0    |    0    |    0    |    0    |
|          |  zext_ln177_1_fu_1011 |    0    |    0    |    0    |    0    |
|          |  zext_ln397_8_fu_1034 |    0    |    0    |    0    |    0    |
|          |   zext_ln215_fu_1070  |    0    |    0    |    0    |    0    |
|          |  zext_ln215_1_fu_1092 |    0    |    0    |    0    |    0    |
|          |  zext_ln177_2_fu_1117 |    0    |    0    |    0    |    0    |
|          |  zext_ln215_2_fu_1191 |    0    |    0    |    0    |    0    |
|          |   zext_ln639_fu_1242  |    0    |    0    |    0    |    0    |
|          |     i_cast_fu_1282    |    0    |    0    |    0    |    0    |
|          |   zext_ln587_fu_1292  |    0    |    0    |    0    |    0    |
|          |   zext_ln162_fu_1333  |    0    |    0    |    0    |    0    |
|          |   zext_ln644_fu_1361  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    trunc_ln_fu_361    |    0    |    0    |    0    |    0    |
|          |    trunc_ln1_fu_376   |    0    |    0    |    0    |    0    |
|          |     lshr_ln_fu_386    |    0    |    0    |    0    |    0    |
|          |      tmp_1_fu_429     |    0    |    0    |    0    |    0    |
|          |    trunc_ln2_fu_485   |    0    |    0    |    0    |    0    |
|partselect|    trunc_ln3_fu_555   |    0    |    0    |    0    |    0    |
|          |    trunc_ln4_fu_599   |    0    |    0    |    0    |    0    |
|          |      tmp_4_fu_661     |    0    |    0    |    0    |    0    |
|          |    trunc_ln5_fu_832   |    0    |    0    |    0    |    0    |
|          |       q_2_fu_992      |    0    |    0    |    0    |    0    |
|          |      t_2_fu_1046      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |     shl_ln_fu_413     |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_2_fu_495     |    0    |    0    |    0    |    0    |
|          |     shl_ln1_fu_619    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   sext   |   sext_ln612_fu_462   |    0    |    0    |    0    |    0    |
|          |   sext_ln614_fu_502   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
| bitselect|      tmp_3_fu_919     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    71   |   1.38  |   538   |   5929  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|             add_ln586_reg_1807             |    3   |
|            add_ln616_1_reg_1421            |    3   |
|             add_ln616_reg_1527             |    4   |
|            add_ln618_1_reg_1837            |    5   |
|             add_ln620_reg_1671             |    3   |
|             add_ln643_reg_1802             |   64   |
|              addr_cmp_reg_1822             |    1   |
|             and_ln288_reg_1718             |    1   |
|              carry1_3_reg_1793             |    1   |
|               carry1_reg_1798              |    1   |
|                carry_reg_304               |    1   |
|                 d0_reg_1453                |    1   |
|                d40_reg_1485                |   41   |
|                d_3_reg_1788                |   64   |
|              d_addr_1_reg_1426             |    3   |
|              d_addr_2_reg_1827             |    3   |
|               d_addr_reg_1532              |    3   |
|             divisor_2_reg_1431             |   64   |
|              divisor_reg_1552              |   64   |
|             dlen_cast2_reg_1542            |    5   |
|             dlen_read_reg_1409             |    4   |
|              empty_68_reg_316              |   64   |
|               empty_reg_1416               |    3   |
|                 i_1_reg_261                |    2   |
|                i_2_reg_1576                |    2   |
|                  i_reg_293                 |    3   |
|             icmp_ln214_reg_1764            |    1   |
|             icmp_ln586_reg_1812            |    1   |
|             icmp_ln630_reg_1617            |    1   |
|            icmp_ln649_1_reg_1652           |    1   |
|intx_internal_reciprocal_table_addr_reg_1459|    8   |
|                  j_reg_283                 |    5   |
|                k_1_reg_1589                |    1   |
|                  k_reg_272                 |    1   |
|              lshr_ln_reg_1469              |   63   |
|             mul_ln614_reg_1501             |   64   |
|             mul_ln618_reg_1517             |   64   |
|              or_ln164_reg_1832             |    1   |
|                p_1_reg_1610                |   64   |
|                p_6_reg_1645                |   64   |
|                 p_reg_1600                 |   64   |
|                q_1_reg_1722                |   64   |
|                q_2_reg_1728                |   64   |
|                q_3_reg_1733                |   64   |
|                q_4_reg_1738                |   64   |
|                 r1_reg_1746                |   64   |
|                r_11_reg_1769               |   64   |
|                r_12_reg_1775               |   64   |
|                r_2_reg_1756                |   64   |
|           reuse_addr_reg_reg_1395          |   64   |
|             reuse_reg_reg_1402             |   64   |
|        s_word_num_bits_1_2_i_reg_250       |   64   |
|            select_ln177_reg_1584           |   64   |
|            select_ln302_reg_1781           |   64   |
|             sub_ln618_reg_1605             |    5   |
|                t_2_reg_1751                |   64   |
|                tmp_reg_1842                |   64   |
|             trunc_ln1_reg_1464             |   40   |
|             trunc_ln2_reg_1506             |   17   |
|             trunc_ln4_reg_1537             |   45   |
|             trunc_ln5_reg_1640             |   64   |
|            trunc_ln618_reg_1665            |    3   |
|            trunc_ln619_reg_1522            |   33   |
|                 u0_reg_1712                |   64   |
|                 u1_reg_1706                |   64   |
|                 u2_reg_1683                |   64   |
|              u_addr_1_reg_1690             |    3   |
|              u_addr_2_reg_1696             |    3   |
|              u_addr_3_reg_1816             |    3   |
|               u_addr_reg_1677              |    3   |
|             ulen_cast_reg_1547             |    5   |
|                 v0_reg_1474                |   11   |
|                 v1_reg_1490                |   23   |
|                 v2_reg_1511                |   46   |
|                 v3_reg_1565                |   64   |
|                 v4_reg_1594                |   64   |
|                v_6_reg_1627                |   64   |
|                x_3_reg_1570                |   128  |
|             xor_ln633_reg_1622             |    1   |
|            zext_ln397_5_reg_1635           |   128  |
|            zext_ln397_6_reg_1657           |   128  |
|            zext_ln609_1_reg_1479           |   22   |
|            zext_ln612_3_reg_1496           |   64   |
|            zext_ln618_1_reg_1701           |   64   |
+--------------------------------------------+--------+
|                    Total                   |  2999  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_161 |  p0  |   6  |   3  |   18   ||    31   |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_195 |  p0  |   7  |   3  |   21   ||    37   |
| grp_access_fu_195 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_195 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_195 |  p4  |   3  |   3  |    9   ||    14   |
|   carry_reg_304   |  p0  |   2  |   1  |    2   ||    9    |
| grp_submul_fu_330 |  p4  |   2  |   4  |    8   ||    9    |
| grp_submul_fu_330 |  p5  |   3  |  64  |   192  ||    14   |
|    grp_fu_1388    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1388    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   438  || 5.60786 ||   170   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   71   |    1   |   538  |  5929  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   170  |
|  Register |    -   |    -   |  2999  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   71   |    6   |  3537  |  6099  |
+-----------+--------+--------+--------+--------+
