

================================================================
== Vitis HLS Report for 'pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Sun Mar  3 21:30:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.128 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:103]   --->   Operation 2 'specpipeline' 'specpipeline_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read_122 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 3 'read' 'p_read_122' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read_123 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read62" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 4 'read' 'p_read_123' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_124 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 5 'read' 'p_read_124' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read60124 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 6 'read' 'p_read60124' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_125 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 7 'read' 'p_read_125' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read_126 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read58" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 8 'read' 'p_read_126' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read_127 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 9 'read' 'p_read_127' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read_128 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 10 'read' 'p_read_128' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read_129 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 11 'read' 'p_read_129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read_130 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 12 'read' 'p_read_130' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read_131 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 13 'read' 'p_read_131' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%p_read_132 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 14 'read' 'p_read_132' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%p_read_133 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 15 'read' 'p_read_133' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%p_read50114 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 16 'read' 'p_read50114' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%p_read_134 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 17 'read' 'p_read_134' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%p_read_135 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 18 'read' 'p_read_135' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%p_read_136 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 19 'read' 'p_read_136' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%p_read_137 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 20 'read' 'p_read_137' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.21ns)   --->   "%p_read_138 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 21 'read' 'p_read_138' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "%p_read_139 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read44" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 22 'read' 'p_read_139' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.21ns)   --->   "%p_read_140 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 23 'read' 'p_read_140' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%p_read_141 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 24 'read' 'p_read_141' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.21ns)   --->   "%p_read_142 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 25 'read' 'p_read_142' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.21ns)   --->   "%p_read40104 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 26 'read' 'p_read40104' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.21ns)   --->   "%p_read_143 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 27 'read' 'p_read_143' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.21ns)   --->   "%p_read_144 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 28 'read' 'p_read_144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.21ns)   --->   "%p_read_145 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 29 'read' 'p_read_145' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%p_read_146 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 30 'read' 'p_read_146' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.21ns)   --->   "%p_read_147 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 31 'read' 'p_read_147' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "%p_read_148 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 32 'read' 'p_read_148' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%p_read_149 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 33 'read' 'p_read_149' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.21ns)   --->   "%p_read_150 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 34 'read' 'p_read_150' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "%p_read_151 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 35 'read' 'p_read_151' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (1.21ns)   --->   "%p_read3094 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 36 'read' 'p_read3094' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%p_read_152 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 37 'read' 'p_read_152' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (1.21ns)   --->   "%p_read_153 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 38 'read' 'p_read_153' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (1.21ns)   --->   "%p_read_154 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 39 'read' 'p_read_154' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (1.21ns)   --->   "%p_read_155 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 40 'read' 'p_read_155' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%p_read_156 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 41 'read' 'p_read_156' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (1.21ns)   --->   "%p_read_157 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 42 'read' 'p_read_157' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (1.21ns)   --->   "%p_read_158 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 43 'read' 'p_read_158' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 44 [1/1] (1.21ns)   --->   "%p_read_159 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 44 'read' 'p_read_159' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (1.21ns)   --->   "%p_read_160 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 45 'read' 'p_read_160' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (1.21ns)   --->   "%p_read2084 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 46 'read' 'p_read2084' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (1.21ns)   --->   "%p_read_161 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 47 'read' 'p_read_161' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (1.21ns)   --->   "%p_read_162 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 48 'read' 'p_read_162' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (1.21ns)   --->   "%p_read_163 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 49 'read' 'p_read_163' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (1.21ns)   --->   "%p_read_164 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 50 'read' 'p_read_164' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (1.21ns)   --->   "%p_read_165 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 51 'read' 'p_read_165' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (1.21ns)   --->   "%p_read_166 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 52 'read' 'p_read_166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (1.21ns)   --->   "%p_read_167 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 53 'read' 'p_read_167' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (1.21ns)   --->   "%p_read_168 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 54 'read' 'p_read_168' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (1.21ns)   --->   "%p_read_169 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 55 'read' 'p_read_169' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (1.21ns)   --->   "%p_read1074 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 56 'read' 'p_read1074' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 57 [1/1] (1.21ns)   --->   "%p_read973 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 57 'read' 'p_read973' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 58 [1/1] (1.21ns)   --->   "%p_read872 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 58 'read' 'p_read872' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 59 [1/1] (1.21ns)   --->   "%p_read771 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 59 'read' 'p_read771' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 60 [1/1] (1.21ns)   --->   "%p_read670 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 60 'read' 'p_read670' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 61 [1/1] (1.21ns)   --->   "%p_read569 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 61 'read' 'p_read569' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 62 [1/1] (1.21ns)   --->   "%p_read468 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 62 'read' 'p_read468' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 63 [1/1] (1.21ns)   --->   "%p_read367 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 63 'read' 'p_read367' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 64 [1/1] (1.21ns)   --->   "%p_read266 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 64 'read' 'p_read266' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (1.21ns)   --->   "%p_read165 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 65 'read' 'p_read165' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 66 [1/1] (1.21ns)   --->   "%p_read64 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 66 'read' 'p_read64' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln1649 = icmp_ugt  i6 %p_read872, i6 %p_read64"   --->   Operation 67 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.29ns)   --->   "%select_ln14 = select i1 %icmp_ln1649, i6 %p_read872, i6 %p_read64" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 68 'select' 'select_ln14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14, i4 0"   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.61ns)   --->   "%icmp_ln1649_157 = icmp_ugt  i6 %p_read_157, i6 %p_read_164"   --->   Operation 70 'icmp' 'icmp_ln1649_157' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln14_16 = select i1 %icmp_ln1649_157, i6 %p_read_157, i6 %p_read_164" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 71 'select' 'select_ln14_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_16, i4 0"   --->   Operation 72 'bitconcatenate' 'shl_ln838_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.61ns)   --->   "%icmp_ln1649_158 = icmp_ugt  i6 %p_read40104, i6 %p_read_150"   --->   Operation 73 'icmp' 'icmp_ln1649_158' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.29ns)   --->   "%select_ln14_17 = select i1 %icmp_ln1649_158, i6 %p_read40104, i6 %p_read_150" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 74 'select' 'select_ln14_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln838_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_17, i4 0"   --->   Operation 75 'bitconcatenate' 'shl_ln838_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.61ns)   --->   "%icmp_ln1649_159 = icmp_ugt  i6 %p_read_128, i6 %p_read_135"   --->   Operation 76 'icmp' 'icmp_ln1649_159' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.29ns)   --->   "%select_ln14_18 = select i1 %icmp_ln1649_159, i6 %p_read_128, i6 %p_read_135" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 77 'select' 'select_ln14_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln838_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_18, i4 0"   --->   Operation 78 'bitconcatenate' 'shl_ln838_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.61ns)   --->   "%icmp_ln1649_160 = icmp_ugt  i6 %p_read973, i6 %p_read165"   --->   Operation 79 'icmp' 'icmp_ln1649_160' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.29ns)   --->   "%select_ln14_19 = select i1 %icmp_ln1649_160, i6 %p_read973, i6 %p_read165" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 80 'select' 'select_ln14_19' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln838_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_19, i4 0"   --->   Operation 81 'bitconcatenate' 'shl_ln838_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln1649_161 = icmp_ugt  i6 %p_read_156, i6 %p_read_163"   --->   Operation 82 'icmp' 'icmp_ln1649_161' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.29ns)   --->   "%select_ln14_20 = select i1 %icmp_ln1649_161, i6 %p_read_156, i6 %p_read_163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 83 'select' 'select_ln14_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln838_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_20, i4 0"   --->   Operation 84 'bitconcatenate' 'shl_ln838_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln1649_162 = icmp_ugt  i6 %p_read_142, i6 %p_read_149"   --->   Operation 85 'icmp' 'icmp_ln1649_162' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.29ns)   --->   "%select_ln14_21 = select i1 %icmp_ln1649_162, i6 %p_read_142, i6 %p_read_149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 86 'select' 'select_ln14_21' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln838_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_21, i4 0"   --->   Operation 87 'bitconcatenate' 'shl_ln838_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln1649_163 = icmp_ugt  i6 %p_read_127, i6 %p_read_134"   --->   Operation 88 'icmp' 'icmp_ln1649_163' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.29ns)   --->   "%select_ln14_22 = select i1 %icmp_ln1649_163, i6 %p_read_127, i6 %p_read_134" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 89 'select' 'select_ln14_22' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln838_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_22, i4 0"   --->   Operation 90 'bitconcatenate' 'shl_ln838_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.61ns)   --->   "%icmp_ln1649_164 = icmp_ugt  i6 %p_read1074, i6 %p_read266"   --->   Operation 91 'icmp' 'icmp_ln1649_164' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.29ns)   --->   "%select_ln14_23 = select i1 %icmp_ln1649_164, i6 %p_read1074, i6 %p_read266" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 92 'select' 'select_ln14_23' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln838_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_23, i4 0"   --->   Operation 93 'bitconcatenate' 'shl_ln838_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.61ns)   --->   "%icmp_ln1649_165 = icmp_ugt  i6 %p_read_155, i6 %p_read_162"   --->   Operation 94 'icmp' 'icmp_ln1649_165' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.29ns)   --->   "%select_ln14_24 = select i1 %icmp_ln1649_165, i6 %p_read_155, i6 %p_read_162" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 95 'select' 'select_ln14_24' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln838_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_24, i4 0"   --->   Operation 96 'bitconcatenate' 'shl_ln838_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.61ns)   --->   "%icmp_ln1649_166 = icmp_ugt  i6 %p_read_141, i6 %p_read_148"   --->   Operation 97 'icmp' 'icmp_ln1649_166' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.29ns)   --->   "%select_ln14_25 = select i1 %icmp_ln1649_166, i6 %p_read_141, i6 %p_read_148" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 98 'select' 'select_ln14_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln838_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_25, i4 0"   --->   Operation 99 'bitconcatenate' 'shl_ln838_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.61ns)   --->   "%icmp_ln1649_167 = icmp_ugt  i6 %p_read_126, i6 %p_read50114"   --->   Operation 100 'icmp' 'icmp_ln1649_167' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.29ns)   --->   "%select_ln14_26 = select i1 %icmp_ln1649_167, i6 %p_read_126, i6 %p_read50114" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 101 'select' 'select_ln14_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln838_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_26, i4 0"   --->   Operation 102 'bitconcatenate' 'shl_ln838_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.61ns)   --->   "%icmp_ln1649_168 = icmp_ugt  i6 %p_read_169, i6 %p_read367"   --->   Operation 103 'icmp' 'icmp_ln1649_168' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.29ns)   --->   "%select_ln14_27 = select i1 %icmp_ln1649_168, i6 %p_read_169, i6 %p_read367" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 104 'select' 'select_ln14_27' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln838_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_27, i4 0"   --->   Operation 105 'bitconcatenate' 'shl_ln838_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.61ns)   --->   "%icmp_ln1649_169 = icmp_ugt  i6 %p_read_154, i6 %p_read_161"   --->   Operation 106 'icmp' 'icmp_ln1649_169' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.29ns)   --->   "%select_ln14_28 = select i1 %icmp_ln1649_169, i6 %p_read_154, i6 %p_read_161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 107 'select' 'select_ln14_28' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln838_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_28, i4 0"   --->   Operation 108 'bitconcatenate' 'shl_ln838_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.61ns)   --->   "%icmp_ln1649_170 = icmp_ugt  i6 %p_read_140, i6 %p_read_147"   --->   Operation 109 'icmp' 'icmp_ln1649_170' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.29ns)   --->   "%select_ln14_29 = select i1 %icmp_ln1649_170, i6 %p_read_140, i6 %p_read_147" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 110 'select' 'select_ln14_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln838_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_29, i4 0"   --->   Operation 111 'bitconcatenate' 'shl_ln838_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.61ns)   --->   "%icmp_ln1649_171 = icmp_ugt  i6 %p_read_125, i6 %p_read_133"   --->   Operation 112 'icmp' 'icmp_ln1649_171' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.29ns)   --->   "%select_ln14_30 = select i1 %icmp_ln1649_171, i6 %p_read_125, i6 %p_read_133" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 113 'select' 'select_ln14_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln838_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_30, i4 0"   --->   Operation 114 'bitconcatenate' 'shl_ln838_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.61ns)   --->   "%icmp_ln1649_172 = icmp_ugt  i6 %p_read_168, i6 %p_read468"   --->   Operation 115 'icmp' 'icmp_ln1649_172' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.29ns)   --->   "%select_ln14_31 = select i1 %icmp_ln1649_172, i6 %p_read_168, i6 %p_read468" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 116 'select' 'select_ln14_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln838_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_31, i4 0"   --->   Operation 117 'bitconcatenate' 'shl_ln838_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.61ns)   --->   "%icmp_ln1649_173 = icmp_ugt  i6 %p_read_153, i6 %p_read2084"   --->   Operation 118 'icmp' 'icmp_ln1649_173' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.29ns)   --->   "%select_ln14_32 = select i1 %icmp_ln1649_173, i6 %p_read_153, i6 %p_read2084" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 119 'select' 'select_ln14_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln838_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_32, i4 0"   --->   Operation 120 'bitconcatenate' 'shl_ln838_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.61ns)   --->   "%icmp_ln1649_174 = icmp_ugt  i6 %p_read_139, i6 %p_read_146"   --->   Operation 121 'icmp' 'icmp_ln1649_174' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.29ns)   --->   "%select_ln14_33 = select i1 %icmp_ln1649_174, i6 %p_read_139, i6 %p_read_146" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 122 'select' 'select_ln14_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln838_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_33, i4 0"   --->   Operation 123 'bitconcatenate' 'shl_ln838_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.61ns)   --->   "%icmp_ln1649_175 = icmp_ugt  i6 %p_read60124, i6 %p_read_132"   --->   Operation 124 'icmp' 'icmp_ln1649_175' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.29ns)   --->   "%select_ln14_34 = select i1 %icmp_ln1649_175, i6 %p_read60124, i6 %p_read_132" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 125 'select' 'select_ln14_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln838_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_34, i4 0"   --->   Operation 126 'bitconcatenate' 'shl_ln838_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.61ns)   --->   "%icmp_ln1649_176 = icmp_ugt  i6 %p_read_167, i6 %p_read569"   --->   Operation 127 'icmp' 'icmp_ln1649_176' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.29ns)   --->   "%select_ln14_35 = select i1 %icmp_ln1649_176, i6 %p_read_167, i6 %p_read569" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 128 'select' 'select_ln14_35' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln838_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_35, i4 0"   --->   Operation 129 'bitconcatenate' 'shl_ln838_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.61ns)   --->   "%icmp_ln1649_177 = icmp_ugt  i6 %p_read_152, i6 %p_read_160"   --->   Operation 130 'icmp' 'icmp_ln1649_177' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.29ns)   --->   "%select_ln14_36 = select i1 %icmp_ln1649_177, i6 %p_read_152, i6 %p_read_160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 131 'select' 'select_ln14_36' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln838_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_36, i4 0"   --->   Operation 132 'bitconcatenate' 'shl_ln838_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.61ns)   --->   "%icmp_ln1649_178 = icmp_ugt  i6 %p_read_138, i6 %p_read_145"   --->   Operation 133 'icmp' 'icmp_ln1649_178' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.29ns)   --->   "%select_ln14_37 = select i1 %icmp_ln1649_178, i6 %p_read_138, i6 %p_read_145" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 134 'select' 'select_ln14_37' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln838_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_37, i4 0"   --->   Operation 135 'bitconcatenate' 'shl_ln838_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.61ns)   --->   "%icmp_ln1649_179 = icmp_ugt  i6 %p_read_124, i6 %p_read_131"   --->   Operation 136 'icmp' 'icmp_ln1649_179' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.29ns)   --->   "%select_ln14_38 = select i1 %icmp_ln1649_179, i6 %p_read_124, i6 %p_read_131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 137 'select' 'select_ln14_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln838_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_38, i4 0"   --->   Operation 138 'bitconcatenate' 'shl_ln838_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.61ns)   --->   "%icmp_ln1649_180 = icmp_ugt  i6 %p_read_166, i6 %p_read670"   --->   Operation 139 'icmp' 'icmp_ln1649_180' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.29ns)   --->   "%select_ln14_39 = select i1 %icmp_ln1649_180, i6 %p_read_166, i6 %p_read670" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 140 'select' 'select_ln14_39' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln838_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_39, i4 0"   --->   Operation 141 'bitconcatenate' 'shl_ln838_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.61ns)   --->   "%icmp_ln1649_181 = icmp_ugt  i6 %p_read3094, i6 %p_read_159"   --->   Operation 142 'icmp' 'icmp_ln1649_181' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.29ns)   --->   "%select_ln14_40 = select i1 %icmp_ln1649_181, i6 %p_read3094, i6 %p_read_159" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 143 'select' 'select_ln14_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln838_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_40, i4 0"   --->   Operation 144 'bitconcatenate' 'shl_ln838_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.61ns)   --->   "%icmp_ln1649_182 = icmp_ugt  i6 %p_read_137, i6 %p_read_144"   --->   Operation 145 'icmp' 'icmp_ln1649_182' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.29ns)   --->   "%select_ln14_41 = select i1 %icmp_ln1649_182, i6 %p_read_137, i6 %p_read_144" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 146 'select' 'select_ln14_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln838_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_41, i4 0"   --->   Operation 147 'bitconcatenate' 'shl_ln838_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.61ns)   --->   "%icmp_ln1649_183 = icmp_ugt  i6 %p_read_123, i6 %p_read_130"   --->   Operation 148 'icmp' 'icmp_ln1649_183' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.29ns)   --->   "%select_ln14_42 = select i1 %icmp_ln1649_183, i6 %p_read_123, i6 %p_read_130" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 149 'select' 'select_ln14_42' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln838_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_42, i4 0"   --->   Operation 150 'bitconcatenate' 'shl_ln838_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.61ns)   --->   "%icmp_ln1649_184 = icmp_ugt  i6 %p_read_165, i6 %p_read771"   --->   Operation 151 'icmp' 'icmp_ln1649_184' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.29ns)   --->   "%select_ln14_43 = select i1 %icmp_ln1649_184, i6 %p_read_165, i6 %p_read771" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 152 'select' 'select_ln14_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln838_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_43, i4 0"   --->   Operation 153 'bitconcatenate' 'shl_ln838_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.61ns)   --->   "%icmp_ln1649_185 = icmp_ugt  i6 %p_read_151, i6 %p_read_158"   --->   Operation 154 'icmp' 'icmp_ln1649_185' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.29ns)   --->   "%select_ln14_44 = select i1 %icmp_ln1649_185, i6 %p_read_151, i6 %p_read_158" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 155 'select' 'select_ln14_44' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln838_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_44, i4 0"   --->   Operation 156 'bitconcatenate' 'shl_ln838_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.61ns)   --->   "%icmp_ln1649_186 = icmp_ugt  i6 %p_read_136, i6 %p_read_143"   --->   Operation 157 'icmp' 'icmp_ln1649_186' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.29ns)   --->   "%select_ln14_45 = select i1 %icmp_ln1649_186, i6 %p_read_136, i6 %p_read_143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 158 'select' 'select_ln14_45' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln838_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_45, i4 0"   --->   Operation 159 'bitconcatenate' 'shl_ln838_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.61ns)   --->   "%icmp_ln1649_187 = icmp_ugt  i6 %p_read_122, i6 %p_read_129"   --->   Operation 160 'icmp' 'icmp_ln1649_187' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.29ns)   --->   "%select_ln14_46 = select i1 %icmp_ln1649_187, i6 %p_read_122, i6 %p_read_129" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 161 'select' 'select_ln14_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln838_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_46, i4 0"   --->   Operation 162 'bitconcatenate' 'shl_ln838_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mrv = insertvalue i320 <undef>, i10 %shl_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 163 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i320 %mrv, i10 %shl_ln838_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 164 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i320 %mrv_1, i10 %shl_ln838_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 165 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i320 %mrv_2, i10 %shl_ln838_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 166 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i320 %mrv_3, i10 %shl_ln838_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 167 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i320 %mrv_4, i10 %shl_ln838_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 168 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i320 %mrv_5, i10 %shl_ln838_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 169 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i320 %mrv_6, i10 %shl_ln838_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 170 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i320 %mrv_7, i10 %shl_ln838_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 171 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i320 %mrv_8, i10 %shl_ln838_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 172 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i320 %mrv_9, i10 %shl_ln838_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 173 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i320 %mrv_10, i10 %shl_ln838_26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 174 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i320 %mrv_11, i10 %shl_ln838_30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 175 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i320 %mrv_12, i10 %shl_ln838_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 176 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i320 %mrv_13, i10 %shl_ln838_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 177 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i320 %mrv_14, i10 %shl_ln838_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 178 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i320 %mrv_15, i10 %shl_ln838_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 179 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i320 %mrv_16, i10 %shl_ln838_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 180 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i320 %mrv_17, i10 %shl_ln838_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 181 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i320 %mrv_18, i10 %shl_ln838_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 182 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i320 %mrv_19, i10 %shl_ln838_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 183 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i320 %mrv_20, i10 %shl_ln838_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 184 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i320 %mrv_21, i10 %shl_ln838_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 185 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i320 %mrv_22, i10 %shl_ln838_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 186 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i320 %mrv_23, i10 %shl_ln838_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 187 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i320 %mrv_24, i10 %shl_ln838_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 188 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i320 %mrv_25, i10 %shl_ln838_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 189 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i320 %mrv_26, i10 %shl_ln838_28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 190 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i320 %mrv_27, i10 %shl_ln838_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 191 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i320 %mrv_28, i10 %shl_ln838_36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 192 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i320 %mrv_29, i10 %shl_ln838_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 193 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i320 %mrv_30, i10 %shl_ln838_44" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 194 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln142 = ret i320 %mrv_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 195 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.13ns
The critical path consists of the following:
	wire read operation ('p_read872', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117) on port 'p_read8' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117) [121]  (1.22 ns)
	'icmp' operation ('icmp_ln1649') [130]  (0.619 ns)
	'select' operation ('select_ln14', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14) [131]  (0.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
