;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	MOV 0, 753
	MOV 0, 753
	DJN 0, #2
	SUB <0, -2
	DJN <-30, 9
	CMP <0, -2
	DJN 0, #2
	DJN 12, #6
	DJN 0, <753
	DJN <121, 106
	DJN <-30, 9
	MOV -1, <-20
	SUB 7, @1
	ADD 210, 63
	SUB -207, <-120
	SUB <0, @2
	SUB -207, <-120
	ADD #270, <1
	ADD #270, <1
	SLT 217, 608
	SUB @-127, 100
	SUB <0, -2
	DJN <121, 106
	DJN <-30, 9
	JMP 0, #2
	DJN <-30, 9
	DJN <-30, 9
	CMP -207, <-120
	JMP @12, #208
	SUB @121, 106
	ADD #-30, 9
	CMP <0, 753
	CMP <0, 753
	MOV 712, @100
	CMP -702, -18
	ADD 3, 530
	CMP -207, <-120
	DJN <121, 106
	CMP -207, <-120
	SPL 0, <753
	MOV -16, <-20
	SPL 0, <753
	JMP @12, #200
	CMP -207, <-120
	JMP @162, #200
