
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M300_W10/run.tcl
# read_verilog -sv runs/M300_W10/sum_signed.sv
# read_xdc runs/M300_W10/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2586427
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3040.105 ; gain = 242.801 ; free physical = 138165 ; free virtual = 209616
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.326; parent = 2373.263; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.188; parent = 3040.109; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W10/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W10/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3116.074 ; gain = 318.770 ; free physical = 138041 ; free virtual = 209493
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.326; parent = 2373.263; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4089.156; parent = 3116.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.887 ; gain = 336.582 ; free physical = 138056 ; free virtual = 209509
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.326; parent = 2373.263; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.969; parent = 3133.891; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.887 ; gain = 336.582 ; free physical = 138056 ; free virtual = 209509
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.326; parent = 2373.263; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.969; parent = 3133.891; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3133.887 ; gain = 0.000 ; free physical = 138056 ; free virtual = 209509
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W10/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W10/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.574 ; gain = 0.000 ; free physical = 138090 ; free virtual = 209543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3305.574 ; gain = 0.000 ; free physical = 138091 ; free virtual = 209543
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3305.574 ; gain = 508.270 ; free physical = 138128 ; free virtual = 209580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.408; parent = 2383.345; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.641; parent = 3273.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3305.574 ; gain = 508.270 ; free physical = 138128 ; free virtual = 209580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.408; parent = 2383.345; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.641; parent = 3273.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3305.574 ; gain = 508.270 ; free physical = 138128 ; free virtual = 209580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.408; parent = 2383.345; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.641; parent = 3273.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3305.574 ; gain = 508.270 ; free physical = 138147 ; free virtual = 209600
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.408; parent = 2383.345; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.641; parent = 3273.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 19    
	   2 Input   13 Bit       Adders := 37    
	   2 Input   12 Bit       Adders := 75    
	   2 Input   11 Bit       Adders := 150   
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 9     
	               14 Bit    Registers := 20    
	               13 Bit    Registers := 37    
	               12 Bit    Registers := 76    
	               11 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3305.574 ; gain = 508.270 ; free physical = 138200 ; free virtual = 209661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.408; parent = 2383.345; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.641; parent = 3273.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3676.887 ; gain = 879.582 ; free physical = 137783 ; free virtual = 209244
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.406; parent = 2958.376; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.969; parent = 3676.891; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3691.887 ; gain = 894.582 ; free physical = 137768 ; free virtual = 209228
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.186; parent = 2972.153; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.969; parent = 3691.891; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3710.918 ; gain = 913.613 ; free physical = 137764 ; free virtual = 209224
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.795; parent = 2977.763; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.000; parent = 3710.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3723.793 ; gain = 926.488 ; free physical = 137767 ; free virtual = 209227
Synthesis current peak Physical Memory [PSS] (MB): peak = 3232.678; parent = 2978.646; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.875; parent = 3723.797; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3723.793 ; gain = 926.488 ; free physical = 137767 ; free virtual = 209227
Synthesis current peak Physical Memory [PSS] (MB): peak = 3232.693; parent = 2978.661; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.875; parent = 3723.797; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3723.793 ; gain = 926.488 ; free physical = 137775 ; free virtual = 209235
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.068; parent = 2980.036; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.875; parent = 3723.797; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3723.793 ; gain = 926.488 ; free physical = 137775 ; free virtual = 209235
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.131; parent = 2980.099; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.875; parent = 3723.797; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3723.793 ; gain = 926.488 ; free physical = 137775 ; free virtual = 209235
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.412; parent = 2980.380; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.875; parent = 3723.797; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3723.793 ; gain = 926.488 ; free physical = 137775 ; free virtual = 209235
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.443; parent = 2980.411; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.875; parent = 3723.797; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   602|
|3     |LUT1   |   299|
|4     |LUT2   |  3284|
|5     |FDRE   |  3650|
|6     |IBUF   |  3003|
|7     |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3723.793 ; gain = 926.488 ; free physical = 137775 ; free virtual = 209236
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.459; parent = 2980.427; children = 254.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.875; parent = 3723.797; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3723.793 ; gain = 754.801 ; free physical = 137777 ; free virtual = 209237
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3723.801 ; gain = 926.488 ; free physical = 137785 ; free virtual = 209245
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3729.730 ; gain = 0.000 ; free physical = 137877 ; free virtual = 209338
INFO: [Netlist 29-17] Analyzing 3606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W10/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W10/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3795.449 ; gain = 0.000 ; free physical = 137826 ; free virtual = 209288
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3003 instances

Synth Design complete, checksum: 1f9a71db
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3795.449 ; gain = 2090.934 ; free physical = 137905 ; free virtual = 209368
# report_utilization -file runs/M300_W10/util.rpt
# report_timing_summary -file runs/M300_W10/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4540.406 ; gain = 744.957 ; free physical = 137373 ; free virtual = 208835
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:12:28 2025...
