- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx940
- [Device 0049, Device 0050]
- Activation: true
  ActivationComputeDataType: 0
  ActivationHPA: true
  ActivationType: all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: []
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 8
  DestDataType: 8
  Fp16AltImpl: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index01Metadata: 0
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: &id001 []
  MirrorDimsB: []
  MirrorDimsMetadata: *id001
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  SparseA: true
  StridedBatched: true
  TLUA: true
  TLUB: true
  TLUMetadata: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: false
  TransposeB: true
  UseBeta: true
  UseBias: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleD: false
- - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id002 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id002
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id003 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id003
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id004 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id004
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id005 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id005
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GRVW8_GSU1_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1638
    LdsOffsetA: 0
    LdsOffsetB: 512
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1638
    LdsOffsetA: 0
    LdsOffsetB: 512
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 512
    LdsOffsetB_Blk: 2560
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW8_GSU1_MIWT1_1_PGR1_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 512
    LdsOffsetB_Blk: 2560
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW8_GSU1_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 512
    LdsOffsetB_Blk: 2560
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW16_GSU1_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1638
    LdsOffsetA: 0
    LdsOffsetB: 512
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1638
    LdsOffsetA: 0
    LdsOffsetB: 512
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 512
    LdsOffsetB_Blk: 2560
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW8_GSU1_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 512
    LdsOffsetB_Blk: 2560
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW16_GSU1_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id006 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id006
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR0_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id007 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id007
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR0_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id008 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id008
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GRVW8_GSU1_MIWT1_1_PGR2_PLR1_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1638
    LdsOffsetA: 0
    LdsOffsetB: 512
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 512
    LdsOffsetB_Blk: 2560
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW8_GSU1_MIWT1_1_PGR1_PLR1_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsOffsetA: 0
    LdsOffsetB: 1280
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id009 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id009
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsOffsetA: 0
    LdsOffsetB: 1280
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id010 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id010
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id011 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id011
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GRVW16_GSU1_MIWT1_1_PGR1_PLR2_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3072
    LdsOffsetA: 0
    LdsOffsetB: 1024
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR0_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3072
    LdsOffsetA: 0
    LdsOffsetB: 1024
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3072
    LdsOffsetA: 0
    LdsOffsetB: 1024
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7168
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW8_GSU1_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7168
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW16_GSU1_MIWT1_1_PGR1_PLR2_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsOffsetA: 0
    LdsOffsetB: 1280
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id012 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id012
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR0_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id013 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id013
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GRVW8_GSU1_MIWT1_1_PGR1_PLR0_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsOffsetA: 0
    LdsOffsetB: 1280
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id014 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id014
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR2_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3072
    LdsOffsetA: 0
    LdsOffsetB: 1024
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3072
    LdsOffsetA: 0
    LdsOffsetB: 1024
    LdsOffsetMetadata: 1024
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x64_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR2_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 128
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 16
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 4
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 6656
    LdsOffsetA: 0
    LdsOffsetB: 2560
    LdsOffsetMetadata: 2048
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id015 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id015
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 31
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x128_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 128
    _DepthULdsA: 64
    _DepthULdsB: 128
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 128
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsOffsetA: 0
    LdsOffsetB: 2048
    LdsOffsetMetadata: 2048
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 32
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x128_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 128
    _DepthULdsA: 64
    _DepthULdsB: 128
    _DepthULdsMetadata: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 128
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 16
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 4
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 6656
    LdsOffsetA: 0
    LdsOffsetB: 2560
    LdsOffsetMetadata: 2048
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id016 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id016
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 33
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x128_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR0_SU4_SUS256_SRVW0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 128
    _DepthULdsA: 64
    _DepthULdsB: 128
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id017 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id017
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 34
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GRVW8_GSU1_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW8_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 4
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id018 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id018
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 35
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GRVW16_GSU1_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW8_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 16
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1638
    LdsOffsetA: 0
    LdsOffsetB: 512
    LdsOffsetMetadata: 512
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 36
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GRVW16_GSU1_MIWT1_1_PGR0_PLR0_SU0_SUS0_SRVW8_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 512
    LdsOffsetB_Blk: 2560
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DestDataType: 8
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 37
    SolutionNameMin: Cijk_Ailk_Bjlk_I8I8S_BH_SA_AH_MT32x32x32_MI32x32x32x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GRVW8_GSU1_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW8_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
- [2, 3, 0, 1]
- - - [15, 15, 1, 16, 15, 15, 15, 15]
    - [3, 0.379967]
  - - [15, 15, 1, 32, 15, 15, 15, 15]
    - [17, 0.847757]
  - - [15, 15, 1, 64, 15, 15, 15, 15]
    - [9, 1.61553]
  - - [15, 15, 1, 96, 15, 15, 15, 15]
    - [3, 2.30905]
  - - [15, 15, 1, 128, 15, 15, 15, 15]
    - [30, 3.04617]
  - - [15, 15, 1, 136, 15, 15, 15, 15]
    - [9, 2.81341]
  - - [15, 15, 1, 256, 15, 15, 15, 15]
    - [3, 5.64955]
  - - [15, 15, 1, 264, 15, 15, 15, 15]
    - [7, 5.32401]
  - - [15, 15, 1, 528, 15, 15, 15, 15]
    - [15, 8.86534]
  - - [15, 15, 1, 544, 15, 15, 15, 15]
    - [7, 10.4997]
  - - [15, 15, 1, 576, 15, 15, 15, 15]
    - [27, 11.0793]
  - - [15, 15, 1, 608, 15, 15, 15, 15]
    - [15, 10.6879]
  - - [15, 15, 1, 640, 15, 15, 15, 15]
    - [7, 12.1233]
  - - [15, 15, 1, 768, 15, 15, 15, 15]
    - [24, 13.6068]
  - - [15, 15, 1, 776, 15, 15, 15, 15]
    - [11, 12.3641]
  - - [32, 32, 1, 16, 32, 32, 32, 32]
    - [12, 2.1639]
  - - [32, 32, 1, 32, 32, 32, 32, 32]
    - [4, 4.86858]
  - - [32, 32, 1, 64, 32, 32, 32, 32]
    - [27, 9.48354]
  - - [32, 32, 1, 96, 32, 32, 32, 32]
    - [2, 13.0871]
  - - [32, 32, 1, 128, 32, 32, 32, 32]
    - [21, 17.8791]
  - - [32, 32, 1, 136, 32, 32, 32, 32]
    - [12, 16.0934]
  - - [32, 32, 1, 256, 32, 32, 32, 32]
    - [23, 31.9201]
  - - [32, 32, 1, 264, 32, 32, 32, 32]
    - [8, 28.961]
  - - [32, 32, 1, 528, 32, 32, 32, 32]
    - [12, 51.5097]
  - - [32, 32, 1, 544, 32, 32, 32, 32]
    - [8, 56.2967]
  - - [32, 32, 1, 576, 32, 32, 32, 32]
    - [20, 60.5911]
  - - [32, 32, 1, 608, 32, 32, 32, 32]
    - [12, 60.8238]
  - - [32, 32, 1, 640, 32, 32, 32, 32]
    - [27, 63.9002]
  - - [32, 32, 1, 768, 32, 32, 32, 32]
    - [32, 73.3886]
  - - [32, 32, 1, 776, 32, 32, 32, 32]
    - [37, 66.1167]
  - - [256, 256, 1, 16, 256, 256, 256, 256]
    - [5, 143.033]
  - - [256, 256, 1, 24, 256, 256, 256, 256]
    - [36, 213.385]
  - - [256, 256, 1, 32, 256, 256, 256, 256]
    - [5, 322.143]
  - - [256, 256, 1, 64, 256, 256, 256, 256]
    - [16, 623.179]
  - - [256, 256, 1, 96, 256, 256, 256, 256]
    - [34, 877.347]
  - - [256, 256, 1, 128, 256, 256, 256, 256]
    - [0, 1150.54]
  - - [256, 256, 1, 136, 256, 256, 256, 256]
    - [10, 1064.48]
  - - [256, 256, 1, 256, 256, 256, 256, 256]
    - [26, 2037.8]
  - - [256, 256, 1, 264, 256, 256, 256, 256]
    - [1, 1890.15]
  - - [256, 256, 1, 280, 256, 256, 256, 256]
    - [23, 1904.62]
  - - [256, 256, 1, 296, 256, 256, 256, 256]
    - [16, 1992.77]
  - - [256, 256, 1, 528, 256, 256, 256, 256]
    - [12, 3235.14]
  - - [256, 256, 1, 544, 256, 256, 256, 256]
    - [37, 3552.55]
  - - [256, 256, 1, 576, 256, 256, 256, 256]
    - [18, 3901.68]
  - - [256, 256, 1, 608, 256, 256, 256, 256]
    - [15, 3753.38]
  - - [256, 256, 1, 640, 256, 256, 256, 256]
    - [22, 4162.87]
  - - [256, 256, 1, 768, 256, 256, 256, 256]
    - [31, 4610.39]
  - - [256, 256, 1, 776, 256, 256, 256, 256]
    - [12, 4210.45]
  - - [256, 256, 1, 792, 256, 256, 256, 256]
    - [35, 4220.22]
  - - [256, 256, 1, 808, 256, 256, 256, 256]
    - [37, 4312.67]
  - - [255, 255, 1, 16, 255, 255, 255, 255]
    - [5, 115.427]
  - - [255, 255, 1, 32, 255, 255, 255, 255]
    - [6, 245.58]
  - - [255, 255, 1, 64, 255, 255, 255, 255]
    - [4, 472.185]
  - - [255, 255, 1, 96, 255, 255, 255, 255]
    - [13, 665.927]
  - - [255, 255, 1, 128, 255, 255, 255, 255]
    - [22, 876.634]
  - - [255, 255, 1, 136, 255, 255, 255, 255]
    - [6, 839.351]
  - - [255, 255, 1, 256, 255, 255, 255, 255]
    - [22, 1613.73]
  - - [255, 255, 1, 264, 255, 255, 255, 255]
    - [13, 1482.76]
  - - [255, 255, 1, 528, 255, 255, 255, 255]
    - [12, 2641.12]
  - - [255, 255, 1, 544, 255, 255, 255, 255]
    - [12, 2895.09]
  - - [255, 255, 1, 576, 255, 255, 255, 255]
    - [12, 3030.54]
  - - [255, 255, 1, 608, 255, 255, 255, 255]
    - [15, 3183.44]
  - - [255, 255, 1, 640, 255, 255, 255, 255]
    - [18, 3324.23]
  - - [255, 255, 1, 768, 255, 255, 255, 255]
    - [24, 3806.34]
  - - [255, 255, 1, 776, 255, 255, 255, 255]
    - [11, 3474.57]
  - - [264, 264, 1, 16, 264, 264, 264, 264]
    - [6, 126.239]
  - - [264, 264, 1, 32, 264, 264, 264, 264]
    - [6, 267.643]
  - - [264, 264, 1, 64, 264, 264, 264, 264]
    - [28, 514.273]
  - - [264, 264, 1, 96, 264, 264, 264, 264]
    - [14, 742.269]
  - - [264, 264, 1, 128, 264, 264, 264, 264]
    - [19, 972.432]
  - - [264, 264, 1, 136, 264, 264, 264, 264]
    - [14, 938.899]
  - - [264, 264, 1, 256, 264, 264, 264, 264]
    - [22, 1821.56]
  - - [264, 264, 1, 264, 264, 264, 264, 264]
    - [5, 1640.34]
  - - [264, 264, 1, 528, 264, 264, 264, 264]
    - [12, 2906.98]
  - - [264, 264, 1, 544, 264, 264, 264, 264]
    - [12, 3154.82]
  - - [264, 264, 1, 576, 264, 264, 264, 264]
    - [28, 3479.51]
  - - [264, 264, 1, 608, 264, 264, 264, 264]
    - [12, 3451.17]
  - - [264, 264, 1, 640, 264, 264, 264, 264]
    - [29, 3717.58]
  - - [264, 264, 1, 768, 264, 264, 264, 264]
    - [33, 4228.17]
  - - [264, 264, 1, 776, 264, 264, 264, 264]
    - [25, 3755.32]
- null
- null
- DeviceEfficiency
