# RISCV-Pipeline-Processor
A 5-stage pipelined RISC-V processor (RV32I) built in Verilog. Implements full data forwarding for all RAW hazards. Complete with a testbench and performance analysis (CPI calculation).
