fifo_512x256_64x2048.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/fifo_512x256_64x2048/sim/fifo_512x256_64x2048.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
