verilog xil_defaultlib --include "E:/Vitis21.1/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../WAFBP.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../WAFBP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../WAFBP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../WAFBP.gen/sources_1/bd/design_1/ipshared/43fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
