// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="diffeq_easy,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=22.180000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=70,HLS_SYN_LUT=560,HLS_VERSION=2020_1}" *)

module diffeq_easy (
        ap_clk,
        ap_rst,
        vars_V,
        Xoutport_V,
        Xoutport_V_ap_vld,
        Youtport_V,
        Youtport_V_ap_vld,
        Uoutport_V,
        Uoutport_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input  [11:0] vars_V;
output  [3:0] Xoutport_V;
output   Xoutport_V_ap_vld;
output  [3:0] Youtport_V;
output   Youtport_V_ap_vld;
output  [3:0] Uoutport_V;
output   Uoutport_V_ap_vld;

reg Xoutport_V_ap_vld;
reg Youtport_V_ap_vld;
reg Uoutport_V_ap_vld;

reg   [3:0] p_0426_0_0_reg_88;
reg   [3:0] p_0423_0_0_reg_98;
reg  signed [3:0] t1_V_0_reg_108;
wire   [3:0] x_var_V_fu_148_p1;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln887_fu_172_p2;
reg   [0:0] icmp_ln887_reg_440;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln887_reg_440_pp0_iter1_reg;
wire  signed [3:0] sub_ln214_fu_184_p2;
reg  signed [3:0] sub_ln214_reg_444;
wire   [0:0] icmp_ln887_1_fu_196_p2;
reg   [0:0] icmp_ln887_1_reg_449;
reg   [0:0] icmp_ln887_1_reg_449_pp0_iter1_reg;
wire  signed [3:0] sub_ln214_2_fu_208_p2;
reg  signed [3:0] sub_ln214_2_reg_453;
wire   [3:0] add_ln214_1_fu_214_p2;
reg   [3:0] add_ln214_1_reg_458;
wire   [0:0] icmp_ln887_2_fu_220_p2;
reg   [0:0] icmp_ln887_2_reg_464;
reg   [0:0] icmp_ln887_2_reg_464_pp0_iter1_reg;
wire   [3:0] add_ln214_2_fu_226_p2;
reg   [3:0] add_ln214_2_reg_468;
reg   [3:0] add_ln214_2_reg_468_pp0_iter1_reg;
wire   [0:0] icmp_ln887_3_fu_232_p2;
reg   [0:0] icmp_ln887_3_reg_474;
reg   [0:0] icmp_ln887_3_reg_474_pp0_iter1_reg;
wire  signed [3:0] add_ln214_fu_267_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [3:0] add_ln209_fu_273_p2;
wire  signed [3:0] add_ln214_5_fu_308_p2;
reg  signed [3:0] add_ln214_5_reg_488;
wire   [3:0] add_ln209_1_fu_314_p2;
reg   [3:0] add_ln209_1_reg_493;
wire  signed [3:0] add_ln214_6_fu_360_p2;
reg  signed [3:0] add_ln214_6_reg_498;
wire   [3:0] add_ln209_2_fu_366_p2;
reg   [3:0] add_ln209_2_reg_505;
wire   [3:0] add_ln214_3_fu_372_p2;
wire   [3:0] add_ln214_7_fu_414_p2;
reg    ap_enable_reg_pp0_iter2;
wire   [3:0] add_ln209_3_fu_420_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_subdone;
reg    ap_predicate_tran4to5_state2;
reg   [3:0] ap_phi_mux_p_0426_0_0_phi_fu_91_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_p_0423_0_0_phi_fu_101_p4;
reg  signed [3:0] ap_phi_mux_t1_V_0_phi_fu_111_p4;
reg   [3:0] t1_V_lcssa_reg_118;
reg   [3:0] p_0423_0_lcssa_reg_133;
wire    ap_CS_fsm_state5;
wire   [3:0] shl_ln214_fu_178_p2;
wire   [3:0] add_ln214_4_fu_190_p2;
wire   [3:0] shl_ln214_2_fu_202_p2;
wire   [3:0] mul_ln209_fu_238_p2;
wire   [3:0] shl_ln214_1_fu_249_p2;
wire   [3:0] sub_ln214_12_fu_255_p2;
wire   [3:0] add_ln214_8_fu_261_p2;
wire   [3:0] sub_ln214_1_fu_243_p2;
wire   [3:0] mul_ln209_1_fu_279_p2;
wire   [3:0] shl_ln214_3_fu_290_p2;
wire   [3:0] sub_ln214_13_fu_296_p2;
wire   [3:0] add_ln214_9_fu_302_p2;
wire   [3:0] sub_ln214_3_fu_284_p2;
wire   [3:0] shl_ln214_4_fu_320_p2;
wire  signed [3:0] sub_ln214_4_fu_325_p2;
wire   [3:0] mul_ln209_2_fu_330_p2;
wire   [3:0] shl_ln214_5_fu_342_p2;
wire   [3:0] sub_ln214_14_fu_348_p2;
wire   [3:0] add_ln214_10_fu_354_p2;
wire   [3:0] sub_ln214_5_fu_336_p2;
wire   [3:0] shl_ln214_6_fu_378_p2;
wire  signed [3:0] sub_ln214_6_fu_383_p2;
wire   [3:0] mul_ln209_3_fu_388_p2;
wire   [3:0] shl_ln214_7_fu_398_p2;
wire   [3:0] sub_ln214_15_fu_403_p2;
wire   [3:0] add_ln214_11_fu_409_p2;
wire   [3:0] sub_ln214_7_fu_393_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_382;
reg    ap_condition_387;
reg    ap_condition_391;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_predicate_tran4to5_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state1)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state1)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_3_reg_474_pp0_iter1_reg == 1'd0) & (icmp_ln887_2_reg_464_pp0_iter1_reg == 1'd0) & (icmp_ln887_1_reg_449_pp0_iter1_reg == 1'd0) & (icmp_ln887_reg_440_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0423_0_0_reg_98 <= add_ln209_3_fu_420_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0423_0_0_reg_98 <= {{vars_V[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_391)) begin
            p_0423_0_lcssa_reg_133 <= add_ln209_2_reg_505;
        end else if ((1'b1 == ap_condition_387)) begin
            p_0423_0_lcssa_reg_133 <= add_ln209_1_reg_493;
        end else if ((1'b1 == ap_condition_382)) begin
            p_0423_0_lcssa_reg_133 <= add_ln209_fu_273_p2;
        end else if (((icmp_ln887_reg_440_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0423_0_lcssa_reg_133 <= p_0423_0_0_reg_98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_3_reg_474 == 1'd0) & (icmp_ln887_2_reg_464 == 1'd0) & (icmp_ln887_1_reg_449 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_440 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0426_0_0_reg_88 <= add_ln214_3_fu_372_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0426_0_0_reg_88 <= x_var_V_fu_148_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_3_reg_474_pp0_iter1_reg == 1'd0) & (icmp_ln887_2_reg_464_pp0_iter1_reg == 1'd0) & (icmp_ln887_1_reg_449_pp0_iter1_reg == 1'd0) & (icmp_ln887_reg_440_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        t1_V_0_reg_108 <= add_ln214_7_fu_414_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        t1_V_0_reg_108 <= {{vars_V[11:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_391)) begin
            t1_V_lcssa_reg_118 <= add_ln214_6_reg_498;
        end else if ((1'b1 == ap_condition_387)) begin
            t1_V_lcssa_reg_118 <= add_ln214_5_reg_488;
        end else if ((1'b1 == ap_condition_382)) begin
            t1_V_lcssa_reg_118 <= add_ln214_fu_267_p2;
        end else if (((icmp_ln887_reg_440_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            t1_V_lcssa_reg_118 <= t1_V_0_reg_108;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_1_reg_449 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_440 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln209_1_reg_493 <= add_ln209_1_fu_314_p2;
        add_ln214_5_reg_488 <= add_ln214_5_fu_308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_2_reg_464 == 1'd0) & (icmp_ln887_1_reg_449 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_440 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln209_2_reg_505 <= add_ln209_2_fu_366_p2;
        add_ln214_6_reg_498 <= add_ln214_6_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_1_fu_196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln214_1_reg_458 <= add_ln214_1_fu_214_p2;
        icmp_ln887_2_reg_464 <= icmp_ln887_2_fu_220_p2;
        sub_ln214_2_reg_453 <= sub_ln214_2_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_2_fu_220_p2 == 1'd0) & (icmp_ln887_1_fu_196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln214_2_reg_468 <= add_ln214_2_fu_226_p2;
        icmp_ln887_3_reg_474 <= icmp_ln887_3_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln214_2_reg_468_pp0_iter1_reg <= add_ln214_2_reg_468;
        icmp_ln887_1_reg_449_pp0_iter1_reg <= icmp_ln887_1_reg_449;
        icmp_ln887_2_reg_464_pp0_iter1_reg <= icmp_ln887_2_reg_464;
        icmp_ln887_3_reg_474_pp0_iter1_reg <= icmp_ln887_3_reg_474;
        icmp_ln887_reg_440 <= icmp_ln887_fu_172_p2;
        icmp_ln887_reg_440_pp0_iter1_reg <= icmp_ln887_reg_440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln887_1_reg_449 <= icmp_ln887_1_fu_196_p2;
        sub_ln214_reg_444 <= sub_ln214_fu_184_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Uoutport_V_ap_vld = 1'b1;
    end else begin
        Uoutport_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Xoutport_V_ap_vld = 1'b1;
    end else begin
        Xoutport_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Youtport_V_ap_vld = 1'b1;
    end else begin
        Youtport_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_3_reg_474_pp0_iter1_reg == 1'd0) & (icmp_ln887_2_reg_464_pp0_iter1_reg == 1'd0) & (icmp_ln887_1_reg_449_pp0_iter1_reg == 1'd0) & (icmp_ln887_reg_440_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_0423_0_0_phi_fu_101_p4 = add_ln209_3_fu_420_p2;
    end else begin
        ap_phi_mux_p_0423_0_0_phi_fu_101_p4 = p_0423_0_0_reg_98;
    end
end

always @ (*) begin
    if (((icmp_ln887_3_reg_474 == 1'd0) & (icmp_ln887_2_reg_464 == 1'd0) & (icmp_ln887_1_reg_449 == 1'd0) & (icmp_ln887_reg_440 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_0426_0_0_phi_fu_91_p4 = add_ln214_3_fu_372_p2;
    end else begin
        ap_phi_mux_p_0426_0_0_phi_fu_91_p4 = p_0426_0_0_reg_88;
    end
end

always @ (*) begin
    if (((icmp_ln887_3_reg_474_pp0_iter1_reg == 1'd0) & (icmp_ln887_2_reg_464_pp0_iter1_reg == 1'd0) & (icmp_ln887_1_reg_449_pp0_iter1_reg == 1'd0) & (icmp_ln887_reg_440_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_t1_V_0_phi_fu_111_p4 = add_ln214_7_fu_414_p2;
    end else begin
        ap_phi_mux_t1_V_0_phi_fu_111_p4 = t1_V_0_reg_108;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Uoutport_V = t1_V_lcssa_reg_118;

assign Xoutport_V = 4'd15;

assign Youtport_V = p_0423_0_lcssa_reg_133;

assign add_ln209_1_fu_314_p2 = ($signed(add_ln209_fu_273_p2) + $signed(add_ln214_5_fu_308_p2));

assign add_ln209_2_fu_366_p2 = ($signed(add_ln209_1_fu_314_p2) + $signed(add_ln214_6_fu_360_p2));

assign add_ln209_3_fu_420_p2 = (add_ln209_2_reg_505 + add_ln214_7_fu_414_p2);

assign add_ln209_fu_273_p2 = ($signed(ap_phi_mux_p_0423_0_0_phi_fu_101_p4) + $signed(add_ln214_fu_267_p2));

assign add_ln214_10_fu_354_p2 = (add_ln209_1_fu_314_p2 + sub_ln214_14_fu_348_p2);

assign add_ln214_11_fu_409_p2 = (add_ln209_2_reg_505 + sub_ln214_15_fu_403_p2);

assign add_ln214_1_fu_214_p2 = (ap_phi_mux_p_0426_0_0_phi_fu_91_p4 + 4'd2);

assign add_ln214_2_fu_226_p2 = (ap_phi_mux_p_0426_0_0_phi_fu_91_p4 + 4'd3);

assign add_ln214_3_fu_372_p2 = (p_0426_0_0_reg_88 + 4'd4);

assign add_ln214_4_fu_190_p2 = (ap_phi_mux_p_0426_0_0_phi_fu_91_p4 + 4'd1);

assign add_ln214_5_fu_308_p2 = (add_ln214_9_fu_302_p2 + sub_ln214_3_fu_284_p2);

assign add_ln214_6_fu_360_p2 = (add_ln214_10_fu_354_p2 + sub_ln214_5_fu_336_p2);

assign add_ln214_7_fu_414_p2 = (add_ln214_11_fu_409_p2 + sub_ln214_7_fu_393_p2);

assign add_ln214_8_fu_261_p2 = (ap_phi_mux_p_0423_0_0_phi_fu_101_p4 + sub_ln214_12_fu_255_p2);

assign add_ln214_9_fu_302_p2 = (add_ln209_fu_273_p2 + sub_ln214_13_fu_296_p2);

assign add_ln214_fu_267_p2 = (add_ln214_8_fu_261_p2 + sub_ln214_1_fu_243_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_382 = ((icmp_ln887_1_reg_449 == 1'd1) & (icmp_ln887_reg_440 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_387 = ((icmp_ln887_2_reg_464_pp0_iter1_reg == 1'd1) & (icmp_ln887_1_reg_449_pp0_iter1_reg == 1'd0) & (icmp_ln887_reg_440_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_391 = ((icmp_ln887_3_reg_474_pp0_iter1_reg == 1'd1) & (icmp_ln887_2_reg_464_pp0_iter1_reg == 1'd0) & (icmp_ln887_1_reg_449_pp0_iter1_reg == 1'd0) & (icmp_ln887_reg_440_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_tran4to5_state2 = ((icmp_ln887_fu_172_p2 == 1'd1) | ((icmp_ln887_1_fu_196_p2 == 1'd1) | ((icmp_ln887_3_fu_232_p2 == 1'd1) | (icmp_ln887_2_fu_220_p2 == 1'd1))));
end

assign icmp_ln887_1_fu_196_p2 = ((add_ln214_4_fu_190_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_220_p2 = ((add_ln214_1_fu_214_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_232_p2 = ((add_ln214_2_fu_226_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_172_p2 = ((ap_phi_mux_p_0426_0_0_phi_fu_91_p4 == 4'd15) ? 1'b1 : 1'b0);

assign mul_ln209_1_fu_279_p2 = ($signed(add_ln214_fu_267_p2) * $signed(sub_ln214_2_reg_453));

assign mul_ln209_2_fu_330_p2 = ($signed(add_ln214_5_fu_308_p2) * $signed(sub_ln214_4_fu_325_p2));

assign mul_ln209_3_fu_388_p2 = ($signed(add_ln214_6_reg_498) * $signed(sub_ln214_6_fu_383_p2));

assign mul_ln209_fu_238_p2 = ($signed(ap_phi_mux_t1_V_0_phi_fu_111_p4) * $signed(sub_ln214_reg_444));

assign shl_ln214_1_fu_249_p2 = ap_phi_mux_p_0423_0_0_phi_fu_101_p4 << 4'd2;

assign shl_ln214_2_fu_202_p2 = add_ln214_4_fu_190_p2 << 4'd2;

assign shl_ln214_3_fu_290_p2 = add_ln209_fu_273_p2 << 4'd2;

assign shl_ln214_4_fu_320_p2 = add_ln214_1_reg_458 << 4'd2;

assign shl_ln214_5_fu_342_p2 = add_ln209_1_fu_314_p2 << 4'd2;

assign shl_ln214_6_fu_378_p2 = add_ln214_2_reg_468_pp0_iter1_reg << 4'd2;

assign shl_ln214_7_fu_398_p2 = add_ln209_2_reg_505 << 4'd2;

assign shl_ln214_fu_178_p2 = ap_phi_mux_p_0426_0_0_phi_fu_91_p4 << 4'd2;

assign sub_ln214_12_fu_255_p2 = (4'd0 - shl_ln214_1_fu_249_p2);

assign sub_ln214_13_fu_296_p2 = (4'd0 - shl_ln214_3_fu_290_p2);

assign sub_ln214_14_fu_348_p2 = (4'd0 - shl_ln214_5_fu_342_p2);

assign sub_ln214_15_fu_403_p2 = (4'd0 - shl_ln214_7_fu_398_p2);

assign sub_ln214_1_fu_243_p2 = ($signed(ap_phi_mux_t1_V_0_phi_fu_111_p4) - $signed(mul_ln209_fu_238_p2));

assign sub_ln214_2_fu_208_p2 = (shl_ln214_2_fu_202_p2 - add_ln214_4_fu_190_p2);

assign sub_ln214_3_fu_284_p2 = ($signed(add_ln214_fu_267_p2) - $signed(mul_ln209_1_fu_279_p2));

assign sub_ln214_4_fu_325_p2 = (shl_ln214_4_fu_320_p2 - add_ln214_1_reg_458);

assign sub_ln214_5_fu_336_p2 = ($signed(add_ln214_5_fu_308_p2) - $signed(mul_ln209_2_fu_330_p2));

assign sub_ln214_6_fu_383_p2 = (shl_ln214_6_fu_378_p2 - add_ln214_2_reg_468_pp0_iter1_reg);

assign sub_ln214_7_fu_393_p2 = ($signed(add_ln214_6_reg_498) - $signed(mul_ln209_3_fu_388_p2));

assign sub_ln214_fu_184_p2 = (shl_ln214_fu_178_p2 - ap_phi_mux_p_0426_0_0_phi_fu_91_p4);

assign x_var_V_fu_148_p1 = vars_V[3:0];

endmodule //diffeq_easy
