static struct drm_mm_node *\r\nnv20_fb_alloc_tag(struct drm_device *dev, uint32_t size)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nouveau_fb_engine *pfb = &dev_priv->engine.fb;\r\nstruct drm_mm_node *mem;\r\nint ret;\r\nret = drm_mm_pre_get(&pfb->tag_heap);\r\nif (ret)\r\nreturn NULL;\r\nspin_lock(&dev_priv->tile.lock);\r\nmem = drm_mm_search_free(&pfb->tag_heap, size, 0, 0);\r\nif (mem)\r\nmem = drm_mm_get_block_atomic(mem, size, 0);\r\nspin_unlock(&dev_priv->tile.lock);\r\nreturn mem;\r\n}\r\nstatic void\r\nnv20_fb_free_tag(struct drm_device *dev, struct drm_mm_node **pmem)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct drm_mm_node *mem = *pmem;\r\nif (mem) {\r\nspin_lock(&dev_priv->tile.lock);\r\ndrm_mm_put_block(mem);\r\nspin_unlock(&dev_priv->tile.lock);\r\n*pmem = NULL;\r\n}\r\n}\r\nvoid\r\nnv20_fb_init_tile_region(struct drm_device *dev, int i, uint32_t addr,\r\nuint32_t size, uint32_t pitch, uint32_t flags)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nouveau_tile_reg *tile = &dev_priv->tile.reg[i];\r\nint bpp = (flags & NOUVEAU_GEM_TILE_32BPP ? 32 : 16);\r\ntile->addr = 0x00000001 | addr;\r\ntile->limit = max(1u, addr + size) - 1;\r\ntile->pitch = pitch;\r\nif (flags & NOUVEAU_GEM_TILE_ZETA) {\r\ntile->tag_mem = nv20_fb_alloc_tag(dev, size / 256);\r\nif (tile->tag_mem) {\r\ntile->zcomp = tile->tag_mem->start;\r\nif (dev_priv->chipset >= 0x25) {\r\nif (bpp == 16)\r\ntile->zcomp |= NV25_PFB_ZCOMP_MODE_16;\r\nelse\r\ntile->zcomp |= NV25_PFB_ZCOMP_MODE_32;\r\n} else {\r\ntile->zcomp |= NV20_PFB_ZCOMP_EN;\r\nif (bpp != 16)\r\ntile->zcomp |= NV20_PFB_ZCOMP_MODE_32;\r\n}\r\n}\r\ntile->addr |= 2;\r\n}\r\n}\r\nvoid\r\nnv20_fb_free_tile_region(struct drm_device *dev, int i)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nouveau_tile_reg *tile = &dev_priv->tile.reg[i];\r\ntile->addr = tile->limit = tile->pitch = tile->zcomp = 0;\r\nnv20_fb_free_tag(dev, &tile->tag_mem);\r\n}\r\nvoid\r\nnv20_fb_set_tile_region(struct drm_device *dev, int i)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nouveau_tile_reg *tile = &dev_priv->tile.reg[i];\r\nnv_wr32(dev, NV10_PFB_TLIMIT(i), tile->limit);\r\nnv_wr32(dev, NV10_PFB_TSIZE(i), tile->pitch);\r\nnv_wr32(dev, NV10_PFB_TILE(i), tile->addr);\r\nnv_wr32(dev, NV20_PFB_ZCOMP(i), tile->zcomp);\r\n}\r\nint\r\nnv20_fb_vram_init(struct drm_device *dev)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nu32 mem_size = nv_rd32(dev, 0x10020c);\r\nu32 pbus1218 = nv_rd32(dev, 0x001218);\r\ndev_priv->vram_size = mem_size & 0xff000000;\r\nswitch (pbus1218 & 0x00000300) {\r\ncase 0x00000000: dev_priv->vram_type = NV_MEM_TYPE_SDRAM; break;\r\ncase 0x00000100: dev_priv->vram_type = NV_MEM_TYPE_DDR1; break;\r\ncase 0x00000200: dev_priv->vram_type = NV_MEM_TYPE_GDDR3; break;\r\ncase 0x00000300: dev_priv->vram_type = NV_MEM_TYPE_GDDR2; break;\r\n}\r\nreturn 0;\r\n}\r\nint\r\nnv20_fb_init(struct drm_device *dev)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nouveau_fb_engine *pfb = &dev_priv->engine.fb;\r\nint i;\r\nif (dev_priv->chipset >= 0x25)\r\ndrm_mm_init(&pfb->tag_heap, 0, 64 * 1024);\r\nelse\r\ndrm_mm_init(&pfb->tag_heap, 0, 32 * 1024);\r\npfb->num_tiles = NV10_PFB_TILE__SIZE;\r\nfor (i = 0; i < pfb->num_tiles; i++)\r\npfb->set_tile_region(dev, i);\r\nreturn 0;\r\n}\r\nvoid\r\nnv20_fb_takedown(struct drm_device *dev)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nouveau_fb_engine *pfb = &dev_priv->engine.fb;\r\nint i;\r\nfor (i = 0; i < pfb->num_tiles; i++)\r\npfb->free_tile_region(dev, i);\r\ndrm_mm_takedown(&pfb->tag_heap);\r\n}
