// Seed: 1092412873
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    input wire id_11
);
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  wor   id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  always begin : LABEL_0
    id_1 <= -1;
    id_1 <= -1;
    $clog2(9);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_0,
      id_4,
      id_4,
      id_2,
      id_5,
      id_5,
      id_3
  );
  assign modCall_1.id_9 = 0;
endmodule
