
##############################################################################
# Makefile generated by bdw_makegen version 15.21-p100
#      Cadence Design Systems
#      Mon Aug 29 16:09:31 EDT 2016
#          Project file was <project.tcl>
##############################################################################

######################################################################
## Exported variables.  
## Each of these variables will be accessible to all child processes.
######################################################################

export BDW_TECH_LIBS	=	/opt/cadence/STRATUS152/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
export BDW_WORKLIB
ifeq ($(BDW_WORKLIB),)
	BDW_WORKLIB = bdw_work
endif

ifeq ($(shell if `which bdw_shell >&/dev/null` ; then echo 1; fi),1)
export STRATUS_HOME := $(shell echo "puts [get_install_path]" | bdw_shell)
else
export STRATUS_HOME := /opt/cadence/STRATUS152
endif
export STRATUS_PLATFORM := lnx86

export BDW_TCL_DIR = $(STRATUS_HOME)/share/stratus/tcl


# Use internal SystemC 2.3 for simulation
export SYSTEMC := $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/systemc/2.3


# Use builtin gcc 4.4 for simulations.
export BDW_CC := $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/gcc/4.4/bin/g++
export BDW_CCDEP := $(BDW_CC)
export BDW_LINK := $(BDW_CC)


export BDW_OBJDIR		=	$(BDW_WORKLIB)/objs
export BDW_SIMDIR		=	$(BDW_WORKLIB)/sims
export BDW_MODULEDIR	=	$(BDW_WORKLIB)/modules
export BDW_LIBDIR		=	$(BDW_WORKLIB)/libs
export BDW_WRAPDIR		=	$(BDW_WORKLIB)/wrappers
export BDW_HLSLIB_DIRS
export BDW_HLSLIB_NAMES
export BDW_PROJECT_FILE =   project.tcl
export BDW_SIM_CONFIG
export BDW_SIM_CONFIG_DIR
export BDW_LS_CONFIG
export BDW_LS_CONFIG_DIR
export BDW_LS_CONFIG_LOGS
export BDW_VRTL_FILE
export BDW_MODULE
export BDW_HLS_CONFIG
export BDW_HLS_CONFIG_DIR
export BDW_CYNTH_CONFIG
export BDW_CYNTH_CONFIG_DIR
export BDW_LS_INFO

export BDW_COWARE = 0
export BDW_COWARE_LOAD_FLAGS
export BDW_COWARE_PREPROC_FLAGS
export BDW_VISTA = 0
export BDW_NCSC = 0
export BDW_VLOGSIM_ARGS
export BDW_VLOGCOMP_ARGS
export BDW_VLOG_LIBS
export BDW_VLOG_DEFINES
export BDW_VLOG_DUT_FILES
export BDW_EXTRA_LDFLAGS
export BDW_EXTRA_LIBS
export BDW_EXTRA_LIB_FLAGS
export BDW_EXTRA_CCFLAGS
export BDW_CCOPTIONS
export BDW_SCSIM_ARGS
export BDW_HUB_ARGV
export BDW_USE_SCV
export BDW_FSDBVCSPLATFORM
ifeq ($(BDW_64BITMODE),1)
    BDW_FSDBVCSPLATFORM = LINUX64
else
    BDW_FSDBVCSPLATFORM = LINUX
endif
export BDW_USE_SCV = 0
ifeq ($(CM_USERLOGDIR),)
	export CM_USERLOGDIR = $(shell pwd)/$(BDW_WORKLIB)/tmp
endif
ifeq ($(CM_USERTMPDIR),)
	export CM_USERTMPDIR = $(shell pwd)/$(BDW_WORKLIB)/tmp
endif

# Provide backwards compatibility with CONF variable used in some applications
# to set the configuration on the command line.
ifneq ($(CONF),)
	BDW_SIM_CONFIG = $(CONF)
endif

######################################################################
## Definitions for remote execution
######################################################################
export BDW_EXEC_CMD
export BDW_PMAKE_FLG
ifeq ($(BDW_EXEC_CMD),)
    BDW_EXEC_CMD=
endif

######################################################################
## Definitions for compilation and synthesis
######################################################################

MAKE			   = make --no-print-directory -f $(firstword $(MAKEFILE_LIST))
PERL			   = perl
CYNTHHL			   = ${STRATUS_HOME}/bin/stratus_hls
CYNTHVLG		   = ${STRATUS_HOME}/bin/stratus_vlg --project project.tcl
ifneq ($(BDW_TMPLNK_DIR),)
BDW_TMPLNK_FILE    := $(shell $(STRATUS_HOME)/bin/bdw_tmpfile $(BDW_TMPLNK_DIR)/BDWLNK.$(USER).XXXXXX)
endif

######################################################################
## Set variables for and include BDW common Makefile bdw.mak
######################################################################

export BDW_USEHUB	   = 1
export BDW_USECYNTH	   = 1
export BDW_WRITEFSDB   = 0
ifeq ($(BDW_WRITEFSDB),1)
	export BDW_NOVAS_INST_DIR = $(shell $(STRATUS_HOME)/bin/bdw_find_novas_install)
	ifeq ($(wildcard $(BDW_NOVAS_INST_DIR)/share/PLI/VCS*),$(BDW_NOVAS_INST_DIR)/share/PLI/VCS)
		# The PLI/VCS dir is an indication that this is a 2010 or later Novas release, and we can use automatic VCS platform selection.
		BDW_FSDB_VCS_ARGS = -debug_pp -LDFLAGS -Wl,-rpath,$(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM) -P $(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM)/novas.tab $(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM)/pli.a
	else
		# For older versions of Novas, use vcs_latest, which works with all supported VCS versions.
		BDW_FSDB_VCS_ARGS = -P $(BDW_NOVAS_INST_DIR)/share/PLI/vcs_latest/$(BDW_FSDBVCSPLATFORM)/novas.tab $(BDW_NOVAS_INST_DIR)/share/PLI/vcs_latest/$(BDW_FSDBVCSPLATFORM)/pli.a
	endif
else
	BDW_FSDB_VCS_ARGS =
endif
BDW_INCLUDE_DIRS = 
BDW_CCFLAGS        = -I./ -I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(addprefix -I,$(BDW_INCLUDE_DIRS))
ifneq ($(BDW_SIM_CONFIG),)
    BDW_SOURCES		   += 
endif
BDW_CCOPTIONS	   =  -DCLOCK_PERIOD=10
BDW_DEP_FILTER	   = | bdw_depfilter project.tcl

VPATH += $(BDW_INCLUDE_DIRS)

vpath %.bdt $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/lib

BDW_LOGOPTIONS_FILE = $(BDW_WRAPDIR)/.logOptions

# rule to create .logOptions if it gets accidentally removed
$(BDW_LOGOPTIONS_FILE): project.tcl
	@bdw_makegen project.tcl -q

######################################################################
## Start of Configurations
######################################################################
BDW_SHAREDLIB		=	0
BDW_VLOG_DUT_FILES	=	
VLOG_COSIM_TOP	=
BDW_ALL_WRAPPERS    =


HL_FLAGS           = --logfile=stratus_hls.log -I. -I$(BDW_WRAPDIR) -I$(STRATUS_HOME)/share/stratus/include $(BDW_EXTRA_HLFLAGS) $(addprefix --tl=,$(BDW_TECH_LIBS)) -DCLOCK_PERIOD=10 --clock_period=10.000 --default_input_delay=0.000 --dpopt_auto=all --message_detail=3
VLG_FLAGS          = -DBDW_RTL=1 -I$(BDW_WRAPDIR) $(BDW_EXTRA_VLGFLAGS)

HL_FLAGS_simple_FIFO_PIN	= -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_PIN)))
HL_FLAGS_simple_FIFO_ASIC	= -DASIC=1 -DBDW_RTL_simple_FIFO_ASIC=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_ASIC)))
HL_FLAGS_simple_FIFO_DPOPT	= -DDPOPT=1 -DBDW_RTL_simple_FIFO_DPOPT=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_DPOPT)))
HL_FLAGS_simple_FIFO_VIVADO	= -DVIVADO=1 -DBDW_RTL_simple_FIFO_VIVADO=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN --fpga_part=xc7vx485tffg1158-2 --fpga_tool=Vivado $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO)))
HL_FLAGS_simple_FIFO_VIVADO_DSP	= -DVIVADO_DSP=1 -DBDW_RTL_simple_FIFO_VIVADO_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP --fpga_part=xc7vx485tffg1158-2 --fpga_tool=Vivado --fpga_use_dsp=on $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO_DSP)))
HL_FLAGS_simple_FIFO_QUARTUS	= -DQUARTUS=1 -DBDW_RTL_simple_FIFO_QUARTUS=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN --fpga_part=5CGXFC3B6F23C6 --fpga_tool=Quartus $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS)))
HL_FLAGS_simple_FIFO_QUARTUS_DSP	= -DQUARTUS_DSP=1 -DBDW_RTL_simple_FIFO_QUARTUS_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP --fpga_part=5CGXFC3B6F23C6 --fpga_tool=Quartus --fpga_use_dsp=on $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS_DSP)))
BDW_ALL_WRAPPERS += $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.h
ifeq ($(BDW_SIM_CONFIG),B)
$(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_PIN)))


SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	simple_FIFO.cc main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	
BDW_VLOG_DUT_FILES	+=	 ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	
BDW_VLOG_DEFINES	=	
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	
	BDW_VLOG_SIM_PATH =	
endif


else
ifeq ($(BDW_SIM_CONFIG),PIN_V)
HL_FLAGS_simple_FIFO	= -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_PIN)))

BDW_SHAREDLIB		= 1
SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_PIN_V.v
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.v ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/simple_FIFO/PIN/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig_PIN
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_simple_FIFO_PIN
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	vcs
	BDW_VLOG_SIM_PATH =	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}
endif


else
ifeq ($(BDW_SIM_CONFIG),ASIC_V)
HL_FLAGS_simple_FIFO	= -DASIC=1 -DBDW_RTL_simple_FIFO_ASIC=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_ASIC)))

BDW_SHAREDLIB		= 1
SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_ASIC_V.v
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig_PIN
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_simple_FIFO_ASIC
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	vcs
	BDW_VLOG_SIM_PATH =	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}
endif


else
ifeq ($(BDW_SIM_CONFIG),DPOPT_V)
HL_FLAGS_simple_FIFO	= -DDPOPT=1 -DBDW_RTL_simple_FIFO_DPOPT=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_DPOPT)))

BDW_SHAREDLIB		= 1
SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_DPOPT_V.v
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig_PIN
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_simple_FIFO_DPOPT
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	vcs
	BDW_VLOG_SIM_PATH =	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}
endif


else
ifeq ($(BDW_SIM_CONFIG),VIVADO_V)
HL_FLAGS_simple_FIFO	= -DVIVADO=1 -DBDW_RTL_simple_FIFO_VIVADO=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN --fpga_part=xc7vx485tffg1158-2 --fpga_tool=Vivado $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO)))

BDW_SHAREDLIB		= 1
SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_VIVADO_V.v
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig_PIN
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_simple_FIFO_VIVADO
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	vcs
	BDW_VLOG_SIM_PATH =	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}
endif


else
ifeq ($(BDW_SIM_CONFIG),VIVADO_DSP_V)
HL_FLAGS_simple_FIFO	= -DVIVADO_DSP=1 -DBDW_RTL_simple_FIFO_VIVADO_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP --fpga_part=xc7vx485tffg1158-2 --fpga_tool=Vivado --fpga_use_dsp=on $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO_DSP)))

BDW_SHAREDLIB		= 1
SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_VIVADO_DSP_V.v
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig_PIN
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_simple_FIFO_VIVADO_DSP
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	vcs
	BDW_VLOG_SIM_PATH =	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}
endif


else
ifeq ($(BDW_SIM_CONFIG),QUARTUS_V)
HL_FLAGS_simple_FIFO	= -DQUARTUS=1 -DBDW_RTL_simple_FIFO_QUARTUS=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN --fpga_part=5CGXFC3B6F23C6 --fpga_tool=Quartus $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS)))

BDW_SHAREDLIB		= 1
SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_QUARTUS_V.v
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig_PIN
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_simple_FIFO_QUARTUS
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	vcs
	BDW_VLOG_SIM_PATH =	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}
endif


else
ifeq ($(BDW_SIM_CONFIG),QUARTUS_DSP_V)
HL_FLAGS_simple_FIFO	= -DQUARTUS_DSP=1 -DBDW_RTL_simple_FIFO_QUARTUS_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP --fpga_part=5CGXFC3B6F23C6 --fpga_tool=Quartus --fpga_use_dsp=on $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS_DSP)))

BDW_SHAREDLIB		= 1
SIM_OBJS			=	$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.o $(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_OBJS)
SIM_RTL_SRCS		=	main.cc system.cc tb.cc
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_QUARTUS_DSP_V.v
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v ${VLOG_COSIM_TOP}
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig_PIN
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_simple_FIFO_QUARTUS_DSP
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.d $(BDW_WORKLIB)/modules/main/PIN/main.d $(BDW_WORKLIB)/modules/System/PIN/system.d $(BDW_WORKLIB)/modules/tb/PIN/tb.d $(BDW_OBJDIR)/simple_FIFO.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	vcs
	BDW_VLOG_SIM_PATH =	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}
endif


else

BDW_MISSING_WRAPPERS=	
ifneq ($(BDW_DEP_CYNTH_CONFIG),)
DEP_FILES           =   bdw_work/wrappers/simple_FIFO_wrap.d
endif
endif
endif
endif
endif
endif
endif
endif
endif

################################################################
# start of logicSynth Configurations
################################################################

# global logicSynth definitions


        
# logicSynthConfig specific definitions

ifeq ($(BDW_LS_CONFIG),LS_ASIC)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/LS_ASIC
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/LS_ASIC/simple_FIFO.log} {$(BDW_WORKLIB)/logicsynth/LS_ASIC/simple_FIFO.bdr}
BDW_LS_CMD = bdw_runrc
ifeq ($(BDW_MODULE),simple_FIFO)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/LS_ASIC/simple_FIFO.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v
BDW_CYNTH_CONFIG = ASIC
BDW_HLS_CONFIG = ASIC
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/ASIC
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/ASIC
endif
else
ifeq ($(BDW_LS_CONFIG),LS_DPOPT)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/LS_DPOPT
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/LS_DPOPT/simple_FIFO.log} {$(BDW_WORKLIB)/logicsynth/LS_DPOPT/simple_FIFO.bdr}
BDW_LS_CMD = bdw_runrc
ifeq ($(BDW_MODULE),simple_FIFO)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/LS_DPOPT/simple_FIFO.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v
BDW_CYNTH_CONFIG = DPOPT
BDW_HLS_CONFIG = DPOPT
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT
endif
else
ifeq ($(BDW_LS_CONFIG),LS_VIVADO)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/LS_VIVADO
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/LS_VIVADO/simple_FIFO.log} {$(BDW_WORKLIB)/logicsynth/LS_VIVADO/simple_FIFO.bdr}
BDW_LS_CMD = bdw_runvivado
ifeq ($(BDW_MODULE),simple_FIFO)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/LS_VIVADO/simple_FIFO.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v
BDW_CYNTH_CONFIG = VIVADO
BDW_HLS_CONFIG = VIVADO
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO
endif
else
ifeq ($(BDW_LS_CONFIG),LS_VIVADO_DSP)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/LS_VIVADO_DSP
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/LS_VIVADO_DSP/simple_FIFO.log} {$(BDW_WORKLIB)/logicsynth/LS_VIVADO_DSP/simple_FIFO.bdr}
BDW_LS_CMD = bdw_runvivado
ifeq ($(BDW_MODULE),simple_FIFO)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/LS_VIVADO_DSP/simple_FIFO.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v
BDW_CYNTH_CONFIG = VIVADO_DSP
BDW_HLS_CONFIG = VIVADO_DSP
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP
endif
else
ifeq ($(BDW_LS_CONFIG),LS_QUARTUS)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/LS_QUARTUS
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/LS_QUARTUS/simple_FIFO.log} {$(BDW_WORKLIB)/logicsynth/LS_QUARTUS/simple_FIFO.bdr}
BDW_LS_CMD = bdw_runquartus
ifeq ($(BDW_MODULE),simple_FIFO)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/LS_QUARTUS/simple_FIFO.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v
BDW_CYNTH_CONFIG = QUARTUS
BDW_HLS_CONFIG = QUARTUS
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS
endif
else
ifeq ($(BDW_LS_CONFIG),LS_QUARTUS_DSP)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/LS_QUARTUS_DSP
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/LS_QUARTUS_DSP/simple_FIFO.log} {$(BDW_WORKLIB)/logicsynth/LS_QUARTUS_DSP/simple_FIFO.bdr}
BDW_LS_CMD = bdw_runquartsimple_FIFO
ifeq ($(BDW_MODULE),simple_FIFO)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/LS_QUARTUS_DSP/simple_FIFO.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v
BDW_CYNTH_CONFIG = QUARTUS_DSP
BDW_HLS_CONFIG = QUARTUS_DSP
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP
endif
endif
endif
endif
endif
endif
endif

################################################################
# start of analysis Configurations
################################################################

# global analysis definitions


        
# analysisConfig specific definitions


ifeq ($(BDW_SHAREDLIB),0)
	EXECUTABLE			= scsim_$(BDW_SIM_CONFIG)
	SIM_BUILD			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG)
else
	EXECUTABLE			= $(BDW_VLOG_SIM)
	COSIM_FILES			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so $(BDW_VLOG_DUT_FILES)
	SIM_BUILD			= $(COSIM_FILES)
endif


################################################################
# start of place and route configurations
################################################################

# pnrConfig specific definitions 


######################################################################
# Include dependency files for this configuration.
# These will be automatically generted if they do not exist.
# Avoid including (and so generating) these files for 'clean' and
# 'help' commands.
######################################################################
ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
    ifeq ($(findstring clean,$(MAKECMDGOALS)),)
        ifeq ($(findstring help,$(MAKECMDGOALS)),)
            ifneq ($(DEP_FILES),)
                -include $(DEP_FILES)
            endif
        endif
    endif
endif

######################################################################
## Include pre-defined variables and rules provided with BDW
######################################################################
include ${STRATUS_HOME}/share/stratus/source/bdw.mak

######################################################################
## Error checking rules for variable and environment settings.
######################################################################
vista_needs_gcc3:
ifeq ($(BDW_GCC_VERSION),2.95.3)
	@echo "*** You must use GCC 3 to use Vista." ;  exit
endif

#########################################################
## Start of the "ALL" rule set
#########################################################

pnr_all:


kill_pnr_all:


clean_pnr_all:


power_all:


kill_power_all:


clean_power_all:


equiv_all:


kill_equiv_all:


clean_equiv_all:


ls_all: ls_LS_ASIC ls_LS_DPOPT ls_LS_VIVADO ls_LS_VIVADO_DSP ls_LS_QUARTUS ls_LS_QUARTUS_DSP


kill_ls_all: kill_ls_LS_ASIC kill_ls_LS_DPOPT kill_ls_LS_VIVADO kill_ls_LS_VIVADO_DSP kill_ls_LS_QUARTUS kill_ls_LS_QUARTUS_DSP


clean_ls_all: clean_ls_LS_ASIC clean_ls_LS_DPOPT clean_ls_LS_VIVADO clean_ls_LS_VIVADO_DSP clean_ls_LS_QUARTUS clean_ls_LS_QUARTUS_DSP


analysis_all:


kill_analysis_all:


clean_analysis_all:


hls_all: hls_B hls_PIN_V hls_ASIC_V hls_DPOPT_V hls_VIVADO_V hls_VIVADO_DSP_V hls_QUARTUS_V hls_QUARTUS_DSP_V


cynth_all: cynth_B cynth_PIN_V cynth_ASIC_V cynth_DPOPT_V cynth_VIVADO_V cynth_VIVADO_DSP_V cynth_QUARTUS_V cynth_QUARTUS_DSP_V


kill_hls_all kill_cynth_all: kill_hls_simple_FIFO_PIN kill_hls_simple_FIFO_ASIC kill_hls_simple_FIFO_DPOPT kill_hls_simple_FIFO_VIVADO kill_hls_simple_FIFO_VIVADO_DSP kill_hls_simple_FIFO_QUARTUS kill_hls_simple_FIFO_QUARTUS_DSP


all_deps: clean_deps
	-@$(MAKE) gen_all_deps >& /dev/null



gen_all_deps: 
	-@$(MAKE) deps BDW_SIM_CONFIG=B >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=PIN_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=ASIC_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=DPOPT_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=VIVADO_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=VIVADO_DSP_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=QUARTUS_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=QUARTUS_DSP_V >& /dev/null


.PHONY: gen_all_deps
.PHONY: all_deps

all_wrappers: $(BDW_ALL_WRAPPERS)

clean_hls_all: clean_hls_B clean_hls_PIN_V clean_hls_ASIC_V clean_hls_DPOPT_V clean_hls_VIVADO_V clean_hls_VIVADO_DSP_V clean_hls_QUARTUS_V clean_hls_QUARTUS_DSP_V

hls_clean_all: clean_hls_all
cynth_clean_all: clean_hls_all
clean_cynth_all: clean_hls_all
prebuild_all: prebuild_B prebuild_PIN_V prebuild_ASIC_V prebuild_DPOPT_V prebuild_VIVADO_V prebuild_VIVADO_DSP_V prebuild_QUARTUS_V prebuild_QUARTUS_DSP_V

build_all: build_B build_PIN_V build_ASIC_V build_DPOPT_V build_VIVADO_V build_VIVADO_DSP_V build_QUARTUS_V build_QUARTUS_DSP_V

sim_all: sim_B sim_PIN_V sim_ASIC_V sim_DPOPT_V sim_VIVADO_V sim_VIVADO_DSP_V sim_QUARTUS_V sim_QUARTUS_DSP_V

kill_sim_all: kill_sim_B kill_sim_PIN_V kill_sim_ASIC_V kill_sim_DPOPT_V kill_sim_VIVADO_V kill_sim_VIVADO_DSP_V kill_sim_QUARTUS_V kill_sim_QUARTUS_DSP_V

clean_wrap_all: clean_wrap_B clean_wrap_PIN_V clean_wrap_ASIC_V clean_wrap_DPOPT_V clean_wrap_VIVADO_V clean_wrap_VIVADO_DSP_V clean_wrap_QUARTUS_V clean_wrap_QUARTUS_DSP_V

kill_all: 
	@bdw_kill -all


clean_cachelib:
	@rm -rf /home/staff/yw777/Stratus_HLS/simple_FIFO/cachelib

clean_all:
	@if [ -d $(BDW_WORKLIB) ] ; then \
		td=`mktemp -d $(BDW_WORKLIB).XXXXXXXX` ; \
		mv $(BDW_WORKLIB) $${td} ; \
		for f in *.vcd *.fsdb ; do \
			if [ -f $$f ] ; then \
				mv $$f $${td} ; \
			fi ; \
		done ; \
		rm -rf $${td} & \
	fi

clean_sim_all: clean_B clean_PIN_V clean_ASIC_V clean_DPOPT_V clean_VIVADO_V clean_VIVADO_DSP_V clean_QUARTUS_V clean_QUARTUS_DSP_V clean_deps
	@rm -rf *.vcd *.fsdb $(BDW_OBJDIR) $(BDW_SIMDIR) $(BDW_MODULEDIR) $(BDW_WRAPDIR)

jobs:
	@bdw_ps

clean_libs:
	@rm -rf $(BDW_LIBDIR)

clean_deps:
	@if [ -d $(BDW_WORKLIB) ]; then find $(BDW_WORKLIB) -name '*.d' -exec rm {} \; ; fi

deps : $(DEP_FILES)

#########################################################
## End of the "ALL" rule set
#########################################################



help:
	@echo 
	@echo "Makefile generated by bdw_makegen version 15.21-p100 from project.tcl"
	@echo 
	@echo "PROJECT-WIDE RULES:"
	@echo "    workbench   - Stratus Workbench for the project."
	@echo 
	@echo "GROUP RULES:"
	@echo "    hls_all             - Run stratus_hls for all modules for all configurations."
	@echo "    clean_hls_all       - Clear all RTL files generated for all stratus_hls runs for each configuration."
	@echo "    ls_all      - Run logic synthesis for all logicSynthConfigs "
	@echo "    clean_ls_all- Removes logic synthesis results for all logicSynthConfigs "
	@echo "    build_all           - Build all simulation executables or shared libraries (but don't run them)."
	@echo "    sim_all             - Build AND run all simulation configurations."
	@echo "    power_all           - Run all Power configurations."
	@echo "    pnr_all             - Run all place and route configurations."
	@echo "    equiv_all           - Run all whole-design equivalence checking configurations."
	@echo "    clean_all           - Removes the $(BDW_WORKLIB) directory, thus cleaning up everything."
	@echo "    clean_sim_all       - Clean up all modules for all simulation configurations."
	@echo "    clean_power_all     - Clean all files generated for all power estimation configs."
	@echo "    clean_pnr_all       - Clean all files generated for all place and route configs."
	@echo "    clean_equiv_all     - Clean all files generated for all equivalence checking configs."
	@echo "    clean_libs          - Clean up all locally built items for cynthLibs."
	@echo "    clean_cachelib      - Clean up the local Cache Library."
	@echo "    clean_deps          - Clean up auto-generated dependencies so they will be re-generated."
	@echo "    clean_wrap_all      - Clean all generated wrapper files."
	@echo "    all_deps            - Re-creates all dependencies."
	@echo "    all_wrappers        - Generates all out of data cynthModule wrappers."
	@echo "    jobs                - List all current jobs for this project."
	@echo "    kill_all            - Kills alls current jobs for this project."
	@echo "    kill_hls_all        - Kills alls stratus_hls jobs for this project."
	@echo "    kill_ls_all         - Kill all logic synthesis jobs for this project."
	@echo "    kill_sim_all        - Kill all simulation jobs for this project."
	@echo "    kill_pnr_all        - Kill all place and route jobs for this project."
	@echo "    kill_power_all      - Kill all power estimation jobs for this project."
	@echo "    kill_equiv_all      - Kill all equivalence checking jobs for this project."
	@echo 
	@echo "PER-hls_config RULES:"
	@echo "    hls_<hls_config>   - Run stratus_hls on all modules that have a hls_config with the given name to Verilog"
	@echo "    clean_<hls_config> - Clean the given hls_config from all modules that have it"
	@echo "    view_<hls_config>  - View schematics all modules that have a hls_config with the given name"
	@echo 
	@echo "PER-module-and-hls_config RULES:"
	@echo "    hls_<module>_<hls_config>  - Run stratus_hls on the given module and hls_config to Verilog"
	@echo "    view_<module>_<hls_config> - View schematic for the given module and cynhtConfig"
	@echo "    kill_<module>_<hls_config> - Kill stratus_hls job for this module and hls_config"
	@echo 
	@echo "DEFINED module and hls_config NAMES:"
	@echo "	hls_config for module simple_FIFO:"
	@echo "		PIN	ASIC	DPOPT	VIVADO"
	@echo "		VIVADO_DSP	QUARTUS	QUARTUS_DSP"
	@echo 
	@echo "PER-sim_config RULES:"
	@echo "    clean_hls_<sim_config> - Clean stratus_hls output files for all modules required by the named sim_config"
	@echo "    build_<sim_config>   - Build the simulation executable for the named sim_config"
	@echo "    sim_<sim_config>     - Builds and executes a simulation for the named sim_config"
	@echo "    kill_sim_<sim_config> - Kills the simulation for the  named sim_config"
	@echo "    debug_<sim_config>   - Builds a simulation for the named sim_config for use with the gdb debugger under stratus_ide"
	@echo "    view_<sim_config>    - View schematics for all modules required by the named sim_config"
	@echo "    clean_<sim_config>   - Clean up files built for the named sim_config"
	@echo 
	@echo "DEFINED sim_config NAMES:"

	@echo "	B	PIN_V	ASIC_V	DPOPT_V"
	@echo "	VIVADO_V	VIVADO_DSP_V	QUARTUS_V	QUARTUS_DSP_V"

	@echo
	@echo "PER-logicSynthConfig Rules:"
	@echo "    ls_<logicSynthConfig> - Run logic synthesis for the modules in this logicSynthConfig"
	@echo "    view_ls_<logicSynthConfig> - View schematics for the modules in this logicSynthConfig"
	@echo "    clean_ls_<logicSynthConfig> - Removes logic synthesis results for this logicSynthConfig"
	@echo "    kill_ls_<logicSynthConfig> - Kills the logic synthesis job for this logicSynthConfig"
	@echo
	@echo "DEFINED logicSynthConfig NAMES:"

	@echo "	LS_ASIC	LS_DPOPT	LS_VIVADO	LS_VIVADO_DSP"
	@echo "	LS_QUARTUS	LS_QUARTUS_DSP"

#########################################################
## Start of the rule set for sim_config B
#########################################################

hls_B: 

cynth_B: 

hls_clean_B: clean_hls_B

cynth_clean_B: hls_clean_B

clean_hls_B: $(addprefix clean_, ) 

clean_cynth_B: clean_hls_B

prebuild_B: 

ifeq ($(CWBExec),1)

dbg_build_B:
	@$(MAKE) BDW_DEBUG=1 build_B


build_B: 
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=B

else
.PHONY: build_B

dbg_build_B:
	@bdw_exec -jobproject project.tcl -job dbg_build.B $(MAKE) CWBExec=1 BDW_DEBUG=1 build_B

build_B:
	@bdw_exec -jobproject project.tcl -job build.B $(MAKE) CWBExec=1 build_B
endif


ifeq ($(CWBExec),1)
sim_B: build_B
	@$(MAKE) run_sim BDW_SIM_CONFIG=B

else
.PHONY: sim_B

sim_B:
	@bdw_exec -jobproject project.tcl -job sim.B $(MAKE) CWBExec=1 sim_B
endif


kill_sim_B:
	@bdw_kill -job sim.B
	@bdw_kill -job sim.B.s


catlog_B: 
debug_B: 
	@$(MAKE) BDW_DEBUG=1 build_B
	@$(MAKE) run_sim BDW_SIM_CONFIG=B RUN_DEBUGGER=1
    
view_B: build_B
	@bdw_view_verdi -project project.tcl -simconfig B

clean_wrap_B:
	@rm -f 
	@rm -rf $(BDW_WORKLIB)/sims/B $(BDW_WORKLIB)/sims/B/sim_B
	@rm -rf $(BDW_WRAPDIR)

clean_B: clean_hls_B clean_wrap_B
	@rm -rf $(BDW_WORKLIB)/jobs/sim.B.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.B
	@rm -rf $(BDW_WORKLIB)/jobs/build.B

#########################################################
## Start of the rule set for sim_config PIN_V
#########################################################

hls_PIN_V: hls_simple_FIFO_PIN

cynth_PIN_V: hlsc_simple_FIFO_PIN

hls_clean_PIN_V: clean_hls_PIN_V

cynth_clean_PIN_V: hls_clean_PIN_V

clean_hls_PIN_V: $(addprefix clean_, hls_simple_FIFO_PIN) 

clean_cynth_PIN_V: clean_hls_PIN_V

prebuild_PIN_V: hls_simple_FIFO_PIN

ifeq ($(CWBExec),1)

dbg_build_PIN_V:
	@$(MAKE) BDW_DEBUG=1 build_PIN_V


build_PIN_V: hls_simple_FIFO_PIN
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=PIN_V

else
.PHONY: build_PIN_V

dbg_build_PIN_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.PIN_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_PIN_V

build_PIN_V:
	@bdw_exec -jobproject project.tcl -job build.PIN_V $(MAKE) CWBExec=1 build_PIN_V
endif


ifeq ($(CWBExec),1)
sim_PIN_V: build_PIN_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=PIN_V

else
.PHONY: sim_PIN_V

sim_PIN_V:
	@bdw_exec -jobproject project.tcl -job sim.PIN_V $(MAKE) CWBExec=1 sim_PIN_V
endif


kill_sim_PIN_V:
	@bdw_kill -job sim.PIN_V
	@bdw_kill -job sim.PIN_V.s


catlog_PIN_V: catVLGLog_simple_FIFO_PIN
debug_PIN_V: 
	@$(MAKE) BDW_DEBUG=1 build_PIN_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=PIN_V RUN_DEBUGGER=1
    
view_PIN_V: build_PIN_V
	@bdw_view_verdi -project project.tcl -simconfig PIN_V

clean_wrap_PIN_V:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/PIN_V $(BDW_WORKLIB)/sims/PIN_V/sim_PIN_V.so
	@rm -rf $(BDW_WRAPDIR)

clean_PIN_V: clean_hls_PIN_V clean_wrap_PIN_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.PIN_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.PIN_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.PIN_V

$(BDW_WORKLIB)/sims/top_PIN_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE) 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig PIN_V -top top



#########################################################
## Start of the rule set for sim_config ASIC_V
#########################################################

hls_ASIC_V: hls_simple_FIFO_ASIC

cynth_ASIC_V: hlsc_simple_FIFO_ASIC

hls_clean_ASIC_V: clean_hls_ASIC_V

cynth_clean_ASIC_V: hls_clean_ASIC_V

clean_hls_ASIC_V: $(addprefix clean_, hls_simple_FIFO_ASIC) 

clean_cynth_ASIC_V: clean_hls_ASIC_V

prebuild_ASIC_V: hls_simple_FIFO_ASIC

ifeq ($(CWBExec),1)

dbg_build_ASIC_V:
	@$(MAKE) BDW_DEBUG=1 build_ASIC_V


build_ASIC_V: hls_simple_FIFO_ASIC
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=ASIC_V

else
.PHONY: build_ASIC_V

dbg_build_ASIC_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.ASIC_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_ASIC_V

build_ASIC_V:
	@bdw_exec -jobproject project.tcl -job build.ASIC_V $(MAKE) CWBExec=1 build_ASIC_V
endif


ifeq ($(CWBExec),1)
sim_ASIC_V: build_ASIC_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=ASIC_V

else
.PHONY: sim_ASIC_V

sim_ASIC_V:
	@bdw_exec -jobproject project.tcl -job sim.ASIC_V $(MAKE) CWBExec=1 sim_ASIC_V
endif


kill_sim_ASIC_V:
	@bdw_kill -job sim.ASIC_V
	@bdw_kill -job sim.ASIC_V.s


catlog_ASIC_V: catVLGLog_simple_FIFO_ASIC
debug_ASIC_V: 
	@$(MAKE) BDW_DEBUG=1 build_ASIC_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=ASIC_V RUN_DEBUGGER=1
    
view_ASIC_V: build_ASIC_V
	@bdw_view_verdi -project project.tcl -simconfig ASIC_V

clean_wrap_ASIC_V:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/ASIC_V $(BDW_WORKLIB)/sims/ASIC_V/sim_ASIC_V.so
	@rm -rf $(BDW_WRAPDIR)

clean_ASIC_V: clean_hls_ASIC_V clean_wrap_ASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.ASIC_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.ASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.ASIC_V

$(BDW_WORKLIB)/sims/top_ASIC_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE) 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig ASIC_V -top top



#########################################################
## Start of the rule set for sim_config DPOPT_V
#########################################################

hls_DPOPT_V: hls_simple_FIFO_DPOPT

cynth_DPOPT_V: hlsc_simple_FIFO_DPOPT

hls_clean_DPOPT_V: clean_hls_DPOPT_V

cynth_clean_DPOPT_V: hls_clean_DPOPT_V

clean_hls_DPOPT_V: $(addprefix clean_, hls_simple_FIFO_DPOPT) 

clean_cynth_DPOPT_V: clean_hls_DPOPT_V

prebuild_DPOPT_V: hls_simple_FIFO_DPOPT

ifeq ($(CWBExec),1)

dbg_build_DPOPT_V:
	@$(MAKE) BDW_DEBUG=1 build_DPOPT_V


build_DPOPT_V: hls_simple_FIFO_DPOPT
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=DPOPT_V

else
.PHONY: build_DPOPT_V

dbg_build_DPOPT_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.DPOPT_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_DPOPT_V

build_DPOPT_V:
	@bdw_exec -jobproject project.tcl -job build.DPOPT_V $(MAKE) CWBExec=1 build_DPOPT_V
endif


ifeq ($(CWBExec),1)
sim_DPOPT_V: build_DPOPT_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=DPOPT_V

else
.PHONY: sim_DPOPT_V

sim_DPOPT_V:
	@bdw_exec -jobproject project.tcl -job sim.DPOPT_V $(MAKE) CWBExec=1 sim_DPOPT_V
endif


kill_sim_DPOPT_V:
	@bdw_kill -job sim.DPOPT_V
	@bdw_kill -job sim.DPOPT_V.s


catlog_DPOPT_V: catVLGLog_simple_FIFO_DPOPT
debug_DPOPT_V: 
	@$(MAKE) BDW_DEBUG=1 build_DPOPT_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=DPOPT_V RUN_DEBUGGER=1
    
view_DPOPT_V: build_DPOPT_V
	@bdw_view_verdi -project project.tcl -simconfig DPOPT_V

clean_wrap_DPOPT_V:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/DPOPT_V $(BDW_WORKLIB)/sims/DPOPT_V/sim_DPOPT_V.so
	@rm -rf $(BDW_WRAPDIR)

clean_DPOPT_V: clean_hls_DPOPT_V clean_wrap_DPOPT_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.DPOPT_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.DPOPT_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.DPOPT_V

$(BDW_WORKLIB)/sims/top_DPOPT_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE) 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig DPOPT_V -top top



#########################################################
## Start of the rule set for sim_config VIVADO_V
#########################################################

hls_VIVADO_V: hls_simple_FIFO_VIVADO

cynth_VIVADO_V: hlsc_simple_FIFO_VIVADO

hls_clean_VIVADO_V: clean_hls_VIVADO_V

cynth_clean_VIVADO_V: hls_clean_VIVADO_V

clean_hls_VIVADO_V: $(addprefix clean_, hls_simple_FIFO_VIVADO) 

clean_cynth_VIVADO_V: clean_hls_VIVADO_V

prebuild_VIVADO_V: hls_simple_FIFO_VIVADO

ifeq ($(CWBExec),1)

dbg_build_VIVADO_V:
	@$(MAKE) BDW_DEBUG=1 build_VIVADO_V


build_VIVADO_V: hls_simple_FIFO_VIVADO
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=VIVADO_V

else
.PHONY: build_VIVADO_V

dbg_build_VIVADO_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.VIVADO_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_VIVADO_V

build_VIVADO_V:
	@bdw_exec -jobproject project.tcl -job build.VIVADO_V $(MAKE) CWBExec=1 build_VIVADO_V
endif


ifeq ($(CWBExec),1)
sim_VIVADO_V: build_VIVADO_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=VIVADO_V

else
.PHONY: sim_VIVADO_V

sim_VIVADO_V:
	@bdw_exec -jobproject project.tcl -job sim.VIVADO_V $(MAKE) CWBExec=1 sim_VIVADO_V
endif


kill_sim_VIVADO_V:
	@bdw_kill -job sim.VIVADO_V
	@bdw_kill -job sim.VIVADO_V.s


catlog_VIVADO_V: catVLGLog_simple_FIFO_VIVADO
debug_VIVADO_V: 
	@$(MAKE) BDW_DEBUG=1 build_VIVADO_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=VIVADO_V RUN_DEBUGGER=1
    
view_VIVADO_V: build_VIVADO_V
	@bdw_view_verdi -project project.tcl -simconfig VIVADO_V

clean_wrap_VIVADO_V:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/VIVADO_V $(BDW_WORKLIB)/sims/VIVADO_V/sim_VIVADO_V.so
	@rm -rf $(BDW_WRAPDIR)

clean_VIVADO_V: clean_hls_VIVADO_V clean_wrap_VIVADO_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.VIVADO_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.VIVADO_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.VIVADO_V

$(BDW_WORKLIB)/sims/top_VIVADO_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE) 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig VIVADO_V -top top



#########################################################
## Start of the rule set for sim_config VIVADO_DSP_V
#########################################################

hls_VIVADO_DSP_V: hls_simple_FIFO_VIVADO_DSP

cynth_VIVADO_DSP_V: hlsc_simple_FIFO_VIVADO_DSP

hls_clean_VIVADO_DSP_V: clean_hls_VIVADO_DSP_V

cynth_clean_VIVADO_DSP_V: hls_clean_VIVADO_DSP_V

clean_hls_VIVADO_DSP_V: $(addprefix clean_, hls_simple_FIFO_VIVADO_DSP) 

clean_cynth_VIVADO_DSP_V: clean_hls_VIVADO_DSP_V

prebuild_VIVADO_DSP_V: hls_simple_FIFO_VIVADO_DSP

ifeq ($(CWBExec),1)

dbg_build_VIVADO_DSP_V:
	@$(MAKE) BDW_DEBUG=1 build_VIVADO_DSP_V


build_VIVADO_DSP_V: hls_simple_FIFO_VIVADO_DSP
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=VIVADO_DSP_V

else
.PHONY: build_VIVADO_DSP_V

dbg_build_VIVADO_DSP_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.VIVADO_DSP_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_VIVADO_DSP_V

build_VIVADO_DSP_V:
	@bdw_exec -jobproject project.tcl -job build.VIVADO_DSP_V $(MAKE) CWBExec=1 build_VIVADO_DSP_V
endif


ifeq ($(CWBExec),1)
sim_VIVADO_DSP_V: build_VIVADO_DSP_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=VIVADO_DSP_V

else
.PHONY: sim_VIVADO_DSP_V

sim_VIVADO_DSP_V:
	@bdw_exec -jobproject project.tcl -job sim.VIVADO_DSP_V $(MAKE) CWBExec=1 sim_VIVADO_DSP_V
endif


kill_sim_VIVADO_DSP_V:
	@bdw_kill -job sim.VIVADO_DSP_V
	@bdw_kill -job sim.VIVADO_DSP_V.s


catlog_VIVADO_DSP_V: catVLGLog_simple_FIFO_VIVADO_DSP
debug_VIVADO_DSP_V: 
	@$(MAKE) BDW_DEBUG=1 build_VIVADO_DSP_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=VIVADO_DSP_V RUN_DEBUGGER=1
    
view_VIVADO_DSP_V: build_VIVADO_DSP_V
	@bdw_view_verdi -project project.tcl -simconfig VIVADO_DSP_V

clean_wrap_VIVADO_DSP_V:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/VIVADO_DSP_V $(BDW_WORKLIB)/sims/VIVADO_DSP_V/sim_VIVADO_DSP_V.so
	@rm -rf $(BDW_WRAPDIR)

clean_VIVADO_DSP_V: clean_hls_VIVADO_DSP_V clean_wrap_VIVADO_DSP_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.VIVADO_DSP_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.VIVADO_DSP_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.VIVADO_DSP_V

$(BDW_WORKLIB)/sims/top_VIVADO_DSP_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE) 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig VIVADO_DSP_V -top top



#########################################################
## Start of the rule set for sim_config QUARTUS_V
#########################################################

hls_QUARTUS_V: hls_simple_FIFO_QUARTUS

cynth_QUARTUS_V: hlsc_simple_FIFO_QUARTUS

hls_clean_QUARTUS_V: clean_hls_QUARTUS_V

cynth_clean_QUARTUS_V: hls_clean_QUARTUS_V

clean_hls_QUARTUS_V: $(addprefix clean_, hls_simple_FIFO_QUARTUS) 

clean_cynth_QUARTUS_V: clean_hls_QUARTUS_V

prebuild_QUARTUS_V: hls_simple_FIFO_QUARTUS

ifeq ($(CWBExec),1)

dbg_build_QUARTUS_V:
	@$(MAKE) BDW_DEBUG=1 build_QUARTUS_V


build_QUARTUS_V: hls_simple_FIFO_QUARTUS
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=QUARTUS_V

else
.PHONY: build_QUARTUS_V

dbg_build_QUARTUS_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.QUARTUS_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_QUARTUS_V

build_QUARTUS_V:
	@bdw_exec -jobproject project.tcl -job build.QUARTUS_V $(MAKE) CWBExec=1 build_QUARTUS_V
endif


ifeq ($(CWBExec),1)
sim_QUARTUS_V: build_QUARTUS_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=QUARTUS_V

else
.PHONY: sim_QUARTUS_V

sim_QUARTUS_V:
	@bdw_exec -jobproject project.tcl -job sim.QUARTUS_V $(MAKE) CWBExec=1 sim_QUARTUS_V
endif


kill_sim_QUARTUS_V:
	@bdw_kill -job sim.QUARTUS_V
	@bdw_kill -job sim.QUARTUS_V.s


catlog_QUARTUS_V: catVLGLog_simple_FIFO_QUARTUS
debug_QUARTUS_V: 
	@$(MAKE) BDW_DEBUG=1 build_QUARTUS_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=QUARTUS_V RUN_DEBUGGER=1
    
view_QUARTUS_V: build_QUARTUS_V
	@bdw_view_verdi -project project.tcl -simconfig QUARTUS_V

clean_wrap_QUARTUS_V:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/QUARTUS_V $(BDW_WORKLIB)/sims/QUARTUS_V/sim_QUARTUS_V.so
	@rm -rf $(BDW_WRAPDIR)

clean_QUARTUS_V: clean_hls_QUARTUS_V clean_wrap_QUARTUS_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.QUARTUS_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.QUARTUS_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.QUARTUS_V

$(BDW_WORKLIB)/sims/top_QUARTUS_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE) 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig QUARTUS_V -top top



#########################################################
## Start of the rule set for sim_config QUARTUS_DSP_V
#########################################################

hls_QUARTUS_DSP_V: hls_simple_FIFO_QUARTUS_DSP

cynth_QUARTUS_DSP_V: hlsc_simple_FIFO_QUARTUS_DSP

hls_clean_QUARTUS_DSP_V: clean_hls_QUARTUS_DSP_V

cynth_clean_QUARTUS_DSP_V: hls_clean_QUARTUS_DSP_V

clean_hls_QUARTUS_DSP_V: $(addprefix clean_, hls_simple_FIFO_QUARTUS_DSP) 

clean_cynth_QUARTUS_DSP_V: clean_hls_QUARTUS_DSP_V

prebuild_QUARTUS_DSP_V: hls_simple_FIFO_QUARTUS_DSP

ifeq ($(CWBExec),1)

dbg_build_QUARTUS_DSP_V:
	@$(MAKE) BDW_DEBUG=1 build_QUARTUS_DSP_V


build_QUARTUS_DSP_V: hls_simple_FIFO_QUARTUS_DSP
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=QUARTUS_DSP_V

else
.PHONY: build_QUARTUS_DSP_V

dbg_build_QUARTUS_DSP_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.QUARTUS_DSP_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_QUARTUS_DSP_V

build_QUARTUS_DSP_V:
	@bdw_exec -jobproject project.tcl -job build.QUARTUS_DSP_V $(MAKE) CWBExec=1 build_QUARTUS_DSP_V
endif


ifeq ($(CWBExec),1)
sim_QUARTUS_DSP_V: build_QUARTUS_DSP_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=QUARTUS_DSP_V

else
.PHONY: sim_QUARTUS_DSP_V

sim_QUARTUS_DSP_V:
	@bdw_exec -jobproject project.tcl -job sim.QUARTUS_DSP_V $(MAKE) CWBExec=1 sim_QUARTUS_DSP_V
endif


kill_sim_QUARTUS_DSP_V:
	@bdw_kill -job sim.QUARTUS_DSP_V
	@bdw_kill -job sim.QUARTUS_DSP_V.s


catlog_QUARTUS_DSP_V: catVLGLog_simple_FIFO_QUARTUS_DSP
debug_QUARTUS_DSP_V: 
	@$(MAKE) BDW_DEBUG=1 build_QUARTUS_DSP_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=QUARTUS_DSP_V RUN_DEBUGGER=1
    
view_QUARTUS_DSP_V: build_QUARTUS_DSP_V
	@bdw_view_verdi -project project.tcl -simconfig QUARTUS_DSP_V

clean_wrap_QUARTUS_DSP_V:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/QUARTUS_DSP_V $(BDW_WORKLIB)/sims/QUARTUS_DSP_V/sim_QUARTUS_DSP_V.so
	@rm -rf $(BDW_WRAPDIR)

clean_QUARTUS_DSP_V: clean_hls_QUARTUS_DSP_V clean_wrap_QUARTUS_DSP_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.QUARTUS_DSP_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.QUARTUS_DSP_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.QUARTUS_DSP_V

$(BDW_WORKLIB)/sims/top_QUARTUS_DSP_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE) 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig QUARTUS_DSP_V -top top


#############################################################################
# libesc building rules
#############################################################################
libesc_WORKDIR = $(BDW_WORKLIB)/libesc

BDW_ESC_SOURCES = esc_utils.o esc_hub.o esc_cosim.o esc_type.o esc_elab.o esc_cleanup.o esc_watcher.o
BDW_ESC_OBJS = $(addprefix $(libesc_WORKDIR)/, $(BDW_ESC_SOURCES))
ifeq ($(BDW_PRECOMP_ESC),1)
export BDW_ESC_LIB = 
else
export BDW_ESC_LIB = $(libesc_WORKDIR)/libesc.a
endif


$(libesc_WORKDIR)/libesc.a : $(BDW_ESC_OBJS)
	$(BDW_AR) $(libesc_WORKDIR)/libesc.a $(BDW_ESC_OBJS)

${libesc_WORKDIR}/%.o   :   ${STRATUS_HOME}/share/stratus/source/%.cc 
	@if [ ! -d ${libesc_WORKDIR} ]; then mkdir -p ${libesc_WORKDIR}; fi
ifeq ($(BDW_NCSC),1)
	${BDW_CC} "-TP ${BDW_CCFLAGS} ${BDW_COUT}$@ " $<
else
	${BDW_CC} -TP ${BDW_CCFLAGS} ${BDW_COUT}$@ $<
endif



##############################################################
## Rule for building all Cynth libraries external to the project
##############################################################

build_all_cynthLibs: $(BDW_BOTH_LIBPREP_EXTERNAL)

list_cynthLibs:


##############################################################
## START OF HLS MODULE RULES
##############################################################



##############################################################
## HLS Module "simple_FIFO"
##############################################################


#
# Dependency Generation rule for BEH module
#
$(BDW_OBJDIR)/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(BDW_OBJDIR) ]; then mkdir -p $(BDW_OBJDIR); fi
	@echo "Generating dependencies for $< "
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_OBJDIR)/simple_FIFO.o $(BDW_OBJDIR)/simple_FIFO.d : |' $(BDW_DEP_FILTER)  > $@


BDW_LIB_DASHI = \
	$(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
	$(addprefix -I,$(addsuffix /c_parts,$(BDW_WHOLELIB_DIRS)))

$(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h : $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h.updated :  simple_FIFO.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -vcd 
	@touch $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h.updated



$(BDW_WORKLIB)/objs/simple_FIFO.o:  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.h $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(BDW_OBJDIR) ]; then mkdir -p $(BDW_OBJDIR); fi
	$(BDW_CC)  $(BDW_CCFLAGS) -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  -o $(BDW_WORKLIB)/objs/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

.INTERMEDIATE : simple_FIFO_wrap.h

simple_FIFO_wrap.h : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.h

$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.h $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.v   : $(BDW_WRAPDIR)/simple_FIFO.updated

$(BDW_WRAPDIR)/simple_FIFO.updated :  simple_FIFO.cc 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -module simple_FIFO "-I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(BDW_CCOPTIONS) $(BDW_EXTRA_CCFLAGS)"
	@touch $(BDW_WRAPDIR)/simple_FIFO.updated
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -vcd 
	@touch $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.h
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS) -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  simple_FIFO.cc \
		| sed 's|simple_FIFO\.o[ :]*|$(BDW_WRAPDIR)/simple_FIFO.updated $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d :  |' $(BDW_DEP_FILTER) > $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d 

	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO | sed 's|^| $(BDW_WRAPDIR)/simple_FIFO.updated : |' $(BDW_DEP_FILTER) >>  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.d



##############################################################
## HLS Module "simple_FIFO" - cynthConfigs
##############################################################


#
# HLS config PIN
#

#
#	cynthHL rule
#
LIB_DIRS_simple_FIFO_PIN = 
LIB_INCLUDES_simple_FIFO_PIN = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_PIN))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_simple_FIFO_PIN = 
LIB_NAMES_FOR_VLOG_simple_FIFO_PIN = 
PREFIXED_LIB_NAMES_simple_FIFO_PIN = 
CCFLAGS_simple_FIFO_PIN = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/simple_FIFO/PIN/c_parts  -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(LIB_INCLUDES_simple_FIFO_PIN)
CCFLAGS_simple_FIFO_PIN += ${BDW_CCFLAGS_TAIL}

hls_simple_FIFO_PIN : hlsc_simple_FIFO_PIN 

cynth_simple_FIFO_PIN : hlsc_simple_FIFO_PIN 

hlsc_simple_FIFO_PIN :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=PIN BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=PIN
else
	@bdw_exec -jobproject project.tcl -job hls.simple_FIFO.PIN $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=PIN BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=PIN
endif

clean_cynth_simple_FIFO_PIN: clean_hls_simple_FIFO_PIN

clean_hls_simple_FIFO_PIN:
	@rm -rf $(BDW_WORKLIB)/modules/simple_FIFO/PIN
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.PIN
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.PIN.s

kill_hls_simple_FIFO_PIN:
	@bdw_kill -job hls.simple_FIFO.PIN
	@bdw_kill -job hls.simple_FIFO.PIN.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),PIN)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_simple_FIFO_PIN :
	bdw_htmlgen -project project.tcl -module simple_FIFO -cynthconfig PIN



$(BDW_WORKLIB)/modules/simple_FIFO/PIN/stratus_hls.bdl : $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc

$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc :  simple_FIFO.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/simple_FIFO/PIN ]; then mkdir -p $(BDW_WORKLIB)/modules/simple_FIFO/PIN; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=PIN BDW_CYNTH_CONFIG=PIN \
	bdw_exec -jobproject project.tcl -job hls.simple_FIFO.PIN.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_simple_FIFO_PIN) \
		-d $(BDW_WORKLIB)/modules/simple_FIFO/PIN -o simple_FIFO_rtl.cc \
		--hls_module=simple_FIFO --hls_config=PIN --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_PIN))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_simple_FIFO_PIN))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_simple_FIFO_PIN))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 simple_FIFO.cc
	
	
	
	
$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_trace.h : $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_trace.h.updated : $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -cynthconfig PIN -vcd 
	@touch $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_trace.h.updated

catHLLog_simple_FIFO_PIN:
	cat $(BDW_WORKLIB)/modules/simple_FIFO/PIN/stratus_hls.log

#
#	stratu_vlg rule
#
cynthvlg_simple_FIFO_PIN : hls_simple_FIFO_PIN 

hls_simple_FIFO_PIN :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_PIN)) prep_vlog_simple_FIFO_PIN BDW_DEP_CYNTH_CONFIG=PIN
else
	@bdw_exec -jobproject project.tcl -job hlsv.simple_FIFO.PIN $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_PIN)) prep_vlog_simple_FIFO_PIN BDW_DEP_CYNTH_CONFIG=PIN
endif

$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.v : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc  $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc 
	

	$(BDW_EXEC_CMD) $(CYNTHVLG) -I./ -I$(BDW_WORKLIB)/modules/simple_FIFO/PIN -I$(BDW_WORKLIB)/modules/simple_FIFO/PIN/c_parts $(LIB_INCLUDES_simple_FIFO_PIN)  -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(VLG_FLAGS) \
		--hls_module=simple_FIFO --hls_config=PIN -o $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.v --logfile=$(BDW_WORKLIB)/modules/simple_FIFO/PIN/stratus_vlg.log \
		$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc
	

catVLGLog_simple_FIFO_PIN : catHLLog_simple_FIFO_PIN
	cat $(BDW_WORKLIB)/modules/simple_FIFO/PIN/stratus_vlg.log

#
#	view rule
#
view_simple_FIFO_PIN : hls_simple_FIFO_PIN
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig PIN

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.o : $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/PIN -I./ $(CCFLAGS_simple_FIFO_PIN) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/PIN -I./ $(CCFLAGS_simple_FIFO_PIN) -o $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_hoist.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/PIN -I./ $(CCFLAGS_simple_FIFO_PIN) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_hoist.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config PIN of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_simple_FIFO_PIN)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.o $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/simple_FIFO/PIN"
##############################################################

simple_FIFO_PIN_SRCDIR = $(BDW_WORKLIB)/modules/simple_FIFO/PIN
simple_FIFO_PIN_BEH_SRCDIR = $(BDW_WORKLIB)/libs/simple_FIFO_PIN
simple_FIFO_PIN_LIBNAME = simple_FIFO_PIN
simple_FIFO_PIN_WORKLIB = $(BDW_WORKLIB)/modules/simple_FIFO/PIN
simple_FIFO_PIN_C_PARTS_A = $(simple_FIFO_PIN_WORKLIB)/objs/libsimple_FIFO_PIN.a

prep_c_simple_FIFO_PIN : $(simple_FIFO_PIN_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_PIN_WORKLIB) prep_c

prep_vlog_simple_FIFO_PIN : $(simple_FIFO_PIN_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_PIN_WORKLIB) prep_vlog

prep_simple_FIFO_PIN : $(simple_FIFO_PIN_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_PIN_WORKLIB) prep

$(simple_FIFO_PIN_WORKLIB)/Makefile : $(simple_FIFO_PIN_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(simple_FIFO_PIN_WORKLIB) ]; then mkdir -p $(simple_FIFO_PIN_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(simple_FIFO_PIN_SRCDIR) -o $(simple_FIFO_PIN_WORKLIB)/Makefile -module simple_FIFO -cynthconfig PIN 




$(simple_FIFO_PIN_WORKLIB)/simple_FIFO_PIN.d :
	@if [ ! -d $(simple_FIFO_PIN_WORKLIB) ]; then mkdir -p $(simple_FIFO_PIN_WORKLIB); fi
	@touch $(simple_FIFO_PIN_WORKLIB)/simple_FIFO_PIN.d



#
# HLS config ASIC
#

#
#	cynthHL rule
#
LIB_DIRS_simple_FIFO_ASIC = 
LIB_INCLUDES_simple_FIFO_ASIC = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_ASIC))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_simple_FIFO_ASIC = 
LIB_NAMES_FOR_VLOG_simple_FIFO_ASIC = 
PREFIXED_LIB_NAMES_simple_FIFO_ASIC = 
CCFLAGS_simple_FIFO_ASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/c_parts -DASIC=1 -DBDW_RTL_simple_FIFO_ASIC=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(LIB_INCLUDES_simple_FIFO_ASIC)
CCFLAGS_simple_FIFO_ASIC += ${BDW_CCFLAGS_TAIL}

hls_simple_FIFO_ASIC : hlsc_simple_FIFO_ASIC 

cynth_simple_FIFO_ASIC : hlsc_simple_FIFO_ASIC 

hlsc_simple_FIFO_ASIC :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=ASIC BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=ASIC
else
	@bdw_exec -jobproject project.tcl -job hls.simple_FIFO.ASIC $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=ASIC BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=ASIC
endif

clean_cynth_simple_FIFO_ASIC: clean_hls_simple_FIFO_ASIC

clean_hls_simple_FIFO_ASIC:
	@rm -rf $(BDW_WORKLIB)/modules/simple_FIFO/ASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.ASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.ASIC.s

kill_hls_simple_FIFO_ASIC:
	@bdw_kill -job hls.simple_FIFO.ASIC
	@bdw_kill -job hls.simple_FIFO.ASIC.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),ASIC)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_simple_FIFO_ASIC :
	bdw_htmlgen -project project.tcl -module simple_FIFO -cynthconfig ASIC



$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/stratus_hls.bdl : $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc

$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc :  simple_FIFO.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/simple_FIFO/ASIC ]; then mkdir -p $(BDW_WORKLIB)/modules/simple_FIFO/ASIC; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=ASIC BDW_CYNTH_CONFIG=ASIC \
	bdw_exec -jobproject project.tcl -job hls.simple_FIFO.ASIC.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_simple_FIFO_ASIC) \
		-d $(BDW_WORKLIB)/modules/simple_FIFO/ASIC -o simple_FIFO_rtl.cc \
		--hls_module=simple_FIFO --hls_config=ASIC --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_ASIC))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_simple_FIFO_ASIC))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_simple_FIFO_ASIC))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 simple_FIFO.cc
	
	
	
	
$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_trace.h : $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_trace.h.updated : $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -cynthconfig ASIC -vcd 
	@touch $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_trace.h.updated

catHLLog_simple_FIFO_ASIC:
	cat $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/stratus_hls.log

#
#	stratu_vlg rule
#
cynthvlg_simple_FIFO_ASIC : hls_simple_FIFO_ASIC 

hls_simple_FIFO_ASIC :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_ASIC)) prep_vlog_simple_FIFO_ASIC BDW_DEP_CYNTH_CONFIG=ASIC
else
	@bdw_exec -jobproject project.tcl -job hlsv.simple_FIFO.ASIC $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_ASIC)) prep_vlog_simple_FIFO_ASIC BDW_DEP_CYNTH_CONFIG=ASIC
endif

$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc  $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc 
	

	$(BDW_EXEC_CMD) $(CYNTHVLG) -I./ -I$(BDW_WORKLIB)/modules/simple_FIFO/ASIC -I$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/c_parts $(LIB_INCLUDES_simple_FIFO_ASIC) -DASIC=1 -DBDW_RTL_simple_FIFO_ASIC=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(VLG_FLAGS) \
		--hls_module=simple_FIFO --hls_config=ASIC -o $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v --logfile=$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/stratus_vlg.log \
		$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc
	

catVLGLog_simple_FIFO_ASIC : catHLLog_simple_FIFO_ASIC
	cat $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/stratus_vlg.log

#
#	view rule
#
view_simple_FIFO_ASIC : hls_simple_FIFO_ASIC
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig ASIC

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.o : $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/ASIC -I./ $(CCFLAGS_simple_FIFO_ASIC) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/ASIC -I./ $(CCFLAGS_simple_FIFO_ASIC) -o $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_hoist.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/ASIC -I./ $(CCFLAGS_simple_FIFO_ASIC) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_hoist.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config ASIC of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_simple_FIFO_ASIC)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.o $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/simple_FIFO/ASIC"
##############################################################

simple_FIFO_ASIC_SRCDIR = $(BDW_WORKLIB)/modules/simple_FIFO/ASIC
simple_FIFO_ASIC_BEH_SRCDIR = $(BDW_WORKLIB)/libs/simple_FIFO_ASIC
simple_FIFO_ASIC_LIBNAME = simple_FIFO_ASIC
simple_FIFO_ASIC_WORKLIB = $(BDW_WORKLIB)/modules/simple_FIFO/ASIC
simple_FIFO_ASIC_C_PARTS_A = $(simple_FIFO_ASIC_WORKLIB)/objs/libsimple_FIFO_ASIC.a

prep_c_simple_FIFO_ASIC : $(simple_FIFO_ASIC_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_ASIC_WORKLIB) prep_c

prep_vlog_simple_FIFO_ASIC : $(simple_FIFO_ASIC_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_ASIC_WORKLIB) prep_vlog

prep_simple_FIFO_ASIC : $(simple_FIFO_ASIC_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_ASIC_WORKLIB) prep

$(simple_FIFO_ASIC_WORKLIB)/Makefile : $(simple_FIFO_ASIC_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(simple_FIFO_ASIC_WORKLIB) ]; then mkdir -p $(simple_FIFO_ASIC_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(simple_FIFO_ASIC_SRCDIR) -o $(simple_FIFO_ASIC_WORKLIB)/Makefile -module simple_FIFO -cynthconfig ASIC 




$(simple_FIFO_ASIC_WORKLIB)/simple_FIFO_ASIC.d :
	@if [ ! -d $(simple_FIFO_ASIC_WORKLIB) ]; then mkdir -p $(simple_FIFO_ASIC_WORKLIB); fi
	@touch $(simple_FIFO_ASIC_WORKLIB)/simple_FIFO_ASIC.d



#
# HLS config DPOPT
#

#
#	cynthHL rule
#
LIB_DIRS_simple_FIFO_DPOPT = 
LIB_INCLUDES_simple_FIFO_DPOPT = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_DPOPT))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_simple_FIFO_DPOPT = 
LIB_NAMES_FOR_VLOG_simple_FIFO_DPOPT = 
PREFIXED_LIB_NAMES_simple_FIFO_DPOPT = 
CCFLAGS_simple_FIFO_DPOPT = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/c_parts -DDPOPT=1 -DBDW_RTL_simple_FIFO_DPOPT=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DPOPT $(LIB_INCLUDES_simple_FIFO_DPOPT)
CCFLAGS_simple_FIFO_DPOPT += ${BDW_CCFLAGS_TAIL}

hls_simple_FIFO_DPOPT : hlsc_simple_FIFO_DPOPT 

cynth_simple_FIFO_DPOPT : hlsc_simple_FIFO_DPOPT 

hlsc_simple_FIFO_DPOPT :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=DPOPT BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=DPOPT
else
	@bdw_exec -jobproject project.tcl -job hls.simple_FIFO.DPOPT $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=DPOPT BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=DPOPT
endif

clean_cynth_simple_FIFO_DPOPT: clean_hls_simple_FIFO_DPOPT

clean_hls_simple_FIFO_DPOPT:
	@rm -rf $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.DPOPT
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.DPOPT.s

kill_hls_simple_FIFO_DPOPT:
	@bdw_kill -job hls.simple_FIFO.DPOPT
	@bdw_kill -job hls.simple_FIFO.DPOPT.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),DPOPT)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_simple_FIFO_DPOPT :
	bdw_htmlgen -project project.tcl -module simple_FIFO -cynthconfig DPOPT



$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/stratus_hls.bdl : $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc

$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc :  simple_FIFO.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT ]; then mkdir -p $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=DPOPT BDW_CYNTH_CONFIG=DPOPT \
	bdw_exec -jobproject project.tcl -job hls.simple_FIFO.DPOPT.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_simple_FIFO_DPOPT) \
		-d $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT -o simple_FIFO_rtl.cc \
		--hls_module=simple_FIFO --hls_config=DPOPT --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_DPOPT))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_simple_FIFO_DPOPT))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_simple_FIFO_DPOPT))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 simple_FIFO.cc
	
	
	
	
$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_trace.h : $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_trace.h.updated : $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -cynthconfig DPOPT -vcd 
	@touch $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_trace.h.updated

catHLLog_simple_FIFO_DPOPT:
	cat $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/stratus_hls.log

#
#	stratu_vlg rule
#
cynthvlg_simple_FIFO_DPOPT : hls_simple_FIFO_DPOPT 

hls_simple_FIFO_DPOPT :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_DPOPT)) prep_vlog_simple_FIFO_DPOPT BDW_DEP_CYNTH_CONFIG=DPOPT
else
	@bdw_exec -jobproject project.tcl -job hlsv.simple_FIFO.DPOPT $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_DPOPT)) prep_vlog_simple_FIFO_DPOPT BDW_DEP_CYNTH_CONFIG=DPOPT
endif

$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc  $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc 
	

	$(BDW_EXEC_CMD) $(CYNTHVLG) -I./ -I$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT -I$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/c_parts $(LIB_INCLUDES_simple_FIFO_DPOPT) -DDPOPT=1 -DBDW_RTL_simple_FIFO_DPOPT=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DPOPT $(VLG_FLAGS) \
		--hls_module=simple_FIFO --hls_config=DPOPT -o $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v --logfile=$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/stratus_vlg.log \
		$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc
	

catVLGLog_simple_FIFO_DPOPT : catHLLog_simple_FIFO_DPOPT
	cat $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/stratus_vlg.log

#
#	view rule
#
view_simple_FIFO_DPOPT : hls_simple_FIFO_DPOPT
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig DPOPT

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.o : $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT -I./ $(CCFLAGS_simple_FIFO_DPOPT) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT -I./ $(CCFLAGS_simple_FIFO_DPOPT) -o $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_hoist.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT -I./ $(CCFLAGS_simple_FIFO_DPOPT) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_hoist.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config DPOPT of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_simple_FIFO_DPOPT)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.o $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/simple_FIFO/DPOPT"
##############################################################

simple_FIFO_DPOPT_SRCDIR = $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT
simple_FIFO_DPOPT_BEH_SRCDIR = $(BDW_WORKLIB)/libs/simple_FIFO_DPOPT
simple_FIFO_DPOPT_LIBNAME = simple_FIFO_DPOPT
simple_FIFO_DPOPT_WORKLIB = $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT
simple_FIFO_DPOPT_C_PARTS_A = $(simple_FIFO_DPOPT_WORKLIB)/objs/libsimple_FIFO_DPOPT.a

prep_c_simple_FIFO_DPOPT : $(simple_FIFO_DPOPT_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_DPOPT_WORKLIB) prep_c

prep_vlog_simple_FIFO_DPOPT : $(simple_FIFO_DPOPT_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_DPOPT_WORKLIB) prep_vlog

prep_simple_FIFO_DPOPT : $(simple_FIFO_DPOPT_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_DPOPT_WORKLIB) prep

$(simple_FIFO_DPOPT_WORKLIB)/Makefile : $(simple_FIFO_DPOPT_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(simple_FIFO_DPOPT_WORKLIB) ]; then mkdir -p $(simple_FIFO_DPOPT_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(simple_FIFO_DPOPT_SRCDIR) -o $(simple_FIFO_DPOPT_WORKLIB)/Makefile -module simple_FIFO -cynthconfig DPOPT 




$(simple_FIFO_DPOPT_WORKLIB)/simple_FIFO_DPOPT.d :
	@if [ ! -d $(simple_FIFO_DPOPT_WORKLIB) ]; then mkdir -p $(simple_FIFO_DPOPT_WORKLIB); fi
	@touch $(simple_FIFO_DPOPT_WORKLIB)/simple_FIFO_DPOPT.d



#
# HLS config VIVADO
#

#
#	cynthHL rule
#
LIB_DIRS_simple_FIFO_VIVADO = 
LIB_INCLUDES_simple_FIFO_VIVADO = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_simple_FIFO_VIVADO = 
LIB_NAMES_FOR_VLOG_simple_FIFO_VIVADO = 
PREFIXED_LIB_NAMES_simple_FIFO_VIVADO = 
CCFLAGS_simple_FIFO_VIVADO = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/c_parts -DVIVADO=1 -DBDW_RTL_simple_FIFO_VIVADO=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(LIB_INCLUDES_simple_FIFO_VIVADO)
CCFLAGS_simple_FIFO_VIVADO += ${BDW_CCFLAGS_TAIL}

hls_simple_FIFO_VIVADO : hlsc_simple_FIFO_VIVADO 

cynth_simple_FIFO_VIVADO : hlsc_simple_FIFO_VIVADO 

hlsc_simple_FIFO_VIVADO :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=VIVADO BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=VIVADO
else
	@bdw_exec -jobproject project.tcl -job hls.simple_FIFO.VIVADO $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=VIVADO BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=VIVADO
endif

clean_cynth_simple_FIFO_VIVADO: clean_hls_simple_FIFO_VIVADO

clean_hls_simple_FIFO_VIVADO:
	@rm -rf $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.VIVADO
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.VIVADO.s

kill_hls_simple_FIFO_VIVADO:
	@bdw_kill -job hls.simple_FIFO.VIVADO
	@bdw_kill -job hls.simple_FIFO.VIVADO.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),VIVADO)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_simple_FIFO_VIVADO :
	bdw_htmlgen -project project.tcl -module simple_FIFO -cynthconfig VIVADO



$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/stratus_hls.bdl : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc :  simple_FIFO.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO ]; then mkdir -p $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=VIVADO BDW_CYNTH_CONFIG=VIVADO \
	bdw_exec -jobproject project.tcl -job hls.simple_FIFO.VIVADO.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_simple_FIFO_VIVADO) \
		-d $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO -o simple_FIFO_rtl.cc \
		--hls_module=simple_FIFO --hls_config=VIVADO --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_simple_FIFO_VIVADO))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_simple_FIFO_VIVADO))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 simple_FIFO.cc
	
	
	
	
$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_trace.h : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_trace.h.updated : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -cynthconfig VIVADO -vcd 
	@touch $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_trace.h.updated

catHLLog_simple_FIFO_VIVADO:
	cat $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/stratus_hls.log

#
#	stratu_vlg rule
#
cynthvlg_simple_FIFO_VIVADO : hls_simple_FIFO_VIVADO 

hls_simple_FIFO_VIVADO :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_VIVADO)) prep_vlog_simple_FIFO_VIVADO BDW_DEP_CYNTH_CONFIG=VIVADO
else
	@bdw_exec -jobproject project.tcl -job hlsv.simple_FIFO.VIVADO $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_VIVADO)) prep_vlog_simple_FIFO_VIVADO BDW_DEP_CYNTH_CONFIG=VIVADO
endif

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc  $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc 
	

	$(BDW_EXEC_CMD) $(CYNTHVLG) -I./ -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/c_parts $(LIB_INCLUDES_simple_FIFO_VIVADO) -DVIVADO=1 -DBDW_RTL_simple_FIFO_VIVADO=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(VLG_FLAGS) \
		--hls_module=simple_FIFO --hls_config=VIVADO -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v --logfile=$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/stratus_vlg.log \
		$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc
	

catVLGLog_simple_FIFO_VIVADO : catHLLog_simple_FIFO_VIVADO
	cat $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/stratus_vlg.log

#
#	view rule
#
view_simple_FIFO_VIVADO : hls_simple_FIFO_VIVADO
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig VIVADO

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.o : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO -I./ $(CCFLAGS_simple_FIFO_VIVADO) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO -I./ $(CCFLAGS_simple_FIFO_VIVADO) -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_hoist.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO -I./ $(CCFLAGS_simple_FIFO_VIVADO) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_hoist.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config VIVADO of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_simple_FIFO_VIVADO)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO"
##############################################################

simple_FIFO_VIVADO_SRCDIR = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO
simple_FIFO_VIVADO_BEH_SRCDIR = $(BDW_WORKLIB)/libs/simple_FIFO_VIVADO
simple_FIFO_VIVADO_LIBNAME = simple_FIFO_VIVADO
simple_FIFO_VIVADO_WORKLIB = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO
simple_FIFO_VIVADO_C_PARTS_A = $(simple_FIFO_VIVADO_WORKLIB)/objs/libsimple_FIFO_VIVADO.a

prep_c_simple_FIFO_VIVADO : $(simple_FIFO_VIVADO_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_VIVADO_WORKLIB) prep_c

prep_vlog_simple_FIFO_VIVADO : $(simple_FIFO_VIVADO_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_VIVADO_WORKLIB) prep_vlog

prep_simple_FIFO_VIVADO : $(simple_FIFO_VIVADO_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_VIVADO_WORKLIB) prep

$(simple_FIFO_VIVADO_WORKLIB)/Makefile : $(simple_FIFO_VIVADO_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(simple_FIFO_VIVADO_WORKLIB) ]; then mkdir -p $(simple_FIFO_VIVADO_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(simple_FIFO_VIVADO_SRCDIR) -o $(simple_FIFO_VIVADO_WORKLIB)/Makefile -module simple_FIFO -cynthconfig VIVADO 




$(simple_FIFO_VIVADO_WORKLIB)/simple_FIFO_VIVADO.d :
	@if [ ! -d $(simple_FIFO_VIVADO_WORKLIB) ]; then mkdir -p $(simple_FIFO_VIVADO_WORKLIB); fi
	@touch $(simple_FIFO_VIVADO_WORKLIB)/simple_FIFO_VIVADO.d



#
# HLS config VIVADO_DSP
#

#
#	cynthHL rule
#
LIB_DIRS_simple_FIFO_VIVADO_DSP = 
LIB_INCLUDES_simple_FIFO_VIVADO_DSP = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO_DSP))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_simple_FIFO_VIVADO_DSP = 
LIB_NAMES_FOR_VLOG_simple_FIFO_VIVADO_DSP = 
PREFIXED_LIB_NAMES_simple_FIFO_VIVADO_DSP = 
CCFLAGS_simple_FIFO_VIVADO_DSP = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/c_parts -DVIVADO_DSP=1 -DBDW_RTL_simple_FIFO_VIVADO_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP $(LIB_INCLUDES_simple_FIFO_VIVADO_DSP)
CCFLAGS_simple_FIFO_VIVADO_DSP += ${BDW_CCFLAGS_TAIL}

hls_simple_FIFO_VIVADO_DSP : hlsc_simple_FIFO_VIVADO_DSP 

cynth_simple_FIFO_VIVADO_DSP : hlsc_simple_FIFO_VIVADO_DSP 

hlsc_simple_FIFO_VIVADO_DSP :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=VIVADO_DSP BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=VIVADO_DSP
else
	@bdw_exec -jobproject project.tcl -job hls.simple_FIFO.VIVADO_DSP $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=VIVADO_DSP BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=VIVADO_DSP
endif

clean_cynth_simple_FIFO_VIVADO_DSP: clean_hls_simple_FIFO_VIVADO_DSP

clean_hls_simple_FIFO_VIVADO_DSP:
	@rm -rf $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.VIVADO_DSP
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.VIVADO_DSP.s

kill_hls_simple_FIFO_VIVADO_DSP:
	@bdw_kill -job hls.simple_FIFO.VIVADO_DSP
	@bdw_kill -job hls.simple_FIFO.VIVADO_DSP.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),VIVADO_DSP)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_simple_FIFO_VIVADO_DSP :
	bdw_htmlgen -project project.tcl -module simple_FIFO -cynthconfig VIVADO_DSP



$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/stratus_hls.bdl : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc :  simple_FIFO.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP ]; then mkdir -p $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=VIVADO_DSP BDW_CYNTH_CONFIG=VIVADO_DSP \
	bdw_exec -jobproject project.tcl -job hls.simple_FIFO.VIVADO_DSP.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_simple_FIFO_VIVADO_DSP) \
		-d $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP -o simple_FIFO_rtl.cc \
		--hls_module=simple_FIFO --hls_config=VIVADO_DSP --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_VIVADO_DSP))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_simple_FIFO_VIVADO_DSP))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_simple_FIFO_VIVADO_DSP))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 simple_FIFO.cc
	
	
	
	
$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_trace.h : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_trace.h.updated : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -cynthconfig VIVADO_DSP -vcd 
	@touch $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_trace.h.updated

catHLLog_simple_FIFO_VIVADO_DSP:
	cat $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/stratus_hls.log

#
#	stratu_vlg rule
#
cynthvlg_simple_FIFO_VIVADO_DSP : hls_simple_FIFO_VIVADO_DSP 

hls_simple_FIFO_VIVADO_DSP :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_VIVADO_DSP)) prep_vlog_simple_FIFO_VIVADO_DSP BDW_DEP_CYNTH_CONFIG=VIVADO_DSP
else
	@bdw_exec -jobproject project.tcl -job hlsv.simple_FIFO.VIVADO_DSP $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_VIVADO_DSP)) prep_vlog_simple_FIFO_VIVADO_DSP BDW_DEP_CYNTH_CONFIG=VIVADO_DSP
endif

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc  $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc 
	

	$(BDW_EXEC_CMD) $(CYNTHVLG) -I./ -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/c_parts $(LIB_INCLUDES_simple_FIFO_VIVADO_DSP) -DVIVADO_DSP=1 -DBDW_RTL_simple_FIFO_VIVADO_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP $(VLG_FLAGS) \
		--hls_module=simple_FIFO --hls_config=VIVADO_DSP -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v --logfile=$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/stratus_vlg.log \
		$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc
	

catVLGLog_simple_FIFO_VIVADO_DSP : catHLLog_simple_FIFO_VIVADO_DSP
	cat $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/stratus_vlg.log

#
#	view rule
#
view_simple_FIFO_VIVADO_DSP : hls_simple_FIFO_VIVADO_DSP
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig VIVADO_DSP

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.o : $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP -I./ $(CCFLAGS_simple_FIFO_VIVADO_DSP) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP -I./ $(CCFLAGS_simple_FIFO_VIVADO_DSP) -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_hoist.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP -I./ $(CCFLAGS_simple_FIFO_VIVADO_DSP) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_hoist.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config VIVADO_DSP of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_simple_FIFO_VIVADO_DSP)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.o $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP"
##############################################################

simple_FIFO_VIVADO_DSP_SRCDIR = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP
simple_FIFO_VIVADO_DSP_BEH_SRCDIR = $(BDW_WORKLIB)/libs/simple_FIFO_VIVADO_DSP
simple_FIFO_VIVADO_DSP_LIBNAME = simple_FIFO_VIVADO_DSP
simple_FIFO_VIVADO_DSP_WORKLIB = $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP
simple_FIFO_VIVADO_DSP_C_PARTS_A = $(simple_FIFO_VIVADO_DSP_WORKLIB)/objs/libsimple_FIFO_VIVADO_DSP.a

prep_c_simple_FIFO_VIVADO_DSP : $(simple_FIFO_VIVADO_DSP_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_VIVADO_DSP_WORKLIB) prep_c

prep_vlog_simple_FIFO_VIVADO_DSP : $(simple_FIFO_VIVADO_DSP_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_VIVADO_DSP_WORKLIB) prep_vlog

prep_simple_FIFO_VIVADO_DSP : $(simple_FIFO_VIVADO_DSP_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_VIVADO_DSP_WORKLIB) prep

$(simple_FIFO_VIVADO_DSP_WORKLIB)/Makefile : $(simple_FIFO_VIVADO_DSP_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(simple_FIFO_VIVADO_DSP_WORKLIB) ]; then mkdir -p $(simple_FIFO_VIVADO_DSP_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(simple_FIFO_VIVADO_DSP_SRCDIR) -o $(simple_FIFO_VIVADO_DSP_WORKLIB)/Makefile -module simple_FIFO -cynthconfig VIVADO_DSP 




$(simple_FIFO_VIVADO_DSP_WORKLIB)/simple_FIFO_VIVADO_DSP.d :
	@if [ ! -d $(simple_FIFO_VIVADO_DSP_WORKLIB) ]; then mkdir -p $(simple_FIFO_VIVADO_DSP_WORKLIB); fi
	@touch $(simple_FIFO_VIVADO_DSP_WORKLIB)/simple_FIFO_VIVADO_DSP.d



#
# HLS config QUARTUS
#

#
#	cynthHL rule
#
LIB_DIRS_simple_FIFO_QUARTUS = 
LIB_INCLUDES_simple_FIFO_QUARTUS = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_simple_FIFO_QUARTUS = 
LIB_NAMES_FOR_VLOG_simple_FIFO_QUARTUS = 
PREFIXED_LIB_NAMES_simple_FIFO_QUARTUS = 
CCFLAGS_simple_FIFO_QUARTUS = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/c_parts -DQUARTUS=1 -DBDW_RTL_simple_FIFO_QUARTUS=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(LIB_INCLUDES_simple_FIFO_QUARTUS)
CCFLAGS_simple_FIFO_QUARTUS += ${BDW_CCFLAGS_TAIL}

hls_simple_FIFO_QUARTUS : hlsc_simple_FIFO_QUARTUS 

cynth_simple_FIFO_QUARTUS : hlsc_simple_FIFO_QUARTUS 

hlsc_simple_FIFO_QUARTUS :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=QUARTUS BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=QUARTUS
else
	@bdw_exec -jobproject project.tcl -job hls.simple_FIFO.QUARTUS $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=QUARTUS BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=QUARTUS
endif

clean_cynth_simple_FIFO_QUARTUS: clean_hls_simple_FIFO_QUARTUS

clean_hls_simple_FIFO_QUARTUS:
	@rm -rf $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.QUARTUS
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.QUARTUS.s

kill_hls_simple_FIFO_QUARTUS:
	@bdw_kill -job hls.simple_FIFO.QUARTUS
	@bdw_kill -job hls.simple_FIFO.QUARTUS.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),QUARTUS)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_simple_FIFO_QUARTUS :
	bdw_htmlgen -project project.tcl -module simple_FIFO -cynthconfig QUARTUS



$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/stratus_hls.bdl : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc :  simple_FIFO.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS ]; then mkdir -p $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=QUARTUS BDW_CYNTH_CONFIG=QUARTUS \
	bdw_exec -jobproject project.tcl -job hls.simple_FIFO.QUARTUS.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_simple_FIFO_QUARTUS) \
		-d $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS -o simple_FIFO_rtl.cc \
		--hls_module=simple_FIFO --hls_config=QUARTUS --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_simple_FIFO_QUARTUS))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_simple_FIFO_QUARTUS))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 simple_FIFO.cc
	
	
	
	
$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_trace.h : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_trace.h.updated : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -cynthconfig QUARTUS -vcd 
	@touch $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_trace.h.updated

catHLLog_simple_FIFO_QUARTUS:
	cat $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/stratus_hls.log

#
#	stratu_vlg rule
#
cynthvlg_simple_FIFO_QUARTUS : hls_simple_FIFO_QUARTUS 

hls_simple_FIFO_QUARTUS :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_QUARTUS)) prep_vlog_simple_FIFO_QUARTUS BDW_DEP_CYNTH_CONFIG=QUARTUS
else
	@bdw_exec -jobproject project.tcl -job hlsv.simple_FIFO.QUARTUS $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_QUARTUS)) prep_vlog_simple_FIFO_QUARTUS BDW_DEP_CYNTH_CONFIG=QUARTUS
endif

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc  $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc 
	

	$(BDW_EXEC_CMD) $(CYNTHVLG) -I./ -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/c_parts $(LIB_INCLUDES_simple_FIFO_QUARTUS) -DQUARTUS=1 -DBDW_RTL_simple_FIFO_QUARTUS=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  $(VLG_FLAGS) \
		--hls_module=simple_FIFO --hls_config=QUARTUS -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v --logfile=$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/stratus_vlg.log \
		$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc
	

catVLGLog_simple_FIFO_QUARTUS : catHLLog_simple_FIFO_QUARTUS
	cat $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/stratus_vlg.log

#
#	view rule
#
view_simple_FIFO_QUARTUS : hls_simple_FIFO_QUARTUS
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig QUARTUS

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.o : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS -I./ $(CCFLAGS_simple_FIFO_QUARTUS) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS -I./ $(CCFLAGS_simple_FIFO_QUARTUS) -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_hoist.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS -I./ $(CCFLAGS_simple_FIFO_QUARTUS) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_hoist.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config QUARTUS of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_simple_FIFO_QUARTUS)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS"
##############################################################

simple_FIFO_QUARTUS_SRCDIR = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS
simple_FIFO_QUARTUS_BEH_SRCDIR = $(BDW_WORKLIB)/libs/simple_FIFO_QUARTUS
simple_FIFO_QUARTUS_LIBNAME = simple_FIFO_QUARTUS
simple_FIFO_QUARTUS_WORKLIB = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS
simple_FIFO_QUARTUS_C_PARTS_A = $(simple_FIFO_QUARTUS_WORKLIB)/objs/libsimple_FIFO_QUARTUS.a

prep_c_simple_FIFO_QUARTUS : $(simple_FIFO_QUARTUS_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_QUARTUS_WORKLIB) prep_c

prep_vlog_simple_FIFO_QUARTUS : $(simple_FIFO_QUARTUS_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_QUARTUS_WORKLIB) prep_vlog

prep_simple_FIFO_QUARTUS : $(simple_FIFO_QUARTUS_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_QUARTUS_WORKLIB) prep

$(simple_FIFO_QUARTUS_WORKLIB)/Makefile : $(simple_FIFO_QUARTUS_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(simple_FIFO_QUARTUS_WORKLIB) ]; then mkdir -p $(simple_FIFO_QUARTUS_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(simple_FIFO_QUARTUS_SRCDIR) -o $(simple_FIFO_QUARTUS_WORKLIB)/Makefile -module simple_FIFO -cynthconfig QUARTUS 




$(simple_FIFO_QUARTUS_WORKLIB)/simple_FIFO_QUARTUS.d :
	@if [ ! -d $(simple_FIFO_QUARTUS_WORKLIB) ]; then mkdir -p $(simple_FIFO_QUARTUS_WORKLIB); fi
	@touch $(simple_FIFO_QUARTUS_WORKLIB)/simple_FIFO_QUARTUS.d



#
# HLS config QUARTUS_DSP
#

#
#	cynthHL rule
#
LIB_DIRS_simple_FIFO_QUARTUS_DSP = 
LIB_INCLUDES_simple_FIFO_QUARTUS_DSP = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS_DSP))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_simple_FIFO_QUARTUS_DSP = 
LIB_NAMES_FOR_VLOG_simple_FIFO_QUARTUS_DSP = 
PREFIXED_LIB_NAMES_simple_FIFO_QUARTUS_DSP = 
CCFLAGS_simple_FIFO_QUARTUS_DSP = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/c_parts -DQUARTUS_DSP=1 -DBDW_RTL_simple_FIFO_QUARTUS_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP $(LIB_INCLUDES_simple_FIFO_QUARTUS_DSP)
CCFLAGS_simple_FIFO_QUARTUS_DSP += ${BDW_CCFLAGS_TAIL}

hls_simple_FIFO_QUARTUS_DSP : hlsc_simple_FIFO_QUARTUS_DSP 

cynth_simple_FIFO_QUARTUS_DSP : hlsc_simple_FIFO_QUARTUS_DSP 

hlsc_simple_FIFO_QUARTUS_DSP :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=QUARTUS_DSP BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=QUARTUS_DSP
else
	@bdw_exec -jobproject project.tcl -job hls.simple_FIFO.QUARTUS_DSP $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc BDW_DEP_CYNTH_CONFIG=QUARTUS_DSP BDW_MODULE=simple_FIFO BDW_HLS_CONFIG=QUARTUS_DSP
endif

clean_cynth_simple_FIFO_QUARTUS_DSP: clean_hls_simple_FIFO_QUARTUS_DSP

clean_hls_simple_FIFO_QUARTUS_DSP:
	@rm -rf $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.QUARTUS_DSP
	@rm -rf $(BDW_WORKLIB)/jobs/hlsc.simple_FIFO.QUARTUS_DSP.s

kill_hls_simple_FIFO_QUARTUS_DSP:
	@bdw_kill -job hls.simple_FIFO.QUARTUS_DSP
	@bdw_kill -job hls.simple_FIFO.QUARTUS_DSP.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),QUARTUS_DSP)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_simple_FIFO_QUARTUS_DSP :
	bdw_htmlgen -project project.tcl -module simple_FIFO -cynthconfig QUARTUS_DSP



$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/stratus_hls.bdl : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc :  simple_FIFO.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP ]; then mkdir -p $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=QUARTUS_DSP BDW_CYNTH_CONFIG=QUARTUS_DSP \
	bdw_exec -jobproject project.tcl -job hls.simple_FIFO.QUARTUS_DSP.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_simple_FIFO_QUARTUS_DSP) \
		-d $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP -o simple_FIFO_rtl.cc \
		--hls_module=simple_FIFO --hls_config=QUARTUS_DSP --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_simple_FIFO_QUARTUS_DSP))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_simple_FIFO_QUARTUS_DSP))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_simple_FIFO_QUARTUS_DSP))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 simple_FIFO.cc
	
	
	
	
$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_trace.h : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_trace.h.updated

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_trace.h.updated : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module simple_FIFO -cynthconfig QUARTUS_DSP -vcd 
	@touch $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_trace.h.updated

catHLLog_simple_FIFO_QUARTUS_DSP:
	cat $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/stratus_hls.log

#
#	stratu_vlg rule
#
cynthvlg_simple_FIFO_QUARTUS_DSP : hls_simple_FIFO_QUARTUS_DSP 

hls_simple_FIFO_QUARTUS_DSP :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_QUARTUS_DSP)) prep_vlog_simple_FIFO_QUARTUS_DSP BDW_DEP_CYNTH_CONFIG=QUARTUS_DSP
else
	@bdw_exec -jobproject project.tcl -job hlsv.simple_FIFO.QUARTUS_DSP $(MAKE) $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_simple_FIFO_QUARTUS_DSP)) prep_vlog_simple_FIFO_QUARTUS_DSP BDW_DEP_CYNTH_CONFIG=QUARTUS_DSP
endif

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v : $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc  $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc 
	

	$(BDW_EXEC_CMD) $(CYNTHVLG) -I./ -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/c_parts $(LIB_INCLUDES_simple_FIFO_QUARTUS_DSP) -DQUARTUS_DSP=1 -DBDW_RTL_simple_FIFO_QUARTUS_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP $(VLG_FLAGS) \
		--hls_module=simple_FIFO --hls_config=QUARTUS_DSP -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v --logfile=$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/stratus_vlg.log \
		$(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc
	

catVLGLog_simple_FIFO_QUARTUS_DSP : catHLLog_simple_FIFO_QUARTUS_DSP
	cat $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/stratus_vlg.log

#
#	view rule
#
view_simple_FIFO_QUARTUS_DSP : hls_simple_FIFO_QUARTUS_DSP
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig QUARTUS_DSP

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.o : $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl simple_FIFO`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP -I./ $(CCFLAGS_simple_FIFO_QUARTUS_DSP) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP -I./ $(CCFLAGS_simple_FIFO_QUARTUS_DSP) -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_hoist.o :  simple_FIFO.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc $(BDW_WORKLIB)/wrappers/simple_FIFO_cosim.h $(BDW_WORKLIB)/wrappers/simple_FIFO_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP -I./ $(CCFLAGS_simple_FIFO_QUARTUS_DSP) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_hoist.o  $(BDW_WORKLIB)/wrappers/simple_FIFO_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.d :  simple_FIFO.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config QUARTUS_DSP of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_simple_FIFO_QUARTUS_DSP)  simple_FIFO.cc \
	| sed 's|simple_FIFO\.o[ :]*|$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.o $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP"
##############################################################

simple_FIFO_QUARTUS_DSP_SRCDIR = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP
simple_FIFO_QUARTUS_DSP_BEH_SRCDIR = $(BDW_WORKLIB)/libs/simple_FIFO_QUARTUS_DSP
simple_FIFO_QUARTUS_DSP_LIBNAME = simple_FIFO_QUARTUS_DSP
simple_FIFO_QUARTUS_DSP_WORKLIB = $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP
simple_FIFO_QUARTUS_DSP_C_PARTS_A = $(simple_FIFO_QUARTUS_DSP_WORKLIB)/objs/libsimple_FIFO_QUARTUS_DSP.a

prep_c_simple_FIFO_QUARTUS_DSP : $(simple_FIFO_QUARTUS_DSP_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_QUARTUS_DSP_WORKLIB) prep_c

prep_vlog_simple_FIFO_QUARTUS_DSP : $(simple_FIFO_QUARTUS_DSP_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_QUARTUS_DSP_WORKLIB) prep_vlog

prep_simple_FIFO_QUARTUS_DSP : $(simple_FIFO_QUARTUS_DSP_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(simple_FIFO_QUARTUS_DSP_WORKLIB) prep

$(simple_FIFO_QUARTUS_DSP_WORKLIB)/Makefile : $(simple_FIFO_QUARTUS_DSP_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(simple_FIFO_QUARTUS_DSP_WORKLIB) ]; then mkdir -p $(simple_FIFO_QUARTUS_DSP_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(simple_FIFO_QUARTUS_DSP_SRCDIR) -o $(simple_FIFO_QUARTUS_DSP_WORKLIB)/Makefile -module simple_FIFO -cynthconfig QUARTUS_DSP 




$(simple_FIFO_QUARTUS_DSP_WORKLIB)/simple_FIFO_QUARTUS_DSP.d :
	@if [ ! -d $(simple_FIFO_QUARTUS_DSP_WORKLIB) ]; then mkdir -p $(simple_FIFO_QUARTUS_DSP_WORKLIB); fi
	@touch $(simple_FIFO_QUARTUS_DSP_WORKLIB)/simple_FIFO_QUARTUS_DSP.d



#
# Rules for configured systemModules
#


#
#	Behavioral object file rule.  Used only for BEH configs that are
#	associated with system config names.
#

LIB_DIRS_main_PIN = 
LIB_INCLUDES_main_PIN = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_main_PIN)))
CCFLAGS_main_PIN = -I./ -I$(BDW_WRAPDIR) $(LIB_INCLUDES_main_PIN)   -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN 
CCFLAGS_main_PIN += ${BDW_CCFLAGS_TAIL}

$(BDW_WORKLIB)/modules/main/PIN/main.o : main.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/main/PIN -I./ $(CCFLAGS_main_PIN) -o $(BDW_WORKLIB)/modules/main/PIN/main.o  main.cc

$(BDW_WORKLIB)/modules/main/PIN/main.d: main.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for system config PIN of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_main_PIN) $< \
	| sed 's|main\.o[ :]*|$(BDW_WORKLIB)/modules/main/PIN/main.o $(BDW_WORKLIB)/modules/main/PIN/main.d : |' $(BDW_DEP_FILTER)  > $@


#
#	Behavioral object file rule.  Used only for BEH configs that are
#	associated with system config names.
#

LIB_DIRS_System_PIN = 
LIB_INCLUDES_System_PIN = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_System_PIN)))
CCFLAGS_System_PIN = -I./ -I$(BDW_WRAPDIR) $(LIB_INCLUDES_System_PIN)   -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN 
CCFLAGS_System_PIN += ${BDW_CCFLAGS_TAIL}

$(BDW_WORKLIB)/modules/System/PIN/system.o : system.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/System/PIN -I./ $(CCFLAGS_System_PIN) -o $(BDW_WORKLIB)/modules/System/PIN/system.o  system.cc

$(BDW_WORKLIB)/modules/System/PIN/system.d: system.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for system config PIN of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_System_PIN) $< \
	| sed 's|system\.o[ :]*|$(BDW_WORKLIB)/modules/System/PIN/system.o $(BDW_WORKLIB)/modules/System/PIN/system.d : |' $(BDW_DEP_FILTER)  > $@


#
#	Behavioral object file rule.  Used only for BEH configs that are
#	associated with system config names.
#

LIB_DIRS_tb_PIN = 
LIB_INCLUDES_tb_PIN = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_tb_PIN)))
CCFLAGS_tb_PIN = -I./ -I$(BDW_WRAPDIR) $(LIB_INCLUDES_tb_PIN)   -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN 
CCFLAGS_tb_PIN += ${BDW_CCFLAGS_TAIL}

$(BDW_WORKLIB)/modules/tb/PIN/tb.o : tb.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/tb/PIN -I./ $(CCFLAGS_tb_PIN) -o $(BDW_WORKLIB)/modules/tb/PIN/tb.o  tb.cc

$(BDW_WORKLIB)/modules/tb/PIN/tb.d: tb.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for system config PIN of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_tb_PIN) $< \
	| sed 's|tb\.o[ :]*|$(BDW_WORKLIB)/modules/tb/PIN/tb.o $(BDW_WORKLIB)/modules/tb/PIN/tb.d : |' $(BDW_DEP_FILTER)  > $@


#
# Per-hls_config rules
#

cynth_ASIC: hlsc_ASIC
cynth_ASIC: hlsc_ASIC
hlsc_ASIC: hlsc_simple_FIFO_ASIC

cynthvlg_ASIC: hls_ASIC
hls_ASIC: hls_simple_FIFO_ASIC

view_ASIC: hls_ASIC
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig ASIC


clean_ASIC:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.cc


cynth_QUARTUS: hlsc_QUARTUS
cynth_QUARTUS: hlsc_QUARTUS
hlsc_QUARTUS: hlsc_simple_FIFO_QUARTUS

cynthvlg_QUARTUS: hls_QUARTUS
hls_QUARTUS: hls_simple_FIFO_QUARTUS

view_QUARTUS: hls_QUARTUS
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig QUARTUS


clean_QUARTUS:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.cc


cynth_VIVADO: hlsc_VIVADO
cynth_VIVADO: hlsc_VIVADO
hlsc_VIVADO: hlsc_simple_FIFO_VIVADO

cynthvlg_VIVADO: hls_VIVADO
hls_VIVADO: hls_simple_FIFO_VIVADO

view_VIVADO: hls_VIVADO
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig VIVADO


clean_VIVADO:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.cc


cynth_QUARTUS_DSP: hlsc_QUARTUS_DSP
cynth_QUARTUS_DSP: hlsc_QUARTUS_DSP
hlsc_QUARTUS_DSP: hlsc_simple_FIFO_QUARTUS_DSP

cynthvlg_QUARTUS_DSP: hls_QUARTUS_DSP
hls_QUARTUS_DSP: hls_simple_FIFO_QUARTUS_DSP

view_QUARTUS_DSP: hls_QUARTUS_DSP
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig QUARTUS_DSP


clean_QUARTUS_DSP:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.cc


cynth_VIVADO_DSP: hlsc_VIVADO_DSP
cynth_VIVADO_DSP: hlsc_VIVADO_DSP
hlsc_VIVADO_DSP: hlsc_simple_FIFO_VIVADO_DSP

cynthvlg_VIVADO_DSP: hls_VIVADO_DSP
hls_VIVADO_DSP: hls_simple_FIFO_VIVADO_DSP

view_VIVADO_DSP: hls_VIVADO_DSP
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig VIVADO_DSP


clean_VIVADO_DSP:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.cc


cynth_DPOPT: hlsc_DPOPT
cynth_DPOPT: hlsc_DPOPT
hlsc_DPOPT: hlsc_simple_FIFO_DPOPT

cynthvlg_DPOPT: hls_DPOPT
hls_DPOPT: hls_simple_FIFO_DPOPT

view_DPOPT: hls_DPOPT
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig DPOPT


clean_DPOPT:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.cc


cynth_PIN: hlsc_PIN
cynth_PIN: hlsc_PIN
hlsc_PIN: hlsc_simple_FIFO_PIN

cynthvlg_PIN: hls_PIN
hls_PIN: hls_simple_FIFO_PIN

view_PIN: hls_PIN
	@bdw_view_verdi -project project.tcl -modules simple_FIFO -cynthconfig PIN


clean_PIN:
	@rm -f $(BDW_WORKLIB)/modules/simple_FIFO/PIN/simple_FIFO_rtl.cc



##############################################################################
#   start of rules for logic synthesis
##############################################################################

synth1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@if [ ! -d $(BDW_LS_CONFIG_DIR) ]; then mkdir -p $(BDW_LS_CONFIG_DIR); fi
	@rm -rf $(BDW_LS_CONFIG_LOGS)
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_synthinfo.tcl
ifeq ($(BDW_USE_GRID_INT),1)
	@date +"INFO: %D %T ${@} in `pwd` BDW_LS_LIC='${BDW_LS_LIC}' BDW_LS_CMD='${BDW_LS_CMD}' STARTED"
ifeq ($(BDW_LS_LIC),)
	@echo "****** Error: synth1target FAILED because BDW_LS_LIC was not set"; exit 1
endif
endif
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job ls.$(BDW_LS_CONFIG).s $(BDW_LS_CMD)
ifeq ($(BDW_USE_GRID_INT),1)
	@date +"INFO: %D %T ${@} in `pwd` BDW_LS_LIC='${BDW_LS_LIC}' BDW_LS_CMD='${BDW_LS_CMD}' FINISHED"
endif


#
#   Rules for logicSynth config LS_ASIC
#

ifeq ($(CWBExec),1)
ls_LS_ASIC: $(BDW_WORKLIB)/logicsynth/LS_ASIC/simple_FIFO_gates.v
else
.PHONY: ls_LS_ASIC

ls_LS_ASIC:
	@bdw_exec -jobproject project.tcl -job ls.LS_ASIC $(MAKE) CWBExec=1 ls_LS_ASIC
endif

kill_ls_LS_ASIC:
	@bdw_kill -job ls.LS_ASIC
	@bdw_kill -job ls.LS_ASIC.s

clean_ls_LS_ASIC:
	@rm -rf $(BDW_WORKLIB)/logicsynth/LS_ASIC

$(BDW_WORKLIB)/logicsynth/LS_ASIC/simple_FIFO_gates.v: $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_simple_FIFO_ASIC 
	@$(MAKE) synth1target BDW_LS_CONFIG=LS_ASIC BDW_MODULE=simple_FIFO

view_ls_LS_ASIC: $(BDW_WORKLIB)/modules/simple_FIFO/ASIC/simple_FIFO_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig LS_ASIC

#
#   Rules for logicSynth config LS_DPOPT
#

ifeq ($(CWBExec),1)
ls_LS_DPOPT: $(BDW_WORKLIB)/logicsynth/LS_DPOPT/simple_FIFO_gates.v
else
.PHONY: ls_LS_DPOPT

ls_LS_DPOPT:
	@bdw_exec -jobproject project.tcl -job ls.LS_DPOPT $(MAKE) CWBExec=1 ls_LS_DPOPT
endif

kill_ls_LS_DPOPT:
	@bdw_kill -job ls.LS_DPOPT
	@bdw_kill -job ls.LS_DPOPT.s

clean_ls_LS_DPOPT:
	@rm -rf $(BDW_WORKLIB)/logicsynth/LS_DPOPT

$(BDW_WORKLIB)/logicsynth/LS_DPOPT/simple_FIFO_gates.v: $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_simple_FIFO_DPOPT 
	@$(MAKE) synth1target BDW_LS_CONFIG=LS_DPOPT BDW_MODULE=simple_FIFO

view_ls_LS_DPOPT: $(BDW_WORKLIB)/modules/simple_FIFO/DPOPT/simple_FIFO_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig LS_DPOPT

#
#   Rules for logicSynth config LS_VIVADO
#

ifeq ($(CWBExec),1)
ls_LS_VIVADO: $(BDW_WORKLIB)/logicsynth/LS_VIVADO/simple_FIFO_gates.v
else
.PHONY: ls_LS_VIVADO

ls_LS_VIVADO:
	@bdw_exec -jobproject project.tcl -job ls.LS_VIVADO $(MAKE) CWBExec=1 ls_LS_VIVADO
endif

kill_ls_LS_VIVADO:
	@bdw_kill -job ls.LS_VIVADO
	@bdw_kill -job ls.LS_VIVADO.s

clean_ls_LS_VIVADO:
	@rm -rf $(BDW_WORKLIB)/logicsynth/LS_VIVADO

$(BDW_WORKLIB)/logicsynth/LS_VIVADO/simple_FIFO_gates.v: $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_simple_FIFO_VIVADO 
	@$(MAKE) synth1target BDW_LS_CONFIG=LS_VIVADO BDW_MODULE=simple_FIFO

view_ls_LS_VIVADO: $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO/simple_FIFO_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig LS_VIVADO

#
#   Rules for logicSynth config LS_VIVADO_DSP
#

ifeq ($(CWBExec),1)
ls_LS_VIVADO_DSP: $(BDW_WORKLIB)/logicsynth/LS_VIVADO_DSP/simple_FIFO_gates.v
else
.PHONY: ls_LS_VIVADO_DSP

ls_LS_VIVADO_DSP:
	@bdw_exec -jobproject project.tcl -job ls.LS_VIVADO_DSP $(MAKE) CWBExec=1 ls_LS_VIVADO_DSP
endif

kill_ls_LS_VIVADO_DSP:
	@bdw_kill -job ls.LS_VIVADO_DSP
	@bdw_kill -job ls.LS_VIVADO_DSP.s

clean_ls_LS_VIVADO_DSP:
	@rm -rf $(BDW_WORKLIB)/logicsynth/LS_VIVADO_DSP

$(BDW_WORKLIB)/logicsynth/LS_VIVADO_DSP/simple_FIFO_gates.v: $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_simple_FIFO_VIVADO_DSP 
	@$(MAKE) synth1target BDW_LS_CONFIG=LS_VIVADO_DSP BDW_MODULE=simple_FIFO

view_ls_LS_VIVADO_DSP: $(BDW_WORKLIB)/modules/simple_FIFO/VIVADO_DSP/simple_FIFO_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig LS_VIVADO_DSP

#
#   Rules for logicSynth config LS_QUARTUS
#

ifeq ($(CWBExec),1)
ls_LS_QUARTUS: $(BDW_WORKLIB)/logicsynth/LS_QUARTUS/simple_FIFO_gates.v
else
.PHONY: ls_LS_QUARTUS

ls_LS_QUARTUS:
	@bdw_exec -jobproject project.tcl -job ls.LS_QUARTUS $(MAKE) CWBExec=1 ls_LS_QUARTUS
endif

kill_ls_LS_QUARTUS:
	@bdw_kill -job ls.LS_QUARTUS
	@bdw_kill -job ls.LS_QUARTUS.s

clean_ls_LS_QUARTUS:
	@rm -rf $(BDW_WORKLIB)/logicsynth/LS_QUARTUS

$(BDW_WORKLIB)/logicsynth/LS_QUARTUS/simple_FIFO_gates.v: $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_simple_FIFO_QUARTUS 
	@$(MAKE) synth1target BDW_LS_CONFIG=LS_QUARTUS BDW_MODULE=simple_FIFO

view_ls_LS_QUARTUS: $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS/simple_FIFO_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig LS_QUARTUS

#
#   Rules for logicSynth config LS_QUARTUS_DSP
#

ifeq ($(CWBExec),1)
ls_LS_QUARTUS_DSP: $(BDW_WORKLIB)/logicsynth/LS_QUARTUS_DSP/simple_FIFO_gates.v
else
.PHONY: ls_LS_QUARTUS_DSP

ls_LS_QUARTUS_DSP:
	@bdw_exec -jobproject project.tcl -job ls.LS_QUARTUS_DSP $(MAKE) CWBExec=1 ls_LS_QUARTUS_DSP
endif

kill_ls_LS_QUARTUS_DSP:
	@bdw_kill -job ls.LS_QUARTUS_DSP
	@bdw_kill -job ls.LS_QUARTUS_DSP.s

clean_ls_LS_QUARTUS_DSP:
	@rm -rf $(BDW_WORKLIB)/logicsynth/LS_QUARTUS_DSP

$(BDW_WORKLIB)/logicsynth/LS_QUARTUS_DSP/simple_FIFO_gates.v: $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_simple_FIFO_QUARTUS_DSP 
	@$(MAKE) synth1target BDW_LS_CONFIG=LS_QUARTUS_DSP BDW_MODULE=simple_FIFO

view_ls_LS_QUARTUS_DSP: $(BDW_WORKLIB)/modules/simple_FIFO/QUARTUS_DSP/simple_FIFO_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig LS_QUARTUS_DSP

##############################################################################
#   start of rules for code analysis
##############################################################################

analysis1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
	@if [ ! -d $(BDW_ANALYSIS_CONFIG_DIR) ]; then mkdir -p $(BDW_ANALYSIS_CONFIG_DIR); fi
	@rm -rf $(BDW_ANALYSIS_CONFIG_LOGS)
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job analysis.$(BDW_ANALYSIS_CONFIG).s $(BDW_ANALYSIS_CMD) -project project.tcl -aconfig $(BDW_ANALYSIS_CONFIG) 2>&1 | tee $(BDW_ANALYSIS_CONFIG_DIR)/$(BDW_ANALYSIS_CONFIG).log

##############################################################################
#   start of rules for place and route
##############################################################################

pnr1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@if [ ! -d $(BDW_PNR_CONFIG_DIR) ]; then mkdir -p $(BDW_PNR_CONFIG_DIR); fi
	@rm -rf $(BDW_PNR_LOGS)
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job pnr.$(BDW_PNR_CONFIG).s $(BDW_PNR_CMD) project.tcl $(BDW_PNR_CONFIG) 



#############################################################################
#  Rules for equivalence checking
#############################################################################
    

#############################################################################
#  Rules for Power estimation
#############################################################################
    


.INTERMEDIATE : $(BDW_LIBPREP) 

######################################################################
## Rules for building executables, shared libs, and running sims.
######################################################################

BDW_SC_DEBUG_SRC = $(shell if [ -d $(SYSTEMC)/src ]; then echo "-d $(SYSTEMC)/src"; else echo ""; fi)
BDW_SIM_CONFIG_DIR	=	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
BDW_SIMCONFIG_MKDIR	=	@if [ ! -d $(BDW_SIMDIR)/$(BDW_SIM_CONFIG) ]; then mkdir -p $(BDW_SIMDIR)/$(BDW_SIM_CONFIG); fi
BDW_SIM_ENV_SETUP	=	BDW_SIM_CONFIG_DIR=$(BDW_SIM_CONFIG_DIR)
BDW_END_OF_SIM_CMD	=	$(BDW_SIM_ENV_SETUP) make cmp_result
BDW_STRT_OF_SIM_CMD	=	@echo
ifneq ($(BDW_HUB_ARGV),)
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}.so,argv="$(shell echo $(BDW_HUB_ARGV)|sed 's/ /%/g')"
else
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}.so
endif
BDW_VLOGSIM_ARGSINT += +hubSetOption+bdr=$(BDW_SIM_CONFIG_DIR)/sim.bdr
ifeq ($(RUN_DEBUGGER),1)
    BDW_VLOGSIM_ARGSINT  := $(strip $(BDW_VLOGSIM_ARGSINT)),gdbgui
	BDW_PREEXEC_DEBUG = gdb &
	BDW_INLINE_DEBUG = gdb --args
	export BDW_COWARE_RUN_DEBUG = 1
	BDW_COWARE_CMD = $(STRATUS_HOME)/bin/bdw_scsh --dofirst $(BDW_SIM_CONFIG_DIR)/coware.cmd
else
	BDW_COWARE_CMD = $(COWAREHOME)/common/bin/scsh $(BDW_SIM_CONFIG_DIR)/coware.cmd
endif
BDW_VLOGSIM_DEPS	=	$(COSIM_FILES) $(SIM_RTL_TARGETS) $(BDW_LIBPREP) $(BDW_ESC_LIB)

######################################################################
# Verilog RTL Code Coverage Simulation Setup
######################################################################

ifeq ($(BDW_MTI_POST_SIM_COMMANDS),)
BDW_MTI_POST_SIM_COMMANDS = 
endif

###############################################
run_sim: $(EXECUTABLE)

scsim_$(BDW_SIM_CONFIG): $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	@echo "Executing simulation: $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG) $(BDW_SCSIM_ARGS) $(BDW_HUB_ARGV)"
	$(BDW_STRT_OF_SIM_CMD)
	@( $(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_INLINE_DEBUG) $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG) $(BDW_SCSIM_ARGS) $(BDW_HUB_ARGV) ; \
          simstatus=$$? ; export simstatus; \
          if [ $$simstatus -ne 0 ] ; then \
            if [ $$simstatus -gt 127 ] ; then \
                echo "ERROR: simulation exited with signal $$(($$simstatus - 128))" ; \
            else echo "WARNING: exit status = $$simstatus"; fi ; \
          fi ) 2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

#####################################################################
#####################################################################
update_hierarchy: $(BDW_MISSING_WRAPPERS)
	@$(STRATUS_HOME)/bin/bdw_makegen project.tcl -o Makefile.prj

build_sim_image:  $(SIM_BUILD)

ifneq ($(BDW_TMPLNK_DIR),)
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB)
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) $(BDW_EXELINKFLAG) $(BDW_DEBUG_OPT) $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
		-o $(BDW_TMPLNK_FILE) \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		${BDW_CPARTS_A} \
		${BDW_HUBLIBS} $(BDW_EXTRA_LIB_FLAGS)
		mv $(BDW_TMPLNK_FILE) $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG)
else
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB)
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) $(BDW_EXELINKFLAG) $(BDW_DEBUG_OPT) $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG) \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		${BDW_CPARTS_A} \
		${BDW_HUBLIBS} $(BDW_EXTRA_LIB_FLAGS)
endif

##############################################################
## COSIM simulator rules
##############################################################

vcs: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_siminfo.tcl project.tcl $(BDW_SIM_CONFIG)
	$(BDW_STRT_OF_SIM_CMD)
ifeq ($(BDW_SIM_RUNTIME),)
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcs -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
else
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcs -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+vcs+finish+$(BDW_SIM_RUNTIME)000
endif
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do ]; then \
		echo "run" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
		echo "quit" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
	fi
	$(BDW_PREEXEC_DEBUG)
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} $(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) \
        -ucli \
	    -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
	    -i $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

vcsi: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_siminfo.tcl project.tcl $(BDW_SIM_CONFIG)
	$(BDW_STRT_OF_SIM_CMD)
ifeq ($(BDW_SIM_RUNTIME),)
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcsi -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo -o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
	    +libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
else
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcsi -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo -o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
	    +libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+vcs+finish+$(BDW_SIM_RUNTIME)000
endif
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do ]; then \
		echo "run" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
		echo "quit" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
	fi
	$(BDW_PREEXEC_DEBUG)
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} $(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) \
        -ucli \
	    -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
	    -i $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

incisive ncverilog: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_siminfo.tcl project.tcl $(BDW_SIM_CONFIG)
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_PREEXEC_DEBUG)
ifeq ($(BDW_SIM_RUNTIME),)
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do ]; then \
		echo "" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "run" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
	fi
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(STRATUS_HOME)/bin/hub_ncverilog \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
		+ncinput+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do \
		+nclibdirname+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG) \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+nowarn+LIBNOU $(BDW_VLOGSIM_ARGS) $(BDW_VLOGSIM_ARGSINT) \
		-l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
else
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do ]; then \
		echo "" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "run $(BDW_SIM_RUNTIME) ns" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
	fi
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(STRATUS_HOME)/bin/hub_ncverilog \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
		+ncinput+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do \
		+nclibdirname+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG) \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		$(BDW_VLOGSIM_ARGS) $(BDW_VLOGSIM_ARGSINT) -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
endif
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log


ifeq ($(BDW_64BITMODE), 1)
export MTI_VCO_MODE = 64
endif

mti: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	@echo removing log.passed in mti:
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_siminfo.tcl project.tcl $(BDW_SIM_CONFIG)
	$(BDW_STRT_OF_SIM_CMD)
	@if [ ! -d $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work ]; then vlib $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work; fi
	$(STRATUS_HOME)/bin/hub_vlog -work $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
	$(BDW_PREEXEC_DEBUG)
ifeq ($(BDW_SIM_RUNTIME),)
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ];  then echo "onbreak resume" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ; echo "run -all" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "$(BDW_MTI_POST_SIM_COMMANDS)" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; fi
else
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ]; then  echo "onbreak resume" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ; echo "run $(BDW_SIM_RUNTIME) ns" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "$(BDW_MTI_POST_SIM_COMMANDS)" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; fi
endif
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_vsimvlog -c -lib $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work top $(BDW_VLOG_TOP_MODS)\
		$(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) -do $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do \
		-l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log


ifeq ($(BDW_64BITMODE), 1)
    BDW_NCSC_64BIT = -64bit
else
    BDW_NCSC_64BIT =
endif

ifneq ($(BDW_HUB_ARGV),)
BDW_NCSIM_ARGV = +systemc_args+"$(BDW_HUB_ARGV)"
else
BDW_NCSIM_ARGV =
endif

ifeq ($(RUN_DEBUGGER), 1)
BDW_NCSIM_DEBUG = -layout cdebug
BDW_NCVLG_DEBUG = -layout cdebug -linedebug
else
BDW_NCSIM_DEBUG =
BDW_NCVLG_DEBUG =
endif

ncsc:
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
ifneq ($(VLOG_COSIM_TOP), )
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_siminfo.tcl project.tcl $(BDW_SIM_CONFIG)
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_ncsim \
	-work $(BDW_SIM_CONFIG) -reflib worklib -messages $(BDW_NCSC_64BIT) $(BDW_NCVLG_DEBUG) \
	-GCC_VER $(BDW_NCSC_GCCVER) \
	-CFLAGS "-Wl,-rpath,$(STRATUS_HOME)/tools.lnx86/stratus/lib/64bit" \
	$(SIM_OBJS) \
	$(BDW_EXTRA_OBJS) \
	$(BDW_EXTRA_LIBS) \
	$(BDW_ESC_LIB) \
	$(BDW_CPARTS_A) \
	$(BDW_NCSC_FSDBLIBS) \
	$(BDW_EXTRA_LDFLAGS) \
	$(BDW_EXTRA_LIB_FLAGS) \
	+loadpli1=$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME)/ncvlog_ssl:ssl_bootstrap \
	-file $(BDW_SIM_CONFIG_DIR)/siminfo \
	$(BDW_VLOGSIM_ARGS) \
	$(BDW_VLOGSIM_ARGSINT) \
	-top sc_main $(BDW_VLOG_TOP_MODS) $(BDW_NCSIM_ARGV) \
	2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

else
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_ncsim -work $(BDW_SIM_CONFIG) -reflib worklib -messages $(BDW_NCSC_64BIT) \
	-GCC_VER $(BDW_NCSC_GCCVER) \
	$(BDW_VLOGSIM_ARGS) $(BDW_NCSIM_DEBUG) \
	-CFLAGS "-Wl,-rpath,$(STRATUS_HOME)/tools.lnx86/stratus/lib/64bit" \
	$(SIM_OBJS) \
	$(BDW_EXTRA_OBJS) \
	$(BDW_EXTRA_LIBS) \
	$(BDW_ESC_LIB) \
	$(BDW_CPARTS_A) \
	$(BDW_NCSC_FSDBLIBS) \
	$(BDW_EXTRA_LDFLAGS) \
	$(BDW_EXTRA_LIB_FLAGS) \
	-top sc_main $(BDW_VLOG_TOP_MODS) $(BDW_NCSIM_ARGV) \
	2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
endif
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log



##############################################################
## Rule to build the COSIM shared library
##############################################################
ifneq ($(BDW_TMPLNK_DIR),)
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so: $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB) 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) ${BDW_SHLIBFLAG} $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
		-o $(BDW_TMPLNK_FILE)  \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		$(BDW_CPARTS_A) \
		$(BDW_HUBLIBS) $(BDW_EXTRA_LIB_FLAGS) \
		-lm -lcrypt -ldl \
		${BDW_LINKOUTFILTER}
		mv $(BDW_TMPLNK_FILE) $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so

else
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so: $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB) 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) ${BDW_SHLIBFLAG} $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so  \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		$(BDW_CPARTS_A) \
		$(BDW_HUBLIBS) $(BDW_EXTRA_LIB_FLAGS) \
		-lm -lcrypt -ldl \
		${BDW_LINKOUTFILTER}

endif


##############################################################
## Rule to build verilator trace and coverage support  module
##############################################################

$(BDW_WORKLIB)/objs/esc_catrace.o: $(STRATUS_HOME)/share/stratus/source/esc_catrace.cc
	$(BDW_CC)  -o $@ $(BDW_CCFLAGS) $(BDW_VERILATOR_CCFLAGS)  $<



##############################################################
## Start the stratus_ide GUI
##############################################################
workbench ide:
	$(STRATUS_HOME)/bin/stratus_ide project.tcl

##############################################################
## Generate a Visual C++ project file
##############################################################
vcproj: $(BDW_ALL_WRAPPERS)
	$(STRATUS_HOME)/bin/bdw_vcprojgen project.tcl

##############################################################
## Rule to build the synthesis report
##############################################################

html_warn:
	@echo "##############################################" ; \
	echo " The HTML reports have been deprecated. " ; \
	echo " Reporting information is available in stratus_ide." ; \
	echo "" ; \
	echo -n " Do you want to generate deprecated HTML reports (y or n) [n] ? " ; \
	read resp ; \
	case $$resp in \
	y*) $(MAKE) html ;; \
	*) echo ""; echo "HTML Reports not generated." ;  \
	esac
 
html:   html_simple_FIFO_PIN html_simple_FIFO_ASIC html_simple_FIFO_DPOPT html_simple_FIFO_VIVADO html_simple_FIFO_VIVADO_DSP html_simple_FIFO_QUARTUS html_simple_FIFO_QUARTUS_DSP html_summary

html_summary: project.tcl
	$(STRATUS_HOME)/bin/bdw_htmlgen -project project.tcl -summary




##############################################################
## Rules to build generated library contents
##############################################################

