// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "03/29/2017 14:39:13"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab3_top (
	vga_hs,
	clk_50,
	rst,
	vga_vs,
	vga_clk,
	vga_sync,
	vga_blank,
	vga_b,
	vga_g,
	vga_r);
output 	vga_hs;
input 	clk_50;
input 	rst;
output 	vga_vs;
output 	vga_clk;
output 	vga_sync;
output 	vga_blank;
output 	[7:0] vga_b;
output 	[7:0] vga_g;
output 	[7:0] vga_r;

// Design Ports Information
// vga_hs	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vs	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_50~input_o ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \rst~input_o ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst|Add0~37_sumout ;
wire \inst|Add0~18 ;
wire \inst|Add0~13_sumout ;
wire \inst|LessThan0~0_combout ;
wire \inst|Add0~38 ;
wire \inst|Add0~33_sumout ;
wire \inst|Add0~34 ;
wire \inst|Add0~29_sumout ;
wire \inst|Add0~30 ;
wire \inst|Add0~25_sumout ;
wire \inst|Add0~26 ;
wire \inst|Add0~21_sumout ;
wire \inst|Add0~22 ;
wire \inst|Add0~5_sumout ;
wire \inst|Add0~6 ;
wire \inst|Add0~9_sumout ;
wire \inst|Add0~10 ;
wire \inst|Add0~1_sumout ;
wire \inst|Add0~2 ;
wire \inst|Add0~17_sumout ;
wire \inst|LessThan2~0_combout ;
wire \inst|vga_hsr~q ;
wire \inst|Add1~37_sumout ;
wire \inst|Add1~10 ;
wire \inst|Add1~1_sumout ;
wire \inst|Add1~2 ;
wire \inst|Add1~33_sumout ;
wire \inst|Add1~34 ;
wire \inst|Add1~29_sumout ;
wire \inst|Add1~30 ;
wire \inst|Add1~25_sumout ;
wire \inst|Add1~26 ;
wire \inst|Add1~21_sumout ;
wire \inst|Add1~22 ;
wire \inst|Add1~17_sumout ;
wire \inst|LessThan1~0_combout ;
wire \inst|Add1~18 ;
wire \inst|Add1~5_sumout ;
wire \inst|LessThan1~1_combout ;
wire \inst|Add1~38 ;
wire \inst|Add1~13_sumout ;
wire \inst|Add1~14 ;
wire \inst|Add1~9_sumout ;
wire \inst|LessThan3~0_combout ;
wire \inst|vga_vsr~q ;
wire \inst|vga_sync~combout ;
wire \inst|process_0~1_combout ;
wire \inst|backporch~q ;
wire \inst|LessThan4~0_combout ;
wire \inst|frontporch~q ;
wire \inst|process_0~0_combout ;
wire \inst|vga_blank~q ;
wire \inst|Add2~105_sumout ;
wire \inst|Add2~106 ;
wire \inst|Add2~125_sumout ;
wire \inst|Add2~126 ;
wire \inst|Add2~121_sumout ;
wire \inst|Add2~122 ;
wire \inst|Add2~117_sumout ;
wire \inst|Add2~118 ;
wire \inst|Add2~113_sumout ;
wire \inst|Add2~114 ;
wire \inst|Add2~109_sumout ;
wire \inst|Add2~110 ;
wire \inst|Add2~101_sumout ;
wire \inst|Add2~102 ;
wire \inst|Add2~97_sumout ;
wire \inst|Add2~98 ;
wire \inst|Add2~93_sumout ;
wire \inst|Add2~94 ;
wire \inst|Add2~13_sumout ;
wire \inst|Add2~14 ;
wire \inst|Add2~21_sumout ;
wire \inst|Add2~22 ;
wire \inst|Add2~45_sumout ;
wire \inst|Add2~46 ;
wire \inst|Add2~41_sumout ;
wire \inst|Add2~42 ;
wire \inst|Add2~37_sumout ;
wire \inst|Add2~38 ;
wire \inst|Add2~33_sumout ;
wire \inst|Add2~34 ;
wire \inst|Add2~29_sumout ;
wire \inst|Add2~30 ;
wire \inst|Add2~25_sumout ;
wire \inst|Add2~26 ;
wire \inst|Add2~17_sumout ;
wire \inst|Add2~18 ;
wire \inst|Add2~89_sumout ;
wire \inst|Add2~90 ;
wire \inst|Add2~85_sumout ;
wire \inst|Add2~86 ;
wire \inst|Add2~81_sumout ;
wire \inst|Add2~82 ;
wire \inst|Add2~77_sumout ;
wire \inst|Add2~78 ;
wire \inst|Add2~73_sumout ;
wire \inst|Add2~74 ;
wire \inst|Add2~69_sumout ;
wire \inst|Add2~70 ;
wire \inst|Add2~65_sumout ;
wire \inst|Add2~66 ;
wire \inst|Add2~61_sumout ;
wire \inst|Add2~62 ;
wire \inst|Add2~57_sumout ;
wire \inst|Add2~58 ;
wire \inst|Add2~53_sumout ;
wire \inst|Add2~54 ;
wire \inst|Add2~49_sumout ;
wire \inst|Add2~50 ;
wire \inst|Add2~10 ;
wire \inst|Add2~5_sumout ;
wire \inst|Add2~6 ;
wire \inst|Add2~1_sumout ;
wire \inst|pixel_xr[1]~DUPLICATE_q ;
wire \inst|pixel_xr[3]~DUPLICATE_q ;
wire \inst|LessThan7~4_combout ;
wire \inst|LessThan7~5_combout ;
wire \inst|LessThan7~1_combout ;
wire \inst|LessThan7~2_combout ;
wire \inst|pixel_xr[13]~DUPLICATE_q ;
wire \inst|pixel_xr[16]~DUPLICATE_q ;
wire \inst|pixel_xr[11]~DUPLICATE_q ;
wire \inst|pixel_xr[15]~DUPLICATE_q ;
wire \inst|LessThan7~0_combout ;
wire \inst|LessThan7~3_combout ;
wire \inst|LessThan7~6_combout ;
wire \inst|Add2~9_sumout ;
wire \inst|pixel_xr[29]~DUPLICATE_q ;
wire \inst|pixel_xr[31]~DUPLICATE_q ;
wire \inst1|data_read~0_combout ;
wire \inst1|data_read~1_combout ;
wire \inst6|vga_b~0_combout ;
wire \inst6|vga_b[7]~feeder_combout ;
wire \inst6|vga_b[6]~feeder_combout ;
wire \inst6|vga_b[5]~feeder_combout ;
wire \inst6|vga_b[3]~feeder_combout ;
wire \inst1|data_read~2_combout ;
wire \inst6|vga_g~0_combout ;
wire \inst1|data_read~3_combout ;
wire \inst6|vga_r~0_combout ;
wire \inst6|vga_r[6]~feeder_combout ;
wire \inst6|vga_r[5]~feeder_combout ;
wire \inst6|vga_r[4]~feeder_combout ;
wire \inst6|vga_r[3]~feeder_combout ;
wire \inst6|vga_r[1]~feeder_combout ;
wire [7:0] \inst6|vga_r ;
wire [9:0] \inst|hpos ;
wire [2:0] \inst1|data_read ;
wire [9:0] \inst|vpos ;
wire [0:0] \inst7|vga_clk_inst|altera_pll_i|fboutclk_wire ;
wire [31:0] \inst|pixel_xr ;
wire [7:0] \inst6|vga_b ;
wire [7:0] \inst6|vga_g ;
wire [0:0] \inst7|vga_clk_inst|altera_pll_i|outclk_wire ;

wire [7:0] \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \vga_hs~output (
	.i(\inst|vga_hsr~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hs),
	.obar());
// synopsys translate_off
defparam \vga_hs~output .bus_hold = "false";
defparam \vga_hs~output .open_drain_output = "false";
defparam \vga_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vga_vs~output (
	.i(\inst|vga_vsr~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vs),
	.obar());
// synopsys translate_off
defparam \vga_vs~output .bus_hold = "false";
defparam \vga_vs~output .open_drain_output = "false";
defparam \vga_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \vga_sync~output (
	.i(\inst|vga_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \vga_blank~output (
	.i(\inst|vga_blank~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank),
	.obar());
// synopsys translate_off
defparam \vga_blank~output .bus_hold = "false";
defparam \vga_blank~output .open_drain_output = "false";
defparam \vga_blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \vga_b[7]~output (
	.i(\inst6|vga_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[7]),
	.obar());
// synopsys translate_off
defparam \vga_b[7]~output .bus_hold = "false";
defparam \vga_b[7]~output .open_drain_output = "false";
defparam \vga_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \vga_b[6]~output (
	.i(\inst6|vga_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[6]),
	.obar());
// synopsys translate_off
defparam \vga_b[6]~output .bus_hold = "false";
defparam \vga_b[6]~output .open_drain_output = "false";
defparam \vga_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \vga_b[5]~output (
	.i(\inst6|vga_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[5]),
	.obar());
// synopsys translate_off
defparam \vga_b[5]~output .bus_hold = "false";
defparam \vga_b[5]~output .open_drain_output = "false";
defparam \vga_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \vga_b[4]~output (
	.i(\inst6|vga_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[4]),
	.obar());
// synopsys translate_off
defparam \vga_b[4]~output .bus_hold = "false";
defparam \vga_b[4]~output .open_drain_output = "false";
defparam \vga_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \vga_b[3]~output (
	.i(\inst6|vga_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[3]),
	.obar());
// synopsys translate_off
defparam \vga_b[3]~output .bus_hold = "false";
defparam \vga_b[3]~output .open_drain_output = "false";
defparam \vga_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \vga_b[2]~output (
	.i(\inst6|vga_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[2]),
	.obar());
// synopsys translate_off
defparam \vga_b[2]~output .bus_hold = "false";
defparam \vga_b[2]~output .open_drain_output = "false";
defparam \vga_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \vga_b[1]~output (
	.i(\inst6|vga_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[1]),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
defparam \vga_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \vga_b[0]~output (
	.i(\inst6|vga_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[0]),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
defparam \vga_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \vga_g[7]~output (
	.i(\inst6|vga_g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[7]),
	.obar());
// synopsys translate_off
defparam \vga_g[7]~output .bus_hold = "false";
defparam \vga_g[7]~output .open_drain_output = "false";
defparam \vga_g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \vga_g[6]~output (
	.i(\inst6|vga_g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[6]),
	.obar());
// synopsys translate_off
defparam \vga_g[6]~output .bus_hold = "false";
defparam \vga_g[6]~output .open_drain_output = "false";
defparam \vga_g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \vga_g[5]~output (
	.i(\inst6|vga_g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[5]),
	.obar());
// synopsys translate_off
defparam \vga_g[5]~output .bus_hold = "false";
defparam \vga_g[5]~output .open_drain_output = "false";
defparam \vga_g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \vga_g[4]~output (
	.i(\inst6|vga_g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[4]),
	.obar());
// synopsys translate_off
defparam \vga_g[4]~output .bus_hold = "false";
defparam \vga_g[4]~output .open_drain_output = "false";
defparam \vga_g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \vga_g[3]~output (
	.i(\inst6|vga_g [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[3]),
	.obar());
// synopsys translate_off
defparam \vga_g[3]~output .bus_hold = "false";
defparam \vga_g[3]~output .open_drain_output = "false";
defparam \vga_g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \vga_g[2]~output (
	.i(\inst6|vga_g [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[2]),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
defparam \vga_g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \vga_g[1]~output (
	.i(\inst6|vga_g [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[1]),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
defparam \vga_g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \vga_g[0]~output (
	.i(\inst6|vga_g [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[0]),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
defparam \vga_g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \vga_r[7]~output (
	.i(\inst6|vga_r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[7]),
	.obar());
// synopsys translate_off
defparam \vga_r[7]~output .bus_hold = "false";
defparam \vga_r[7]~output .open_drain_output = "false";
defparam \vga_r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \vga_r[6]~output (
	.i(\inst6|vga_r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[6]),
	.obar());
// synopsys translate_off
defparam \vga_r[6]~output .bus_hold = "false";
defparam \vga_r[6]~output .open_drain_output = "false";
defparam \vga_r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \vga_r[5]~output (
	.i(\inst6|vga_r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[5]),
	.obar());
// synopsys translate_off
defparam \vga_r[5]~output .bus_hold = "false";
defparam \vga_r[5]~output .open_drain_output = "false";
defparam \vga_r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \vga_r[4]~output (
	.i(\inst6|vga_r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[4]),
	.obar());
// synopsys translate_off
defparam \vga_r[4]~output .bus_hold = "false";
defparam \vga_r[4]~output .open_drain_output = "false";
defparam \vga_r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \vga_r[3]~output (
	.i(\inst6|vga_r [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[3]),
	.obar());
// synopsys translate_off
defparam \vga_r[3]~output .bus_hold = "false";
defparam \vga_r[3]~output .open_drain_output = "false";
defparam \vga_r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \vga_r[2]~output (
	.i(\inst6|vga_r [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[2]),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
defparam \vga_r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \vga_r[1]~output (
	.i(\inst6|vga_r [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[1]),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
defparam \vga_r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \vga_r[0]~output (
	.i(\inst6|vga_r [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[0]),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
defparam \vga_r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst7|vga_clk_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\rst~input_o ),
	.pfden(gnd),
	.refclkin(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst7|vga_clk_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst7|vga_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst7|vga_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \inst|Add0~37 (
// Equation(s):
// \inst|Add0~37_sumout  = SUM(( \inst|hpos [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add0~38  = CARRY(( \inst|hpos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~37_sumout ),
	.cout(\inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~37 .extended_lut = "off";
defparam \inst|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N54
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \inst|hpos [8] ) + ( GND ) + ( \inst|Add0~2  ))
// \inst|Add0~18  = CARRY(( \inst|hpos [8] ) + ( GND ) + ( \inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(\inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N57
cyclonev_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \inst|hpos [9] ) + ( GND ) + ( \inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N59
dffeas \inst|hpos[9] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[9] .is_wysiwyg = "true";
defparam \inst|hpos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = ( \inst|hpos [5] & ( \inst|hpos [7] & ( (\inst|hpos [9] & \inst|hpos [8]) ) ) ) # ( !\inst|hpos [5] & ( \inst|hpos [7] & ( (\inst|hpos [9] & \inst|hpos [8]) ) ) ) # ( \inst|hpos [5] & ( !\inst|hpos [7] & ( (\inst|hpos [9] & 
// \inst|hpos [8]) ) ) ) # ( !\inst|hpos [5] & ( !\inst|hpos [7] & ( (\inst|hpos [9] & (\inst|hpos [8] & \inst|hpos [6])) ) ) )

	.dataa(gnd),
	.datab(!\inst|hpos [9]),
	.datac(!\inst|hpos [8]),
	.datad(!\inst|hpos [6]),
	.datae(!\inst|hpos [5]),
	.dataf(!\inst|hpos [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~0 .extended_lut = "off";
defparam \inst|LessThan0~0 .lut_mask = 64'h0003030303030303;
defparam \inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N32
dffeas \inst|hpos[0] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[0] .is_wysiwyg = "true";
defparam \inst|hpos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \inst|Add0~33 (
// Equation(s):
// \inst|Add0~33_sumout  = SUM(( \inst|hpos [1] ) + ( GND ) + ( \inst|Add0~38  ))
// \inst|Add0~34  = CARRY(( \inst|hpos [1] ) + ( GND ) + ( \inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~33_sumout ),
	.cout(\inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~33 .extended_lut = "off";
defparam \inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N35
dffeas \inst|hpos[1] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[1] .is_wysiwyg = "true";
defparam \inst|hpos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N36
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \inst|hpos [2] ) + ( GND ) + ( \inst|Add0~34  ))
// \inst|Add0~30  = CARRY(( \inst|hpos [2] ) + ( GND ) + ( \inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N38
dffeas \inst|hpos[2] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[2] .is_wysiwyg = "true";
defparam \inst|hpos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N39
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \inst|hpos [3] ) + ( GND ) + ( \inst|Add0~30  ))
// \inst|Add0~26  = CARRY(( \inst|hpos [3] ) + ( GND ) + ( \inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N41
dffeas \inst|hpos[3] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[3] .is_wysiwyg = "true";
defparam \inst|hpos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \inst|hpos [4] ) + ( GND ) + ( \inst|Add0~26  ))
// \inst|Add0~22  = CARRY(( \inst|hpos [4] ) + ( GND ) + ( \inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N44
dffeas \inst|hpos[4] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[4] .is_wysiwyg = "true";
defparam \inst|hpos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N45
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( \inst|hpos [5] ) + ( GND ) + ( \inst|Add0~22  ))
// \inst|Add0~6  = CARRY(( \inst|hpos [5] ) + ( GND ) + ( \inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N47
dffeas \inst|hpos[5] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[5] .is_wysiwyg = "true";
defparam \inst|hpos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N48
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \inst|hpos [6] ) + ( GND ) + ( \inst|Add0~6  ))
// \inst|Add0~10  = CARRY(( \inst|hpos [6] ) + ( GND ) + ( \inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N49
dffeas \inst|hpos[6] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[6] .is_wysiwyg = "true";
defparam \inst|hpos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N51
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( \inst|hpos [7] ) + ( GND ) + ( \inst|Add0~10  ))
// \inst|Add0~2  = CARRY(( \inst|hpos [7] ) + ( GND ) + ( \inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|hpos [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(\inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N53
dffeas \inst|hpos[7] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[7] .is_wysiwyg = "true";
defparam \inst|hpos[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N56
dffeas \inst|hpos[8] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hpos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hpos[8] .is_wysiwyg = "true";
defparam \inst|hpos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N3
cyclonev_lcell_comb \inst|LessThan2~0 (
// Equation(s):
// \inst|LessThan2~0_combout  = ( \inst|hpos [6] & ( !\inst|hpos [7] & ( (!\inst|hpos [8] & (!\inst|hpos [9] & !\inst|hpos [5])) ) ) ) # ( !\inst|hpos [6] & ( !\inst|hpos [7] & ( (!\inst|hpos [8] & !\inst|hpos [9]) ) ) )

	.dataa(!\inst|hpos [8]),
	.datab(!\inst|hpos [9]),
	.datac(!\inst|hpos [5]),
	.datad(gnd),
	.datae(!\inst|hpos [6]),
	.dataf(!\inst|hpos [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan2~0 .extended_lut = "off";
defparam \inst|LessThan2~0 .lut_mask = 64'h8888808000000000;
defparam \inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N5
dffeas \inst|vga_hsr (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|LessThan2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vga_hsr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vga_hsr .is_wysiwyg = "true";
defparam \inst|vga_hsr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( \inst|vpos [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add1~38  = CARRY(( \inst|vpos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( \inst|vpos [2] ) + ( GND ) + ( \inst|Add1~14  ))
// \inst|Add1~10  = CARRY(( \inst|vpos [2] ) + ( GND ) + ( \inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( \inst|vpos [3] ) + ( GND ) + ( \inst|Add1~10  ))
// \inst|Add1~2  = CARRY(( \inst|vpos [3] ) + ( GND ) + ( \inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(\inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N41
dffeas \inst|vpos[3] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[3] .is_wysiwyg = "true";
defparam \inst|vpos[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N42
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( \inst|vpos [4] ) + ( GND ) + ( \inst|Add1~2  ))
// \inst|Add1~34  = CARRY(( \inst|vpos [4] ) + ( GND ) + ( \inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N43
dffeas \inst|vpos[4] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[4] .is_wysiwyg = "true";
defparam \inst|vpos[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N45
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( \inst|vpos [5] ) + ( GND ) + ( \inst|Add1~34  ))
// \inst|Add1~30  = CARRY(( \inst|vpos [5] ) + ( GND ) + ( \inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N47
dffeas \inst|vpos[5] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[5] .is_wysiwyg = "true";
defparam \inst|vpos[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( \inst|vpos [6] ) + ( GND ) + ( \inst|Add1~30  ))
// \inst|Add1~26  = CARRY(( \inst|vpos [6] ) + ( GND ) + ( \inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N50
dffeas \inst|vpos[6] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[6] .is_wysiwyg = "true";
defparam \inst|vpos[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N51
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( \inst|vpos [7] ) + ( GND ) + ( \inst|Add1~26  ))
// \inst|Add1~22  = CARRY(( \inst|vpos [7] ) + ( GND ) + ( \inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N53
dffeas \inst|vpos[7] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[7] .is_wysiwyg = "true";
defparam \inst|vpos[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N54
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( \inst|vpos [8] ) + ( GND ) + ( \inst|Add1~22  ))
// \inst|Add1~18  = CARRY(( \inst|vpos [8] ) + ( GND ) + ( \inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N56
dffeas \inst|vpos[8] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[8] .is_wysiwyg = "true";
defparam \inst|vpos[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \inst|LessThan1~0 (
// Equation(s):
// \inst|LessThan1~0_combout  = ( !\inst|vpos [8] & ( !\inst|vpos [7] & ( (!\inst|vpos [4] & (!\inst|vpos [6] & !\inst|vpos [5])) ) ) )

	.dataa(gnd),
	.datab(!\inst|vpos [4]),
	.datac(!\inst|vpos [6]),
	.datad(!\inst|vpos [5]),
	.datae(!\inst|vpos [8]),
	.dataf(!\inst|vpos [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan1~0 .extended_lut = "off";
defparam \inst|LessThan1~0 .lut_mask = 64'hC000000000000000;
defparam \inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N57
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( \inst|vpos [9] ) + ( GND ) + ( \inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N58
dffeas \inst|vpos[9] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[9] .is_wysiwyg = "true";
defparam \inst|vpos[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N0
cyclonev_lcell_comb \inst|LessThan1~1 (
// Equation(s):
// \inst|LessThan1~1_combout  = ( \inst|vpos [3] & ( (\inst|vpos [9] & ((!\inst|LessThan1~0_combout ) # (\inst|vpos [2]))) ) ) # ( !\inst|vpos [3] & ( (!\inst|LessThan1~0_combout  & \inst|vpos [9]) ) )

	.dataa(!\inst|vpos [2]),
	.datab(!\inst|LessThan1~0_combout ),
	.datac(!\inst|vpos [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|vpos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan1~1 .extended_lut = "off";
defparam \inst|LessThan1~1 .lut_mask = 64'h0C0C0C0C0D0D0D0D;
defparam \inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N32
dffeas \inst|vpos[0] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[0] .is_wysiwyg = "true";
defparam \inst|vpos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N33
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( \inst|vpos [1] ) + ( GND ) + ( \inst|Add1~38  ))
// \inst|Add1~14  = CARRY(( \inst|vpos [1] ) + ( GND ) + ( \inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|vpos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(\inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N34
dffeas \inst|vpos[1] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[1] .is_wysiwyg = "true";
defparam \inst|vpos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N38
dffeas \inst|vpos[2] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vpos[2] .is_wysiwyg = "true";
defparam \inst|vpos[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N3
cyclonev_lcell_comb \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = ( !\inst|vpos [9] & ( (!\inst|vpos [2] & (\inst|LessThan1~0_combout  & (!\inst|vpos [3] & !\inst|vpos [1]))) ) )

	.dataa(!\inst|vpos [2]),
	.datab(!\inst|LessThan1~0_combout ),
	.datac(!\inst|vpos [3]),
	.datad(!\inst|vpos [1]),
	.datae(gnd),
	.dataf(!\inst|vpos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan3~0 .extended_lut = "off";
defparam \inst|LessThan3~0 .lut_mask = 64'h2000200000000000;
defparam \inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N5
dffeas \inst|vga_vsr (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|LessThan3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vga_vsr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vga_vsr .is_wysiwyg = "true";
defparam \inst|vga_vsr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N30
cyclonev_lcell_comb \inst|vga_sync (
// Equation(s):
// \inst|vga_sync~combout  = ( \inst|vga_hsr~q  & ( \inst|vga_vsr~q  ) )

	.dataa(gnd),
	.datab(!\inst|vga_vsr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|vga_hsr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|vga_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|vga_sync .extended_lut = "off";
defparam \inst|vga_sync .lut_mask = 64'h0000000033333333;
defparam \inst|vga_sync .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \inst|process_0~1 (
// Equation(s):
// \inst|process_0~1_combout  = ( \inst|hpos [6] & ( !\inst|hpos [9] & ( (!\inst|hpos [7] & (!\inst|hpos [8] & \inst|hpos [5])) ) ) ) # ( !\inst|hpos [6] & ( !\inst|hpos [9] & ( (\inst|hpos [7] & (!\inst|hpos [4] & (!\inst|hpos [8] & !\inst|hpos [5]))) ) ) )

	.dataa(!\inst|hpos [7]),
	.datab(!\inst|hpos [4]),
	.datac(!\inst|hpos [8]),
	.datad(!\inst|hpos [5]),
	.datae(!\inst|hpos [6]),
	.dataf(!\inst|hpos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|process_0~1 .extended_lut = "off";
defparam \inst|process_0~1 .lut_mask = 64'h400000A000000000;
defparam \inst|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N13
dffeas \inst|backporch (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|process_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|backporch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|backporch .is_wysiwyg = "true";
defparam \inst|backporch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \inst|LessThan4~0 (
// Equation(s):
// \inst|LessThan4~0_combout  = ( \inst|hpos [6] & ( \inst|hpos [9] & ( \inst|hpos [8] ) ) ) # ( !\inst|hpos [6] & ( \inst|hpos [9] & ( (\inst|hpos [8] & (((\inst|hpos [5]) # (\inst|hpos [4])) # (\inst|hpos [7]))) ) ) )

	.dataa(!\inst|hpos [7]),
	.datab(!\inst|hpos [4]),
	.datac(!\inst|hpos [8]),
	.datad(!\inst|hpos [5]),
	.datae(!\inst|hpos [6]),
	.dataf(!\inst|hpos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan4~0 .extended_lut = "off";
defparam \inst|LessThan4~0 .lut_mask = 64'h00000000070F0F0F;
defparam \inst|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N7
dffeas \inst|frontporch (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|LessThan4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|frontporch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|frontporch .is_wysiwyg = "true";
defparam \inst|frontporch .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N57
cyclonev_lcell_comb \inst|process_0~0 (
// Equation(s):
// \inst|process_0~0_combout  = ( !\inst|frontporch~q  & ( !\inst|vga_hsr~q  & ( (!\inst|backporch~q  & !\inst|vga_vsr~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst|backporch~q ),
	.datac(!\inst|vga_vsr~q ),
	.datad(gnd),
	.datae(!\inst|frontporch~q ),
	.dataf(!\inst|vga_hsr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|process_0~0 .extended_lut = "off";
defparam \inst|process_0~0 .lut_mask = 64'hC0C0000000000000;
defparam \inst|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N8
dffeas \inst|vga_blank (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|process_0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vga_blank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vga_blank .is_wysiwyg = "true";
defparam \inst|vga_blank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N0
cyclonev_lcell_comb \inst|Add2~105 (
// Equation(s):
// \inst|Add2~105_sumout  = SUM(( \inst|pixel_xr [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add2~106  = CARRY(( \inst|pixel_xr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~105_sumout ),
	.cout(\inst|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~105 .extended_lut = "off";
defparam \inst|Add2~105 .lut_mask = 64'h0000000000000F0F;
defparam \inst|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N1
dffeas \inst|pixel_xr[0] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[0] .is_wysiwyg = "true";
defparam \inst|pixel_xr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N3
cyclonev_lcell_comb \inst|Add2~125 (
// Equation(s):
// \inst|Add2~125_sumout  = SUM(( \inst|pixel_xr [1] ) + ( GND ) + ( \inst|Add2~106  ))
// \inst|Add2~126  = CARRY(( \inst|pixel_xr [1] ) + ( GND ) + ( \inst|Add2~106  ))

	.dataa(!\inst|pixel_xr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~125_sumout ),
	.cout(\inst|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~125 .extended_lut = "off";
defparam \inst|Add2~125 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N5
dffeas \inst|pixel_xr[1] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[1] .is_wysiwyg = "true";
defparam \inst|pixel_xr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N6
cyclonev_lcell_comb \inst|Add2~121 (
// Equation(s):
// \inst|Add2~121_sumout  = SUM(( \inst|pixel_xr [2] ) + ( GND ) + ( \inst|Add2~126  ))
// \inst|Add2~122  = CARRY(( \inst|pixel_xr [2] ) + ( GND ) + ( \inst|Add2~126  ))

	.dataa(gnd),
	.datab(!\inst|pixel_xr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~121_sumout ),
	.cout(\inst|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~121 .extended_lut = "off";
defparam \inst|Add2~121 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N8
dffeas \inst|pixel_xr[2] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[2] .is_wysiwyg = "true";
defparam \inst|pixel_xr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N9
cyclonev_lcell_comb \inst|Add2~117 (
// Equation(s):
// \inst|Add2~117_sumout  = SUM(( \inst|pixel_xr [3] ) + ( GND ) + ( \inst|Add2~122  ))
// \inst|Add2~118  = CARRY(( \inst|pixel_xr [3] ) + ( GND ) + ( \inst|Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~117_sumout ),
	.cout(\inst|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~117 .extended_lut = "off";
defparam \inst|Add2~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N11
dffeas \inst|pixel_xr[3] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[3] .is_wysiwyg = "true";
defparam \inst|pixel_xr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N12
cyclonev_lcell_comb \inst|Add2~113 (
// Equation(s):
// \inst|Add2~113_sumout  = SUM(( \inst|pixel_xr [4] ) + ( GND ) + ( \inst|Add2~118  ))
// \inst|Add2~114  = CARRY(( \inst|pixel_xr [4] ) + ( GND ) + ( \inst|Add2~118  ))

	.dataa(gnd),
	.datab(!\inst|pixel_xr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~113_sumout ),
	.cout(\inst|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~113 .extended_lut = "off";
defparam \inst|Add2~113 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N13
dffeas \inst|pixel_xr[4] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[4] .is_wysiwyg = "true";
defparam \inst|pixel_xr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N15
cyclonev_lcell_comb \inst|Add2~109 (
// Equation(s):
// \inst|Add2~109_sumout  = SUM(( \inst|pixel_xr [5] ) + ( GND ) + ( \inst|Add2~114  ))
// \inst|Add2~110  = CARRY(( \inst|pixel_xr [5] ) + ( GND ) + ( \inst|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~109_sumout ),
	.cout(\inst|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~109 .extended_lut = "off";
defparam \inst|Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N17
dffeas \inst|pixel_xr[5] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[5] .is_wysiwyg = "true";
defparam \inst|pixel_xr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N18
cyclonev_lcell_comb \inst|Add2~101 (
// Equation(s):
// \inst|Add2~101_sumout  = SUM(( \inst|pixel_xr [6] ) + ( GND ) + ( \inst|Add2~110  ))
// \inst|Add2~102  = CARRY(( \inst|pixel_xr [6] ) + ( GND ) + ( \inst|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~101_sumout ),
	.cout(\inst|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~101 .extended_lut = "off";
defparam \inst|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N20
dffeas \inst|pixel_xr[6] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[6] .is_wysiwyg = "true";
defparam \inst|pixel_xr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N21
cyclonev_lcell_comb \inst|Add2~97 (
// Equation(s):
// \inst|Add2~97_sumout  = SUM(( \inst|pixel_xr [7] ) + ( GND ) + ( \inst|Add2~102  ))
// \inst|Add2~98  = CARRY(( \inst|pixel_xr [7] ) + ( GND ) + ( \inst|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~97_sumout ),
	.cout(\inst|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~97 .extended_lut = "off";
defparam \inst|Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N22
dffeas \inst|pixel_xr[7] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[7] .is_wysiwyg = "true";
defparam \inst|pixel_xr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N24
cyclonev_lcell_comb \inst|Add2~93 (
// Equation(s):
// \inst|Add2~93_sumout  = SUM(( \inst|pixel_xr [8] ) + ( GND ) + ( \inst|Add2~98  ))
// \inst|Add2~94  = CARRY(( \inst|pixel_xr [8] ) + ( GND ) + ( \inst|Add2~98  ))

	.dataa(gnd),
	.datab(!\inst|pixel_xr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~93_sumout ),
	.cout(\inst|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~93 .extended_lut = "off";
defparam \inst|Add2~93 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N25
dffeas \inst|pixel_xr[8] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[8] .is_wysiwyg = "true";
defparam \inst|pixel_xr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N27
cyclonev_lcell_comb \inst|Add2~13 (
// Equation(s):
// \inst|Add2~13_sumout  = SUM(( \inst|pixel_xr [9] ) + ( GND ) + ( \inst|Add2~94  ))
// \inst|Add2~14  = CARRY(( \inst|pixel_xr [9] ) + ( GND ) + ( \inst|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~13_sumout ),
	.cout(\inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~13 .extended_lut = "off";
defparam \inst|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N28
dffeas \inst|pixel_xr[9] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[9] .is_wysiwyg = "true";
defparam \inst|pixel_xr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N30
cyclonev_lcell_comb \inst|Add2~21 (
// Equation(s):
// \inst|Add2~21_sumout  = SUM(( \inst|pixel_xr [10] ) + ( GND ) + ( \inst|Add2~14  ))
// \inst|Add2~22  = CARRY(( \inst|pixel_xr [10] ) + ( GND ) + ( \inst|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~21_sumout ),
	.cout(\inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~21 .extended_lut = "off";
defparam \inst|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N31
dffeas \inst|pixel_xr[10] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[10] .is_wysiwyg = "true";
defparam \inst|pixel_xr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N33
cyclonev_lcell_comb \inst|Add2~45 (
// Equation(s):
// \inst|Add2~45_sumout  = SUM(( \inst|pixel_xr [11] ) + ( GND ) + ( \inst|Add2~22  ))
// \inst|Add2~46  = CARRY(( \inst|pixel_xr [11] ) + ( GND ) + ( \inst|Add2~22  ))

	.dataa(!\inst|pixel_xr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~45_sumout ),
	.cout(\inst|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~45 .extended_lut = "off";
defparam \inst|Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N35
dffeas \inst|pixel_xr[11] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[11] .is_wysiwyg = "true";
defparam \inst|pixel_xr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N36
cyclonev_lcell_comb \inst|Add2~41 (
// Equation(s):
// \inst|Add2~41_sumout  = SUM(( \inst|pixel_xr [12] ) + ( GND ) + ( \inst|Add2~46  ))
// \inst|Add2~42  = CARRY(( \inst|pixel_xr [12] ) + ( GND ) + ( \inst|Add2~46  ))

	.dataa(gnd),
	.datab(!\inst|pixel_xr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~41_sumout ),
	.cout(\inst|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~41 .extended_lut = "off";
defparam \inst|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N37
dffeas \inst|pixel_xr[12] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[12] .is_wysiwyg = "true";
defparam \inst|pixel_xr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N39
cyclonev_lcell_comb \inst|Add2~37 (
// Equation(s):
// \inst|Add2~37_sumout  = SUM(( \inst|pixel_xr [13] ) + ( GND ) + ( \inst|Add2~42  ))
// \inst|Add2~38  = CARRY(( \inst|pixel_xr [13] ) + ( GND ) + ( \inst|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~37_sumout ),
	.cout(\inst|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~37 .extended_lut = "off";
defparam \inst|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N41
dffeas \inst|pixel_xr[13] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[13] .is_wysiwyg = "true";
defparam \inst|pixel_xr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N42
cyclonev_lcell_comb \inst|Add2~33 (
// Equation(s):
// \inst|Add2~33_sumout  = SUM(( \inst|pixel_xr [14] ) + ( GND ) + ( \inst|Add2~38  ))
// \inst|Add2~34  = CARRY(( \inst|pixel_xr [14] ) + ( GND ) + ( \inst|Add2~38  ))

	.dataa(gnd),
	.datab(!\inst|pixel_xr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~33_sumout ),
	.cout(\inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~33 .extended_lut = "off";
defparam \inst|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N43
dffeas \inst|pixel_xr[14] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[14] .is_wysiwyg = "true";
defparam \inst|pixel_xr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N45
cyclonev_lcell_comb \inst|Add2~29 (
// Equation(s):
// \inst|Add2~29_sumout  = SUM(( \inst|pixel_xr [15] ) + ( GND ) + ( \inst|Add2~34  ))
// \inst|Add2~30  = CARRY(( \inst|pixel_xr [15] ) + ( GND ) + ( \inst|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~29_sumout ),
	.cout(\inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~29 .extended_lut = "off";
defparam \inst|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N47
dffeas \inst|pixel_xr[15] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[15] .is_wysiwyg = "true";
defparam \inst|pixel_xr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N48
cyclonev_lcell_comb \inst|Add2~25 (
// Equation(s):
// \inst|Add2~25_sumout  = SUM(( \inst|pixel_xr [16] ) + ( GND ) + ( \inst|Add2~30  ))
// \inst|Add2~26  = CARRY(( \inst|pixel_xr [16] ) + ( GND ) + ( \inst|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~25_sumout ),
	.cout(\inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~25 .extended_lut = "off";
defparam \inst|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N50
dffeas \inst|pixel_xr[16] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[16] .is_wysiwyg = "true";
defparam \inst|pixel_xr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N51
cyclonev_lcell_comb \inst|Add2~17 (
// Equation(s):
// \inst|Add2~17_sumout  = SUM(( \inst|pixel_xr [17] ) + ( GND ) + ( \inst|Add2~26  ))
// \inst|Add2~18  = CARRY(( \inst|pixel_xr [17] ) + ( GND ) + ( \inst|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~17_sumout ),
	.cout(\inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~17 .extended_lut = "off";
defparam \inst|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N52
dffeas \inst|pixel_xr[17] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[17] .is_wysiwyg = "true";
defparam \inst|pixel_xr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N54
cyclonev_lcell_comb \inst|Add2~89 (
// Equation(s):
// \inst|Add2~89_sumout  = SUM(( \inst|pixel_xr [18] ) + ( GND ) + ( \inst|Add2~18  ))
// \inst|Add2~90  = CARRY(( \inst|pixel_xr [18] ) + ( GND ) + ( \inst|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~89_sumout ),
	.cout(\inst|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~89 .extended_lut = "off";
defparam \inst|Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N56
dffeas \inst|pixel_xr[18] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[18] .is_wysiwyg = "true";
defparam \inst|pixel_xr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N57
cyclonev_lcell_comb \inst|Add2~85 (
// Equation(s):
// \inst|Add2~85_sumout  = SUM(( \inst|pixel_xr [19] ) + ( GND ) + ( \inst|Add2~90  ))
// \inst|Add2~86  = CARRY(( \inst|pixel_xr [19] ) + ( GND ) + ( \inst|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~85_sumout ),
	.cout(\inst|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~85 .extended_lut = "off";
defparam \inst|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N59
dffeas \inst|pixel_xr[19] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[19] .is_wysiwyg = "true";
defparam \inst|pixel_xr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N0
cyclonev_lcell_comb \inst|Add2~81 (
// Equation(s):
// \inst|Add2~81_sumout  = SUM(( \inst|pixel_xr [20] ) + ( GND ) + ( \inst|Add2~86  ))
// \inst|Add2~82  = CARRY(( \inst|pixel_xr [20] ) + ( GND ) + ( \inst|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~81_sumout ),
	.cout(\inst|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~81 .extended_lut = "off";
defparam \inst|Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N2
dffeas \inst|pixel_xr[20] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[20] .is_wysiwyg = "true";
defparam \inst|pixel_xr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N3
cyclonev_lcell_comb \inst|Add2~77 (
// Equation(s):
// \inst|Add2~77_sumout  = SUM(( \inst|pixel_xr [21] ) + ( GND ) + ( \inst|Add2~82  ))
// \inst|Add2~78  = CARRY(( \inst|pixel_xr [21] ) + ( GND ) + ( \inst|Add2~82  ))

	.dataa(!\inst|pixel_xr [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~77_sumout ),
	.cout(\inst|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~77 .extended_lut = "off";
defparam \inst|Add2~77 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N5
dffeas \inst|pixel_xr[21] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[21] .is_wysiwyg = "true";
defparam \inst|pixel_xr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N6
cyclonev_lcell_comb \inst|Add2~73 (
// Equation(s):
// \inst|Add2~73_sumout  = SUM(( \inst|pixel_xr [22] ) + ( GND ) + ( \inst|Add2~78  ))
// \inst|Add2~74  = CARRY(( \inst|pixel_xr [22] ) + ( GND ) + ( \inst|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~73_sumout ),
	.cout(\inst|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~73 .extended_lut = "off";
defparam \inst|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N7
dffeas \inst|pixel_xr[22] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[22] .is_wysiwyg = "true";
defparam \inst|pixel_xr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N9
cyclonev_lcell_comb \inst|Add2~69 (
// Equation(s):
// \inst|Add2~69_sumout  = SUM(( \inst|pixel_xr [23] ) + ( GND ) + ( \inst|Add2~74  ))
// \inst|Add2~70  = CARRY(( \inst|pixel_xr [23] ) + ( GND ) + ( \inst|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~69_sumout ),
	.cout(\inst|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~69 .extended_lut = "off";
defparam \inst|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N11
dffeas \inst|pixel_xr[23] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[23] .is_wysiwyg = "true";
defparam \inst|pixel_xr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N12
cyclonev_lcell_comb \inst|Add2~65 (
// Equation(s):
// \inst|Add2~65_sumout  = SUM(( \inst|pixel_xr [24] ) + ( GND ) + ( \inst|Add2~70  ))
// \inst|Add2~66  = CARRY(( \inst|pixel_xr [24] ) + ( GND ) + ( \inst|Add2~70  ))

	.dataa(gnd),
	.datab(!\inst|pixel_xr [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~65_sumout ),
	.cout(\inst|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~65 .extended_lut = "off";
defparam \inst|Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N14
dffeas \inst|pixel_xr[24] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[24] .is_wysiwyg = "true";
defparam \inst|pixel_xr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N15
cyclonev_lcell_comb \inst|Add2~61 (
// Equation(s):
// \inst|Add2~61_sumout  = SUM(( \inst|pixel_xr [25] ) + ( GND ) + ( \inst|Add2~66  ))
// \inst|Add2~62  = CARRY(( \inst|pixel_xr [25] ) + ( GND ) + ( \inst|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~61_sumout ),
	.cout(\inst|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~61 .extended_lut = "off";
defparam \inst|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N17
dffeas \inst|pixel_xr[25] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[25] .is_wysiwyg = "true";
defparam \inst|pixel_xr[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N18
cyclonev_lcell_comb \inst|Add2~57 (
// Equation(s):
// \inst|Add2~57_sumout  = SUM(( \inst|pixel_xr [26] ) + ( GND ) + ( \inst|Add2~62  ))
// \inst|Add2~58  = CARRY(( \inst|pixel_xr [26] ) + ( GND ) + ( \inst|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~57_sumout ),
	.cout(\inst|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~57 .extended_lut = "off";
defparam \inst|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N20
dffeas \inst|pixel_xr[26] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[26] .is_wysiwyg = "true";
defparam \inst|pixel_xr[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N21
cyclonev_lcell_comb \inst|Add2~53 (
// Equation(s):
// \inst|Add2~53_sumout  = SUM(( \inst|pixel_xr [27] ) + ( GND ) + ( \inst|Add2~58  ))
// \inst|Add2~54  = CARRY(( \inst|pixel_xr [27] ) + ( GND ) + ( \inst|Add2~58  ))

	.dataa(!\inst|pixel_xr [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~53_sumout ),
	.cout(\inst|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~53 .extended_lut = "off";
defparam \inst|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N23
dffeas \inst|pixel_xr[27] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[27] .is_wysiwyg = "true";
defparam \inst|pixel_xr[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \inst|Add2~49 (
// Equation(s):
// \inst|Add2~49_sumout  = SUM(( \inst|pixel_xr [28] ) + ( GND ) + ( \inst|Add2~54  ))
// \inst|Add2~50  = CARRY(( \inst|pixel_xr [28] ) + ( GND ) + ( \inst|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~49_sumout ),
	.cout(\inst|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~49 .extended_lut = "off";
defparam \inst|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N26
dffeas \inst|pixel_xr[28] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[28] .is_wysiwyg = "true";
defparam \inst|pixel_xr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N27
cyclonev_lcell_comb \inst|Add2~9 (
// Equation(s):
// \inst|Add2~9_sumout  = SUM(( \inst|pixel_xr [29] ) + ( GND ) + ( \inst|Add2~50  ))
// \inst|Add2~10  = CARRY(( \inst|pixel_xr [29] ) + ( GND ) + ( \inst|Add2~50  ))

	.dataa(!\inst|pixel_xr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~9_sumout ),
	.cout(\inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~9 .extended_lut = "off";
defparam \inst|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N30
cyclonev_lcell_comb \inst|Add2~5 (
// Equation(s):
// \inst|Add2~5_sumout  = SUM(( \inst|pixel_xr [30] ) + ( GND ) + ( \inst|Add2~10  ))
// \inst|Add2~6  = CARRY(( \inst|pixel_xr [30] ) + ( GND ) + ( \inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|pixel_xr [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~5_sumout ),
	.cout(\inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~5 .extended_lut = "off";
defparam \inst|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N31
dffeas \inst|pixel_xr[30] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[30] .is_wysiwyg = "true";
defparam \inst|pixel_xr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N33
cyclonev_lcell_comb \inst|Add2~1 (
// Equation(s):
// \inst|Add2~1_sumout  = SUM(( \inst|pixel_xr [31] ) + ( GND ) + ( \inst|Add2~6  ))

	.dataa(!\inst|pixel_xr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~1 .extended_lut = "off";
defparam \inst|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N35
dffeas \inst|pixel_xr[31] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[31] .is_wysiwyg = "true";
defparam \inst|pixel_xr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N4
dffeas \inst|pixel_xr[1]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N10
dffeas \inst|pixel_xr[3]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N30
cyclonev_lcell_comb \inst|LessThan7~4 (
// Equation(s):
// \inst|LessThan7~4_combout  = ( \inst|pixel_xr [2] & ( \inst|pixel_xr[3]~DUPLICATE_q  & ( (\inst|pixel_xr [5] & (\inst|pixel_xr[1]~DUPLICATE_q  & \inst|pixel_xr [4])) ) ) )

	.dataa(!\inst|pixel_xr [5]),
	.datab(!\inst|pixel_xr[1]~DUPLICATE_q ),
	.datac(!\inst|pixel_xr [4]),
	.datad(gnd),
	.datae(!\inst|pixel_xr [2]),
	.dataf(!\inst|pixel_xr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan7~4 .extended_lut = "off";
defparam \inst|LessThan7~4 .lut_mask = 64'h0000000000000101;
defparam \inst|LessThan7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N18
cyclonev_lcell_comb \inst|LessThan7~5 (
// Equation(s):
// \inst|LessThan7~5_combout  = ( \inst|pixel_xr [0] & ( (!\inst|pixel_xr [7] & (!\inst|pixel_xr [8] & ((!\inst|LessThan7~4_combout ) # (!\inst|pixel_xr [6])))) ) ) # ( !\inst|pixel_xr [0] & ( (!\inst|pixel_xr [7] & !\inst|pixel_xr [8]) ) )

	.dataa(!\inst|pixel_xr [7]),
	.datab(!\inst|pixel_xr [8]),
	.datac(!\inst|LessThan7~4_combout ),
	.datad(!\inst|pixel_xr [6]),
	.datae(gnd),
	.dataf(!\inst|pixel_xr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan7~5 .extended_lut = "off";
defparam \inst|LessThan7~5 .lut_mask = 64'h8888888888808880;
defparam \inst|LessThan7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N42
cyclonev_lcell_comb \inst|LessThan7~1 (
// Equation(s):
// \inst|LessThan7~1_combout  = ( !\inst|pixel_xr [27] & ( !\inst|pixel_xr [25] & ( (!\inst|pixel_xr [28] & (!\inst|pixel_xr [23] & (!\inst|pixel_xr [26] & !\inst|pixel_xr [24]))) ) ) )

	.dataa(!\inst|pixel_xr [28]),
	.datab(!\inst|pixel_xr [23]),
	.datac(!\inst|pixel_xr [26]),
	.datad(!\inst|pixel_xr [24]),
	.datae(!\inst|pixel_xr [27]),
	.dataf(!\inst|pixel_xr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan7~1 .extended_lut = "off";
defparam \inst|LessThan7~1 .lut_mask = 64'h8000000000000000;
defparam \inst|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N48
cyclonev_lcell_comb \inst|LessThan7~2 (
// Equation(s):
// \inst|LessThan7~2_combout  = ( !\inst|pixel_xr [18] & ( !\inst|pixel_xr [19] & ( (!\inst|pixel_xr [22] & (!\inst|pixel_xr [20] & !\inst|pixel_xr [21])) ) ) )

	.dataa(!\inst|pixel_xr [22]),
	.datab(!\inst|pixel_xr [20]),
	.datac(!\inst|pixel_xr [21]),
	.datad(gnd),
	.datae(!\inst|pixel_xr [18]),
	.dataf(!\inst|pixel_xr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan7~2 .extended_lut = "off";
defparam \inst|LessThan7~2 .lut_mask = 64'h8080000000000000;
defparam \inst|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N40
dffeas \inst|pixel_xr[13]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[13]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N49
dffeas \inst|pixel_xr[16]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[16]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N34
dffeas \inst|pixel_xr[11]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N46
dffeas \inst|pixel_xr[15]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[15]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N30
cyclonev_lcell_comb \inst|LessThan7~0 (
// Equation(s):
// \inst|LessThan7~0_combout  = ( !\inst|pixel_xr [12] & ( !\inst|pixel_xr[15]~DUPLICATE_q  & ( (!\inst|pixel_xr[13]~DUPLICATE_q  & (!\inst|pixel_xr[16]~DUPLICATE_q  & (!\inst|pixel_xr [14] & !\inst|pixel_xr[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst|pixel_xr[13]~DUPLICATE_q ),
	.datab(!\inst|pixel_xr[16]~DUPLICATE_q ),
	.datac(!\inst|pixel_xr [14]),
	.datad(!\inst|pixel_xr[11]~DUPLICATE_q ),
	.datae(!\inst|pixel_xr [12]),
	.dataf(!\inst|pixel_xr[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan7~0 .extended_lut = "off";
defparam \inst|LessThan7~0 .lut_mask = 64'h8000000000000000;
defparam \inst|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N54
cyclonev_lcell_comb \inst|LessThan7~3 (
// Equation(s):
// \inst|LessThan7~3_combout  = ( \inst|LessThan7~0_combout  & ( (!\inst|pixel_xr [17] & (\inst|LessThan7~1_combout  & (\inst|LessThan7~2_combout  & !\inst|pixel_xr [10]))) ) )

	.dataa(!\inst|pixel_xr [17]),
	.datab(!\inst|LessThan7~1_combout ),
	.datac(!\inst|LessThan7~2_combout ),
	.datad(!\inst|pixel_xr [10]),
	.datae(gnd),
	.dataf(!\inst|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan7~3 .extended_lut = "off";
defparam \inst|LessThan7~3 .lut_mask = 64'h0000000002000200;
defparam \inst|LessThan7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N36
cyclonev_lcell_comb \inst|LessThan7~6 (
// Equation(s):
// \inst|LessThan7~6_combout  = ( \inst|pixel_xr [29] & ( \inst|pixel_xr [9] & ( !\inst|pixel_xr [31] ) ) ) # ( !\inst|pixel_xr [29] & ( \inst|pixel_xr [9] & ( (!\inst|pixel_xr [31] & ((!\inst|LessThan7~5_combout ) # ((!\inst|LessThan7~3_combout ) # 
// (\inst|pixel_xr [30])))) ) ) ) # ( \inst|pixel_xr [29] & ( !\inst|pixel_xr [9] & ( !\inst|pixel_xr [31] ) ) ) # ( !\inst|pixel_xr [29] & ( !\inst|pixel_xr [9] & ( (!\inst|pixel_xr [31] & ((!\inst|LessThan7~3_combout ) # (\inst|pixel_xr [30]))) ) ) )

	.dataa(!\inst|pixel_xr [31]),
	.datab(!\inst|LessThan7~5_combout ),
	.datac(!\inst|pixel_xr [30]),
	.datad(!\inst|LessThan7~3_combout ),
	.datae(!\inst|pixel_xr [29]),
	.dataf(!\inst|pixel_xr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan7~6 .extended_lut = "off";
defparam \inst|LessThan7~6 .lut_mask = 64'hAA0AAAAAAA8AAAAA;
defparam \inst|LessThan7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N29
dffeas \inst|pixel_xr[29] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[29] .is_wysiwyg = "true";
defparam \inst|pixel_xr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N28
dffeas \inst|pixel_xr[29]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[29]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N34
dffeas \inst|pixel_xr[31]~DUPLICATE (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\inst|LessThan7~6_combout ),
	.sload(gnd),
	.ena(\inst|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pixel_xr[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pixel_xr[31]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|pixel_xr[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \inst1|data_read~0 (
// Equation(s):
// \inst1|data_read~0_combout  = ( !\inst|pixel_xr [9] & ( \inst|LessThan7~0_combout  & ( (!\inst|pixel_xr [10] & (\inst|LessThan7~2_combout  & (\inst|LessThan7~1_combout  & !\inst|pixel_xr [17]))) ) ) )

	.dataa(!\inst|pixel_xr [10]),
	.datab(!\inst|LessThan7~2_combout ),
	.datac(!\inst|LessThan7~1_combout ),
	.datad(!\inst|pixel_xr [17]),
	.datae(!\inst|pixel_xr [9]),
	.dataf(!\inst|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|data_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|data_read~0 .extended_lut = "off";
defparam \inst1|data_read~0 .lut_mask = 64'h0000000002000000;
defparam \inst1|data_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N24
cyclonev_lcell_comb \inst1|data_read~1 (
// Equation(s):
// \inst1|data_read~1_combout  = ( \inst|pixel_xr [8] & ( \inst|pixel_xr [7] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & (((!\inst1|data_read~0_combout ) # (\inst|pixel_xr [30])) # (\inst|pixel_xr[29]~DUPLICATE_q ))) ) ) ) # ( !\inst|pixel_xr [8] & ( 
// \inst|pixel_xr [7] & ( !\inst|pixel_xr[31]~DUPLICATE_q  ) ) ) # ( \inst|pixel_xr [8] & ( !\inst|pixel_xr [7] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & (((!\inst1|data_read~0_combout ) # (\inst|pixel_xr [30])) # (\inst|pixel_xr[29]~DUPLICATE_q ))) ) ) ) # ( 
// !\inst|pixel_xr [8] & ( !\inst|pixel_xr [7] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & (((!\inst1|data_read~0_combout ) # (\inst|pixel_xr [30])) # (\inst|pixel_xr[29]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst|pixel_xr[29]~DUPLICATE_q ),
	.datab(!\inst|pixel_xr[31]~DUPLICATE_q ),
	.datac(!\inst|pixel_xr [30]),
	.datad(!\inst1|data_read~0_combout ),
	.datae(!\inst|pixel_xr [8]),
	.dataf(!\inst|pixel_xr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|data_read~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|data_read~1 .extended_lut = "off";
defparam \inst1|data_read~1 .lut_mask = 64'hCC4CCC4CCCCCCC4C;
defparam \inst1|data_read~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N26
dffeas \inst1|data_read[0] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst1|data_read~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_read[0] .is_wysiwyg = "true";
defparam \inst1|data_read[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N57
cyclonev_lcell_comb \inst6|vga_b~0 (
// Equation(s):
// \inst6|vga_b~0_combout  = ( \inst|vga_blank~q  & ( \inst1|data_read [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|data_read [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|vga_blank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_b~0 .extended_lut = "off";
defparam \inst6|vga_b~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst6|vga_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N45
cyclonev_lcell_comb \inst6|vga_b[7]~feeder (
// Equation(s):
// \inst6|vga_b[7]~feeder_combout  = ( \inst6|vga_b~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_b~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_b[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_b[7]~feeder .extended_lut = "off";
defparam \inst6|vga_b[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_b[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N46
dffeas \inst6|vga_b[7] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_b[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[7] .is_wysiwyg = "true";
defparam \inst6|vga_b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N18
cyclonev_lcell_comb \inst6|vga_b[6]~feeder (
// Equation(s):
// \inst6|vga_b[6]~feeder_combout  = ( \inst6|vga_b~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_b~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_b[6]~feeder .extended_lut = "off";
defparam \inst6|vga_b[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N20
dffeas \inst6|vga_b[6] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_b[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[6] .is_wysiwyg = "true";
defparam \inst6|vga_b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N27
cyclonev_lcell_comb \inst6|vga_b[5]~feeder (
// Equation(s):
// \inst6|vga_b[5]~feeder_combout  = ( \inst6|vga_b~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_b~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_b[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_b[5]~feeder .extended_lut = "off";
defparam \inst6|vga_b[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_b[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N28
dffeas \inst6|vga_b[5] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[5] .is_wysiwyg = "true";
defparam \inst6|vga_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N40
dffeas \inst6|vga_b[4] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_b~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[4] .is_wysiwyg = "true";
defparam \inst6|vga_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N0
cyclonev_lcell_comb \inst6|vga_b[3]~feeder (
// Equation(s):
// \inst6|vga_b[3]~feeder_combout  = ( \inst6|vga_b~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_b~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_b[3]~feeder .extended_lut = "off";
defparam \inst6|vga_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N1
dffeas \inst6|vga_b[3] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[3] .is_wysiwyg = "true";
defparam \inst6|vga_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N46
dffeas \inst6|vga_b[2] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_b~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[2] .is_wysiwyg = "true";
defparam \inst6|vga_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N52
dffeas \inst6|vga_b[1] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_b~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[1] .is_wysiwyg = "true";
defparam \inst6|vga_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N58
dffeas \inst6|vga_b[0] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_b~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_b[0] .is_wysiwyg = "true";
defparam \inst6|vga_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N27
cyclonev_lcell_comb \inst1|data_read~2 (
// Equation(s):
// \inst1|data_read~2_combout  = ( \inst|pixel_xr [7] & ( \inst|pixel_xr [8] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & (((!\inst1|data_read~0_combout ) # (\inst|pixel_xr [30])) # (\inst|pixel_xr[29]~DUPLICATE_q ))) ) ) ) # ( !\inst|pixel_xr [7] & ( 
// \inst|pixel_xr [8] & ( !\inst|pixel_xr[31]~DUPLICATE_q  ) ) ) # ( \inst|pixel_xr [7] & ( !\inst|pixel_xr [8] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & (((!\inst1|data_read~0_combout ) # (\inst|pixel_xr [30])) # (\inst|pixel_xr[29]~DUPLICATE_q ))) ) ) ) # ( 
// !\inst|pixel_xr [7] & ( !\inst|pixel_xr [8] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & (((!\inst1|data_read~0_combout ) # (\inst|pixel_xr [30])) # (\inst|pixel_xr[29]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst|pixel_xr[29]~DUPLICATE_q ),
	.datab(!\inst|pixel_xr[31]~DUPLICATE_q ),
	.datac(!\inst1|data_read~0_combout ),
	.datad(!\inst|pixel_xr [30]),
	.datae(!\inst|pixel_xr [7]),
	.dataf(!\inst|pixel_xr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|data_read~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|data_read~2 .extended_lut = "off";
defparam \inst1|data_read~2 .lut_mask = 64'hC4CCC4CCCCCCC4CC;
defparam \inst1|data_read~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N28
dffeas \inst1|data_read[1] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst1|data_read~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_read[1] .is_wysiwyg = "true";
defparam \inst1|data_read[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N0
cyclonev_lcell_comb \inst6|vga_g~0 (
// Equation(s):
// \inst6|vga_g~0_combout  = ( \inst1|data_read [1] & ( \inst|vga_blank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|vga_blank~q ),
	.datad(gnd),
	.datae(!\inst1|data_read [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_g~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_g~0 .extended_lut = "off";
defparam \inst6|vga_g~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \inst6|vga_g~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N5
dffeas \inst6|vga_g[7] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[7] .is_wysiwyg = "true";
defparam \inst6|vga_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y80_N8
dffeas \inst6|vga_g[6] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[6] .is_wysiwyg = "true";
defparam \inst6|vga_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y80_N17
dffeas \inst6|vga_g[5] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[5] .is_wysiwyg = "true";
defparam \inst6|vga_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y80_N50
dffeas \inst6|vga_g[4] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[4] .is_wysiwyg = "true";
defparam \inst6|vga_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y80_N58
dffeas \inst6|vga_g[3] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[3] .is_wysiwyg = "true";
defparam \inst6|vga_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y80_N34
dffeas \inst6|vga_g[2] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[2] .is_wysiwyg = "true";
defparam \inst6|vga_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y80_N37
dffeas \inst6|vga_g[1] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[1] .is_wysiwyg = "true";
defparam \inst6|vga_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y80_N43
dffeas \inst6|vga_g[0] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_g~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_g[0] .is_wysiwyg = "true";
defparam \inst6|vga_g[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \inst1|data_read~3 (
// Equation(s):
// \inst1|data_read~3_combout  = ( \inst|pixel_xr [8] & ( \inst|pixel_xr [30] & ( !\inst|pixel_xr[31]~DUPLICATE_q  ) ) ) # ( !\inst|pixel_xr [8] & ( \inst|pixel_xr [30] & ( !\inst|pixel_xr[31]~DUPLICATE_q  ) ) ) # ( \inst|pixel_xr [8] & ( !\inst|pixel_xr 
// [30] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & (((!\inst1|data_read~0_combout ) # (\inst|pixel_xr[29]~DUPLICATE_q )) # (\inst|pixel_xr [7]))) ) ) ) # ( !\inst|pixel_xr [8] & ( !\inst|pixel_xr [30] & ( (!\inst|pixel_xr[31]~DUPLICATE_q  & 
// ((!\inst1|data_read~0_combout ) # (\inst|pixel_xr[29]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst|pixel_xr [7]),
	.datab(!\inst|pixel_xr[31]~DUPLICATE_q ),
	.datac(!\inst|pixel_xr[29]~DUPLICATE_q ),
	.datad(!\inst1|data_read~0_combout ),
	.datae(!\inst|pixel_xr [8]),
	.dataf(!\inst|pixel_xr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|data_read~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|data_read~3 .extended_lut = "off";
defparam \inst1|data_read~3 .lut_mask = 64'hCC0CCC4CCCCCCCCC;
defparam \inst1|data_read~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N8
dffeas \inst1|data_read[2] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst1|data_read~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_read[2] .is_wysiwyg = "true";
defparam \inst1|data_read[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N21
cyclonev_lcell_comb \inst6|vga_r~0 (
// Equation(s):
// \inst6|vga_r~0_combout  = ( \inst|vga_blank~q  & ( \inst1|data_read [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|data_read [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|vga_blank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_r~0 .extended_lut = "off";
defparam \inst6|vga_r~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst6|vga_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N11
dffeas \inst6|vga_r[7] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_r~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[7] .is_wysiwyg = "true";
defparam \inst6|vga_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N18
cyclonev_lcell_comb \inst6|vga_r[6]~feeder (
// Equation(s):
// \inst6|vga_r[6]~feeder_combout  = ( \inst6|vga_r~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_r~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_r[6]~feeder .extended_lut = "off";
defparam \inst6|vga_r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N20
dffeas \inst6|vga_r[6] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[6] .is_wysiwyg = "true";
defparam \inst6|vga_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N27
cyclonev_lcell_comb \inst6|vga_r[5]~feeder (
// Equation(s):
// \inst6|vga_r[5]~feeder_combout  = ( \inst6|vga_r~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_r~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_r[5]~feeder .extended_lut = "off";
defparam \inst6|vga_r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N29
dffeas \inst6|vga_r[5] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[5] .is_wysiwyg = "true";
defparam \inst6|vga_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N36
cyclonev_lcell_comb \inst6|vga_r[4]~feeder (
// Equation(s):
// \inst6|vga_r[4]~feeder_combout  = ( \inst6|vga_r~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_r~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_r[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_r[4]~feeder .extended_lut = "off";
defparam \inst6|vga_r[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_r[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N37
dffeas \inst6|vga_r[4] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[4] .is_wysiwyg = "true";
defparam \inst6|vga_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N15
cyclonev_lcell_comb \inst6|vga_r[3]~feeder (
// Equation(s):
// \inst6|vga_r[3]~feeder_combout  = ( \inst6|vga_r~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_r~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_r[3]~feeder .extended_lut = "off";
defparam \inst6|vga_r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N16
dffeas \inst6|vga_r[3] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[3] .is_wysiwyg = "true";
defparam \inst6|vga_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N17
dffeas \inst6|vga_r[2] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|vga_r~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[2] .is_wysiwyg = "true";
defparam \inst6|vga_r[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N48
cyclonev_lcell_comb \inst6|vga_r[1]~feeder (
// Equation(s):
// \inst6|vga_r[1]~feeder_combout  = ( \inst6|vga_r~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|vga_r~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|vga_r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|vga_r[1]~feeder .extended_lut = "off";
defparam \inst6|vga_r[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|vga_r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N49
dffeas \inst6|vga_r[1] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[1] .is_wysiwyg = "true";
defparam \inst6|vga_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N22
dffeas \inst6|vga_r[0] (
	.clk(\inst7|vga_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst6|vga_r~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|vga_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|vga_r[0] .is_wysiwyg = "true";
defparam \inst6|vga_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y57_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
