date thu 21 nov 1996 203224 gmt server ncsa142 contenttype texthtml lastmodified mon 18 mar 1996 225051 gmt contentlength 5144    memory systems research at the university of washington        memory systems research    department of computer science amp engineering     university of washington  fr35    seattle wa 98195     welcome to the home page for memory systems research at uw cse      description  our research group is investigating techniques that use the operating system to improve memory system performance  all of our work shares the following features     we rely a combination of simple hardware support and operating   system modifications to monitor the dynamic behavior of applications    these monitoring mechanisms incur a small overhead at runtime but the   information they collect can be used to identify sources of memory   system delays such as cache misses and tlb misses    by identifying and resolving these bottlenecks we not only pay for   the overhead of the monitoring mechanisms but also significantly   improve overall system performance     in our most recent project we explored policies that monitor application memory reference patterns in order to identify and resolve tlb performance problems  poor tlb performance results when the tlb is too small to cover the current applications working set  several modern architectures support superpages pages whose size is a multiple of the systems base page size  on such systems tlb performance can be improved by using larger pages but at the cost of wasted memory due to internal fragmentation    we simulated several policies that adapt the page size dynamically to different regions of an applications address space constructing superpages by copying the component pages to a contiguous region of memory  we developed a policy that monitors tlb misses and balances the potential benefit of having a superpage a reduction in future tlb misses against the cost of constructing the superpage an inmemory copy  by constructing superpages only when and where tlb miss patterns warrant this policy attains the tlb performance of large pages without their internal fragmentation    for more details on this project see our paper       reducing tlb and memory overhead using online superpage promotion       isca 95 to appear    were looking for someone to implement these algorithms  this would make a good quals or masters project   project description   people  faculty   brian bershad bershadcswashingtonedu  anna karlin karlincswashingtonedu   current students   dennis lee dleecswashingtonedu  wayne ohlrich ohlrichcswashingtonedu  ted romer romercswashingtonedu  wayne wong waynewcswashingtonedu    papers               reducing tlb and memory overhead using online superpage promotion        romer ohlrich karlin and bershad  isca 95 to appear          dynamic page mapping policies for cache conflict resolution on   standard hardware       romer lee bershad and chen   osdi  pp 255266         avoiding conflict misses dynamically in large directmapped caches       bershad lee romer and chen   asplos  vi pp 158170             a comparison of the memory performance of the mips r3000 and dec      alpha 21064  wong  ph d quals project report university of      washington             instruction cache effects of different code reordering algorithms       lee   ph d quals project report university of washington        memory systems bibliography       ted romer romercswashingtonedu     
