// Seed: 3097314433
module module_0 (
    input  wand  id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  logic id_4,
    input  tri1  id_5,
    output wor   id_6,
    output wand  id_7
    , id_11,
    output wand  id_8,
    input  wand  id_9
);
  always @(negedge id_3) id_11 = #id_12 id_4.id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    output tri id_3,
    output uwire id_4,
    input wand id_5,
    input uwire id_6,
    output wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    output wor id_11,
    output wire id_12,
    input tri0 id_13
    , id_20,
    input tri id_14,
    input logic id_15,
    output logic id_16,
    output tri1 id_17
    , id_21,
    input tri0 id_18
);
  initial begin : LABEL_0
    if (1 - 1'd0) id_16 <= id_15;
    else assume (1);
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_7,
      id_5,
      id_15,
      id_18,
      id_4,
      id_12,
      id_3,
      id_10
  );
  assign modCall_1.type_1 = 0;
endmodule
