INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:57:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 buffer261/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer218/fifo/Memory_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        10.770ns  (logic 2.183ns (20.270%)  route 8.587ns (79.730%))
  Logic Levels:           22  (CARRY4=5 LUT3=4 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer261/fifo/clk
    SLICE_X5Y184         FDRE                                         r  buffer261/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y184         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer261/fifo/Memory_reg[0][2]/Q
                         net (fo=1, routed)           0.589     1.313    buffer261/fifo/Memory_reg_n_0_[0][2]
    SLICE_X4Y184         LUT5 (Prop_lut5_I0_O)        0.043     1.356 r  buffer261/fifo/transmitValue_i_13__0/O
                         net (fo=1, routed)           0.000     1.356    cmpi1/S[0]
    SLICE_X4Y184         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.613 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.613    cmpi1/transmitValue_reg_i_6_n_0
    SLICE_X4Y185         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.740 r  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=106, routed)         0.401     2.140    buffer264/fifo/result[0]
    SLICE_X6Y181         LUT6 (Prop_lut6_I5_O)        0.130     2.270 r  buffer264/fifo/dataReg[0]_i_3__0/O
                         net (fo=7, routed)           0.328     2.598    control_merge2/tehb/control/dataReg_reg[0]_2
    SLICE_X6Y180         LUT4 (Prop_lut4_I0_O)        0.043     2.641 f  control_merge2/tehb/control/fullReg_i_9__0/O
                         net (fo=7, routed)           0.333     2.974    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X6Y180         LUT5 (Prop_lut5_I0_O)        0.043     3.017 f  control_merge2/tehb/control/dataReg[7]_i_5/O
                         net (fo=23, routed)          0.335     3.353    buffer260/fifo/dataReg_reg[2]_0
    SLICE_X5Y183         LUT5 (Prop_lut5_I4_O)        0.043     3.396 r  buffer260/fifo/dataReg[5]_i_1__15/O
                         net (fo=2, routed)           0.639     4.035    buffer90/control/Memory_reg[0][7][5]
    SLICE_X8Y185         LUT3 (Prop_lut3_I2_O)        0.043     4.078 r  buffer90/control/Memory[0][5]_i_1__9/O
                         net (fo=13, routed)          0.538     4.616    buffer218/fifo/D[5]
    SLICE_X8Y183         LUT3 (Prop_lut3_I0_O)        0.127     4.743 r  buffer218/fifo/A_storeAddr[5]_INST_0_i_1/O
                         net (fo=15, routed)          0.624     5.368    buffer235/fifo/buffer218_outs[5]
    SLICE_X3Y183         LUT3 (Prop_lut3_I1_O)        0.136     5.504 r  buffer235/fifo/Memory[0][5]_i_1__4/O
                         net (fo=4, routed)           0.345     5.849    buffer83/control/Memory[0][0]_i_15[3]
    SLICE_X2Y187         LUT6 (Prop_lut6_I4_O)        0.131     5.980 r  buffer83/control/Memory[0][0]_i_18__0/O
                         net (fo=1, routed)           0.379     6.359    cmpi15/Memory_reg[0][0]_i_7_2
    SLICE_X1Y189         LUT6 (Prop_lut6_I4_O)        0.043     6.402 r  cmpi15/Memory[0][0]_i_15/O
                         net (fo=1, routed)           0.000     6.402    cmpi15/Memory[0][0]_i_15_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.659 r  cmpi15/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.659    cmpi15/Memory_reg[0][0]_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.708 r  cmpi15/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    cmpi15/Memory_reg[0][0]_i_3_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     6.815 f  cmpi15/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=7, routed)           0.710     7.525    buffer252/fifo/result[0]
    SLICE_X1Y173         LUT3 (Prop_lut3_I0_O)        0.123     7.648 f  buffer252/fifo/i__i_4__6/O
                         net (fo=3, routed)           0.391     8.039    buffer252/fifo/Empty_reg_0
    SLICE_X2Y174         LUT6 (Prop_lut6_I1_O)        0.043     8.082 r  buffer252/fifo/i__i_2__6/O
                         net (fo=3, routed)           0.331     8.412    buffer252/fifo/fullReg_reg_2
    SLICE_X2Y175         LUT6 (Prop_lut6_I2_O)        0.043     8.455 f  buffer252/fifo/join_inputs//i___3/O
                         net (fo=5, routed)           0.215     8.670    fork85/control/generateBlocks[0].regblock/buffer236_outs_ready
    SLICE_X3Y175         LUT6 (Prop_lut6_I4_O)        0.043     8.713 f  fork85/control/generateBlocks[0].regblock/transmitValue_i_2__140/O
                         net (fo=5, routed)           0.268     8.982    fork74/control/generateBlocks[3].regblock/transmitValue_reg_6
    SLICE_X6Y175         LUT6 (Prop_lut6_I1_O)        0.043     9.025 r  fork74/control/generateBlocks[3].regblock/transmitValue_i_2__70/O
                         net (fo=2, routed)           0.809     9.833    fork74/control/generateBlocks[3].regblock/transmitValue_i_2__70_n_0
    SLICE_X7Y163         LUT6 (Prop_lut6_I0_O)        0.043     9.876 r  fork74/control/generateBlocks[3].regblock/transmitValue_i_3__37/O
                         net (fo=9, routed)           0.709    10.586    buffer218/fifo/anyBlockStop
    SLICE_X7Y174         LUT4 (Prop_lut4_I1_O)        0.050    10.636 r  buffer218/fifo/Memory[0][7]_i_1__9/O
                         net (fo=8, routed)           0.642    11.278    buffer218/fifo/WriteEn3_out
    SLICE_X8Y183         FDRE                                         r  buffer218/fifo/Memory_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=2331, unset)         0.483    14.683    buffer218/fifo/clk
    SLICE_X8Y183         FDRE                                         r  buffer218/fifo/Memory_reg[0][2]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
    SLICE_X8Y183         FDRE (Setup_fdre_C_CE)      -0.252    14.395    buffer218/fifo/Memory_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                  3.117    




