# seven-segment-display
Verilog implementation of a seven-segment display driver on FPGA with pin constraints and simulation setup in Xilinx Vivado.
