Stephen P. Boyd , Seung-Jean Kim , Dinesh D. Patil , Mark A. Horowitz, Digital Circuit Optimization via Geometric Programming, Operations Research, v.53 n.6, p.899-932, November-December 2005[doi>10.1287/opre.1050.0254]
Yen-Pin Chen , Jia-Wei Fang , Yao-Wen Chang, ECO timing optimization using spare cells, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
D. G. Chinnery , K. Keutzer, Linear programming for sizing, Vthand Vddassignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077642]
Shantanu Dutt , Hasan Arslan, Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Lee, J. and Gupta, P. 2010. Incremental gate sizing for late process changes. In Proceedings of the International Confrence on Computer Design. 215--221.
J. A. Roy , I. L. Markov, ECO-System: Embracing the Change in Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.12, p.2173-2185, December 2007[doi>10.1109/TCAD.2007.907271]
Synopsys. 2010. Liberty ncx d-2009.12-sp3. http://www.synopsys.com/.
Taraneh Taghavi , Charles Alpert , Andrew Huber , Zhuo Li , Gi-Joon Nam , Shyam Ramji, New placement prediction and mitigation techniques for local routing congestion, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
