

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:22:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_23 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      114|      114|  1.140 us|  1.140 us|  115|  115|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 39 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 40 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 41 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add385733_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add385733_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add346734_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add346734_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add346_1735_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add346_1735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add346_2736_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add346_2736_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add346_3737_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add346_3737_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add346_4738_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add346_4738_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add346_5739_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add346_5739_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add289740_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add289740_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add289_160741_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add289_160741_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add289_2742_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add289_2742_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add289_3743_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add289_3743_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add289_4744_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add289_4744_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add289_5745_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add289_5745_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add212747_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add212747_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add212_172748_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add212_172748_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add212_281749_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add212_281749_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add212_3750_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add212_3750_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add212_4751_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add212_4751_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add212_5752_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add212_5752_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add212_6753_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add212_6753_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 94 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 95 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 96 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 97 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 98 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 100 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 101 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 102 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 102 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 105 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 107 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 108 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 108 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 109 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 110 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 111 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 112 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 112 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 113 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 113 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 114 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 114 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 115 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 115 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 116 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 116 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 117 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 117 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 118 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 118 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 119 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 120 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 120 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.59>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 121 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 122 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 123 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 124 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 125 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 126 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 127 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 128 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 129 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 130 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 131 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 132 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 133 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 134 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 135 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_15_loc_load" [d5.cpp:50]   --->   Operation 136 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %arg2_r_14_loc_load" [d5.cpp:50]   --->   Operation 137 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg2_r_13_loc_load" [d5.cpp:50]   --->   Operation 138 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %arg2_r_12_loc_load" [d5.cpp:50]   --->   Operation 139 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 140 '%mul_ln50_2 = mul i64 %zext_ln50_3, i64 %zext_ln50'
ST_22 : Operation 140 [1/1] (2.08ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_3, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 140 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg2_r_11_loc_load" [d5.cpp:50]   --->   Operation 141 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg2_r_9_loc_load" [d5.cpp:50]   --->   Operation 142 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 143 '%mul_ln50_5 = mul i64 %zext_ln50_6, i64 %zext_ln50'
ST_22 : Operation 143 [1/1] (2.08ns)   --->   "%mul_ln50_5 = mul i64 %zext_ln50_6, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 143 'mul' 'mul_ln50_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %arg1_r_14_loc_load" [d5.cpp:50]   --->   Operation 144 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 145 '%mul_ln50_8 = mul i64 %zext_ln50_2, i64 %zext_ln50_7'
ST_22 : Operation 145 [1/1] (2.08ns)   --->   "%mul_ln50_8 = mul i64 %zext_ln50_2, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 145 'mul' 'mul_ln50_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg1_r_13_loc_load" [d5.cpp:50]   --->   Operation 146 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 147 '%mul_ln50_13 = mul i64 %zext_ln50_1, i64 %zext_ln50_8'
ST_22 : Operation 147 [1/1] (2.08ns)   --->   "%mul_ln50_13 = mul i64 %zext_ln50_1, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 147 'mul' 'mul_ln50_13' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 148 '%mul_ln50_14 = mul i64 %zext_ln50_2, i64 %zext_ln50_8'
ST_22 : Operation 148 [1/1] (2.08ns)   --->   "%mul_ln50_14 = mul i64 %zext_ln50_2, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 148 'mul' 'mul_ln50_14' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %arg1_r_12_loc_load" [d5.cpp:50]   --->   Operation 149 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 150 '%mul_ln50_17 = mul i64 %conv36, i64 %zext_ln50_9'
ST_22 : Operation 150 [1/1] (2.08ns)   --->   "%mul_ln50_17 = mul i64 %conv36, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 150 'mul' 'mul_ln50_17' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (1.08ns)   --->   "%add_ln50_3 = add i64 %mul_ln50_2, i64 %mul_ln50_13" [d5.cpp:50]   --->   Operation 151 'add' 'add_ln50_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (1.08ns)   --->   "%add_ln50_4 = add i64 %mul_ln50_8, i64 %mul_ln50_17" [d5.cpp:50]   --->   Operation 152 'add' 'add_ln50_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %add_ln50_3" [d5.cpp:50]   --->   Operation 153 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50_4" [d5.cpp:50]   --->   Operation 154 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (1.08ns)   --->   "%add_ln50_5 = add i64 %add_ln50_4, i64 %add_ln50_3" [d5.cpp:50]   --->   Operation 155 'add' 'add_ln50_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 156 '%mul_ln50_18 = mul i64 %zext_ln50_1, i64 %zext_ln50_9'
ST_22 : Operation 156 [1/1] (2.08ns)   --->   "%mul_ln50_18 = mul i64 %zext_ln50_1, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 156 'mul' 'mul_ln50_18' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i32 %arg1_r_11_loc_load" [d5.cpp:50]   --->   Operation 157 'zext' 'zext_ln50_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (1.08ns)   --->   "%add_ln50_6 = add i64 %mul_ln50_14, i64 %mul_ln50_18" [d5.cpp:50]   --->   Operation 158 'add' 'add_ln50_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %add_ln50_6" [d5.cpp:50]   --->   Operation 159 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:50]   --->   Operation 160 'zext' 'zext_ln50_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 161 '%mul_ln50_26 = mul i64 %conv36, i64 %zext_ln50_12'
ST_22 : Operation 161 [1/1] (2.08ns)   --->   "%mul_ln50_26 = mul i64 %conv36, i64 %zext_ln50_12" [d5.cpp:50]   --->   Operation 161 'mul' 'mul_ln50_26' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (1.08ns)   --->   "%add_ln50_18 = add i64 %mul_ln50_5, i64 %mul_ln50_26" [d5.cpp:50]   --->   Operation 162 'add' 'add_ln50_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i32 %arg1_r_8_loc_load" [d5.cpp:90]   --->   Operation 163 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 164 '%mul_ln90_1 = mul i64 %conv36, i64 %zext_ln90_1'
ST_22 : Operation 164 [1/1] (2.08ns)   --->   "%mul_ln90_1 = mul i64 %conv36, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 164 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i32 %arg2_r_8_loc_load" [d5.cpp:90]   --->   Operation 165 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 166 '%mul_ln90_4 = mul i64 %zext_ln50_4, i64 %zext_ln50_9'
ST_22 : Operation 166 [1/1] (2.08ns)   --->   "%mul_ln90_4 = mul i64 %zext_ln50_4, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 166 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 167 '%mul_ln90_5 = mul i64 %zext_ln50_3, i64 %zext_ln50_10'
ST_22 : Operation 167 [1/1] (2.08ns)   --->   "%mul_ln90_5 = mul i64 %zext_ln50_3, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 167 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.33ns)   --->   Input mux for Operation 168 '%mul_ln90_90 = mul i64 %zext_ln90_4, i64 %zext_ln50'
ST_22 : Operation 168 [1/1] (2.08ns)   --->   "%mul_ln90_90 = mul i64 %zext_ln90_4, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 168 'mul' 'mul_ln90_90' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (1.08ns)   --->   "%add_ln90_2 = add i64 %mul_ln90_5, i64 %mul_ln90_4" [d5.cpp:90]   --->   Operation 169 'add' 'add_ln90_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (1.08ns)   --->   "%add_ln90_5 = add i64 %mul_ln90_90, i64 %mul_ln90_1" [d5.cpp:90]   --->   Operation 170 'add' 'add_ln90_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.75>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 171 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 172 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 173 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 174 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 175 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 176 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 177 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 178 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 179 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 180 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 181 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 182 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_23 : Operation 182 [1/1] (2.08ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 182 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 183 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50'
ST_23 : Operation 183 [1/1] (2.08ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 183 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 184 '%mul_ln50_3 = mul i64 %zext_ln50_4, i64 %zext_ln50'
ST_23 : Operation 184 [1/1] (2.08ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_4, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 184 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %arg2_r_10_loc_load" [d5.cpp:50]   --->   Operation 185 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 186 '%mul_ln50_4 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_23 : Operation 186 [1/1] (2.08ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 186 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 187 '%mul_ln50_6 = mul i64 %conv36, i64 %zext_ln50_7'
ST_23 : Operation 187 [1/1] (2.08ns)   --->   "%mul_ln50_6 = mul i64 %conv36, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 187 'mul' 'mul_ln50_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_6, i64 %mul_ln50" [d5.cpp:50]   --->   Operation 188 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 189 '%mul_ln50_7 = mul i64 %zext_ln50_1, i64 %zext_ln50_7'
ST_23 : Operation 189 [1/1] (2.08ns)   --->   "%mul_ln50_7 = mul i64 %zext_ln50_1, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 189 'mul' 'mul_ln50_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 190 '%mul_ln50_9 = mul i64 %zext_ln50_3, i64 %zext_ln50_7'
ST_23 : Operation 190 [1/1] (2.08ns)   --->   "%mul_ln50_9 = mul i64 %zext_ln50_3, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 190 'mul' 'mul_ln50_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 191 '%mul_ln50_10 = mul i64 %zext_ln50_4, i64 %zext_ln50_7'
ST_23 : Operation 191 [1/1] (2.08ns)   --->   "%mul_ln50_10 = mul i64 %zext_ln50_4, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 191 'mul' 'mul_ln50_10' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 192 '%mul_ln50_11 = mul i64 %zext_ln50_5, i64 %zext_ln50_7'
ST_23 : Operation 192 [1/1] (2.08ns)   --->   "%mul_ln50_11 = mul i64 %zext_ln50_5, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 192 'mul' 'mul_ln50_11' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 193 '%mul_ln50_12 = mul i64 %conv36, i64 %zext_ln50_8'
ST_23 : Operation 193 [1/1] (2.08ns)   --->   "%mul_ln50_12 = mul i64 %conv36, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 193 'mul' 'mul_ln50_12' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_1, i64 %mul_ln50_12" [d5.cpp:50]   --->   Operation 194 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 195 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_2 = add i64 %add_ln50_1, i64 %mul_ln50_7" [d5.cpp:50]   --->   Operation 195 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 196 '%mul_ln50_15 = mul i64 %zext_ln50_3, i64 %zext_ln50_8'
ST_23 : Operation 196 [1/1] (2.08ns)   --->   "%mul_ln50_15 = mul i64 %zext_ln50_3, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 196 'mul' 'mul_ln50_15' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 197 '%mul_ln50_16 = mul i64 %zext_ln50_4, i64 %zext_ln50_8'
ST_23 : Operation 197 [1/1] (2.08ns)   --->   "%mul_ln50_16 = mul i64 %zext_ln50_4, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 197 'mul' 'mul_ln50_16' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 198 '%mul_ln50_19 = mul i64 %zext_ln50_2, i64 %zext_ln50_9'
ST_23 : Operation 198 [1/1] (2.08ns)   --->   "%mul_ln50_19 = mul i64 %zext_ln50_2, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 198 'mul' 'mul_ln50_19' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 199 '%mul_ln50_20 = mul i64 %zext_ln50_3, i64 %zext_ln50_9'
ST_23 : Operation 199 [1/1] (2.08ns)   --->   "%mul_ln50_20 = mul i64 %zext_ln50_3, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 199 'mul' 'mul_ln50_20' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 200 '%mul_ln50_21 = mul i64 %conv36, i64 %zext_ln50_10'
ST_23 : Operation 200 [1/1] (2.08ns)   --->   "%mul_ln50_21 = mul i64 %conv36, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 200 'mul' 'mul_ln50_21' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_7 = add i64 %mul_ln50_9, i64 %mul_ln50_21" [d5.cpp:50]   --->   Operation 201 'add' 'add_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 202 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_8 = add i64 %add_ln50_7, i64 %mul_ln50_3" [d5.cpp:50]   --->   Operation 202 'add' 'add_ln50_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i64 %add_ln50_8" [d5.cpp:50]   --->   Operation 203 'trunc' 'trunc_ln50_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln50_9 = add i64 %add_ln50_8, i64 %add_ln50_6" [d5.cpp:50]   --->   Operation 204 'add' 'add_ln50_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 205 '%mul_ln50_22 = mul i64 %zext_ln50_1, i64 %zext_ln50_10'
ST_23 : Operation 205 [1/1] (2.08ns)   --->   "%mul_ln50_22 = mul i64 %zext_ln50_1, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 205 'mul' 'mul_ln50_22' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 206 '%mul_ln50_23 = mul i64 %zext_ln50_2, i64 %zext_ln50_10'
ST_23 : Operation 206 [1/1] (2.08ns)   --->   "%mul_ln50_23 = mul i64 %zext_ln50_2, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 206 'mul' 'mul_ln50_23' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i32 %arg1_r_10_loc_load" [d5.cpp:50]   --->   Operation 207 'zext' 'zext_ln50_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 208 '%mul_ln50_24 = mul i64 %conv36, i64 %zext_ln50_11'
ST_23 : Operation 208 [1/1] (2.08ns)   --->   "%mul_ln50_24 = mul i64 %conv36, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 208 'mul' 'mul_ln50_24' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_10 = add i64 %mul_ln50_22, i64 %mul_ln50_15" [d5.cpp:50]   --->   Operation 209 'add' 'add_ln50_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 210 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_11 = add i64 %add_ln50_10, i64 %mul_ln50_19" [d5.cpp:50]   --->   Operation 210 'add' 'add_ln50_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_12 = add i64 %mul_ln50_10, i64 %mul_ln50_24" [d5.cpp:50]   --->   Operation 211 'add' 'add_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 212 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_13 = add i64 %add_ln50_12, i64 %mul_ln50_4" [d5.cpp:50]   --->   Operation 212 'add' 'add_ln50_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i64 %add_ln50_11" [d5.cpp:50]   --->   Operation 213 'trunc' 'trunc_ln50_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln50_5 = trunc i64 %add_ln50_13" [d5.cpp:50]   --->   Operation 214 'trunc' 'trunc_ln50_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln50_14 = add i64 %add_ln50_13, i64 %add_ln50_11" [d5.cpp:50]   --->   Operation 215 'add' 'add_ln50_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 216 '%mul_ln50_25 = mul i64 %zext_ln50_1, i64 %zext_ln50_11'
ST_23 : Operation 216 [1/1] (2.08ns)   --->   "%mul_ln50_25 = mul i64 %zext_ln50_1, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 216 'mul' 'mul_ln50_25' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_15 = add i64 %mul_ln50_25, i64 %mul_ln50_20" [d5.cpp:50]   --->   Operation 217 'add' 'add_ln50_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 218 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_16 = add i64 %add_ln50_15, i64 %mul_ln50_23" [d5.cpp:50]   --->   Operation 218 'add' 'add_ln50_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_17 = add i64 %mul_ln50_11, i64 %mul_ln50_16" [d5.cpp:50]   --->   Operation 219 'add' 'add_ln50_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_19 = add i64 %add_ln50_18, i64 %add_ln50_17" [d5.cpp:50]   --->   Operation 220 'add' 'add_ln50_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln50_6 = trunc i64 %add_ln50_16" [d5.cpp:50]   --->   Operation 221 'trunc' 'trunc_ln50_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln50_7 = trunc i64 %add_ln50_19" [d5.cpp:50]   --->   Operation 222 'trunc' 'trunc_ln50_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (1.08ns)   --->   "%add_ln50_20 = add i64 %add_ln50_19, i64 %add_ln50_16" [d5.cpp:50]   --->   Operation 223 'add' 'add_ln50_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln90_16 = zext i32 %arg1_r_15_loc_load" [d5.cpp:90]   --->   Operation 224 'zext' 'zext_ln90_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln90_17 = zext i32 %arg2_r_15_loc_load" [d5.cpp:90]   --->   Operation 225 'zext' 'zext_ln90_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (3.42ns)   --->   "%mul_ln90_92 = mul i63 %zext_ln90_16, i63 %zext_ln90_17" [d5.cpp:90]   --->   Operation 226 'mul' 'mul_ln90_92' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%arr = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln90_92, i1 0" [d5.cpp:90]   --->   Operation 227 'bitconcatenate' 'arr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%arr_1 = shl i64 %add_ln50, i64 1" [d5.cpp:90]   --->   Operation 228 'shl' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%arr_2 = shl i64 %add_ln50_2, i64 1" [d5.cpp:90]   --->   Operation 229 'shl' 'arr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%arr_3 = shl i64 %add_ln50_5, i64 1" [d5.cpp:90]   --->   Operation 230 'shl' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%arr_4 = shl i64 %add_ln50_9, i64 1" [d5.cpp:90]   --->   Operation 231 'shl' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%arr_5 = shl i64 %add_ln50_14, i64 1" [d5.cpp:90]   --->   Operation 232 'shl' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%arr_6 = shl i64 %add_ln50_20, i64 1" [d5.cpp:90]   --->   Operation 233 'shl' 'arr_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [2/2] (0.42ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6753_loc, i64 %add212_5752_loc, i64 %add212_4751_loc, i64 %add212_3750_loc, i64 %add212_281749_loc, i64 %add212_172748_loc, i64 %add212747_loc" [d5.cpp:90]   --->   Operation 234 'call' 'call_ln90' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 235 '%mul_ln90 = mul i64 %zext_ln50_6, i64 %zext_ln50_7'
ST_23 : Operation 235 [1/1] (2.08ns)   --->   "%mul_ln90 = mul i64 %zext_ln50_6, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 235 'mul' 'mul_ln90' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 236 '%mul_ln90_3 = mul i64 %zext_ln50_5, i64 %zext_ln50_8'
ST_23 : Operation 236 [1/1] (2.08ns)   --->   "%mul_ln90_3 = mul i64 %zext_ln50_5, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 236 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 237 '%mul_ln90_6 = mul i64 %zext_ln50_2, i64 %zext_ln50_11'
ST_23 : Operation 237 [1/1] (2.08ns)   --->   "%mul_ln90_6 = mul i64 %zext_ln50_2, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 237 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.33ns)   --->   Input mux for Operation 238 '%mul_ln90_7 = mul i64 %zext_ln50_1, i64 %zext_ln50_12'
ST_23 : Operation 238 [1/1] (2.08ns)   --->   "%mul_ln90_7 = mul i64 %zext_ln50_1, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 238 'mul' 'mul_ln90_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_1 = add i64 %mul_ln90_6, i64 %mul_ln90_7" [d5.cpp:90]   --->   Operation 239 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 240 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_3 = add i64 %add_ln90_2, i64 %add_ln90_1" [d5.cpp:90]   --->   Operation 240 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_4 = add i64 %mul_ln90, i64 %mul_ln90_3" [d5.cpp:90]   --->   Operation 241 'add' 'add_ln90_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 242 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_6 = add i64 %add_ln90_5, i64 %add_ln90_4" [d5.cpp:90]   --->   Operation 242 'add' 'add_ln90_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %add_ln90_3" [d5.cpp:90]   --->   Operation 243 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i64 %add_ln90_6" [d5.cpp:90]   --->   Operation 244 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (1.08ns)   --->   "%arr_16 = add i64 %add_ln90_6, i64 %add_ln90_3" [d5.cpp:90]   --->   Operation 245 'add' 'arr_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 246 [2/2] (0.42ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %arr_16, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i64 %add385733_loc" [d5.cpp:90]   --->   Operation 246 'call' 'call_ln90' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln194_8 = trunc i64 %add_ln50_2" [d5.cpp:194]   --->   Operation 247 'trunc' 'trunc_ln194_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i64 %add_ln50" [d5.cpp:193]   --->   Operation 248 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.79>
ST_24 : Operation 249 [1/2] (0.79ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6753_loc, i64 %add212_5752_loc, i64 %add212_4751_loc, i64 %add212_3750_loc, i64 %add212_281749_loc, i64 %add212_172748_loc, i64 %add212747_loc" [d5.cpp:90]   --->   Operation 249 'call' 'call_ln90' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 250 [1/2] (0.79ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %arr_16, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i64 %add385733_loc" [d5.cpp:90]   --->   Operation 250 'call' 'call_ln90' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 5.59>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 251 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 252 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 253 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 254 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 255 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 256 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 257 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %arg2_r_6_loc_load" [d5.cpp:90]   --->   Operation 258 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i32 %arg1_r_6_loc_load" [d5.cpp:90]   --->   Operation 259 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i32 %arg1_r_4_loc_load" [d5.cpp:90]   --->   Operation 260 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 261 '%mul_ln90_2 = mul i64 %conv36, i64 %zext_ln90_3'
ST_25 : Operation 261 [1/1] (2.08ns)   --->   "%mul_ln90_2 = mul i64 %conv36, i64 %zext_ln90_3" [d5.cpp:90]   --->   Operation 261 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%add212_6753_loc_load = load i64 %add212_6753_loc"   --->   Operation 262 'load' 'add212_6753_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%add212_5752_loc_load = load i64 %add212_5752_loc"   --->   Operation 263 'load' 'add212_5752_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%add212_4751_loc_load = load i64 %add212_4751_loc"   --->   Operation 264 'load' 'add212_4751_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%add212_3750_loc_load = load i64 %add212_3750_loc"   --->   Operation 265 'load' 'add212_3750_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%add212_281749_loc_load = load i64 %add212_281749_loc"   --->   Operation 266 'load' 'add212_281749_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%add212_172748_loc_load = load i64 %add212_172748_loc"   --->   Operation 267 'load' 'add212_172748_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i32 %arg2_r_4_loc_load" [d5.cpp:90]   --->   Operation 268 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i32 %arg1_r_7_loc_load" [d5.cpp:90]   --->   Operation 269 'zext' 'zext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i32 %arg1_r_5_loc_load" [d5.cpp:90]   --->   Operation 270 'zext' 'zext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i32 %arg1_r_2_loc_load" [d5.cpp:90]   --->   Operation 271 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i32 %arg2_r_7_loc_load" [d5.cpp:90]   --->   Operation 272 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i32 %arg2_r_5_loc_load" [d5.cpp:90]   --->   Operation 273 'zext' 'zext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i32 %arg2_r_2_loc_load" [d5.cpp:90]   --->   Operation 274 'zext' 'zext_ln90_11' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 275 '%mul_ln90_8 = mul i64 %zext_ln90_10, i64 %zext_ln50_7'
ST_25 : Operation 275 [1/1] (2.08ns)   --->   "%mul_ln90_8 = mul i64 %zext_ln90_10, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 275 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 276 '%mul_ln90_9 = mul i64 %zext_ln90_9, i64 %zext_ln50_9'
ST_25 : Operation 276 [1/1] (2.08ns)   --->   "%mul_ln90_9 = mul i64 %zext_ln90_9, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 276 'mul' 'mul_ln90_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 277 '%mul_ln90_10 = mul i64 %zext_ln50_6, i64 %zext_ln50_11'
ST_25 : Operation 277 [1/1] (2.08ns)   --->   "%mul_ln90_10 = mul i64 %zext_ln50_6, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 277 'mul' 'mul_ln90_10' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i32 %arg1_r_3_loc_load" [d5.cpp:90]   --->   Operation 278 'zext' 'zext_ln90_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln90_13 = zext i32 %arg2_r_3_loc_load" [d5.cpp:90]   --->   Operation 279 'zext' 'zext_ln90_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln90_14 = zext i32 %arg2_r_1_loc_load" [d5.cpp:90]   --->   Operation 280 'zext' 'zext_ln90_14' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 281 '%mul_ln90_13 = mul i64 %zext_ln90_13, i64 %zext_ln50_7'
ST_25 : Operation 281 [1/1] (2.08ns)   --->   "%mul_ln90_13 = mul i64 %zext_ln90_13, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 281 'mul' 'mul_ln90_13' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 282 '%mul_ln90_14 = mul i64 %zext_ln90_10, i64 %zext_ln50_9'
ST_25 : Operation 282 [1/1] (2.08ns)   --->   "%mul_ln90_14 = mul i64 %zext_ln90_10, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 282 'mul' 'mul_ln90_14' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 283 '%mul_ln90_15 = mul i64 %zext_ln90_9, i64 %zext_ln50_11'
ST_25 : Operation 283 [1/1] (2.08ns)   --->   "%mul_ln90_15 = mul i64 %zext_ln90_9, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 283 'mul' 'mul_ln90_15' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 284 '%mul_ln90_16 = mul i64 %zext_ln50_6, i64 %zext_ln90_1'
ST_25 : Operation 284 [1/1] (2.08ns)   --->   "%mul_ln90_16 = mul i64 %zext_ln50_6, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 284 'mul' 'mul_ln90_16' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 285 '%mul_ln90_17 = mul i64 %zext_ln50_4, i64 %zext_ln90_2'
ST_25 : Operation 285 [1/1] (2.08ns)   --->   "%mul_ln90_17 = mul i64 %zext_ln50_4, i64 %zext_ln90_2" [d5.cpp:90]   --->   Operation 285 'mul' 'mul_ln90_17' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln90_15 = zext i32 %arg1_r_1_loc_load" [d5.cpp:90]   --->   Operation 286 'zext' 'zext_ln90_15' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 287 '%mul_ln90_18 = mul i64 %zext_ln90_14, i64 %zext_ln50'
ST_25 : Operation 287 [1/1] (2.08ns)   --->   "%mul_ln90_18 = mul i64 %zext_ln90_14, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 287 'mul' 'mul_ln90_18' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 288 '%mul_ln90_19 = mul i64 %zext_ln90_11, i64 %zext_ln50_7'
ST_25 : Operation 288 [1/1] (2.08ns)   --->   "%mul_ln90_19 = mul i64 %zext_ln90_11, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 288 'mul' 'mul_ln90_19' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 289 '%mul_ln90_20 = mul i64 %zext_ln90_13, i64 %zext_ln50_8'
ST_25 : Operation 289 [1/1] (2.08ns)   --->   "%mul_ln90_20 = mul i64 %zext_ln90_13, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 289 'mul' 'mul_ln90_20' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 290 '%mul_ln90_21 = mul i64 %zext_ln90_5, i64 %zext_ln50_9'
ST_25 : Operation 290 [1/1] (2.08ns)   --->   "%mul_ln90_21 = mul i64 %zext_ln90_5, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 290 'mul' 'mul_ln90_21' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 291 '%mul_ln90_22 = mul i64 %zext_ln90_10, i64 %zext_ln50_10'
ST_25 : Operation 291 [1/1] (2.08ns)   --->   "%mul_ln90_22 = mul i64 %zext_ln90_10, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 291 'mul' 'mul_ln90_22' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 292 '%mul_ln90_23 = mul i64 %zext_ln90, i64 %zext_ln50_11'
ST_25 : Operation 292 [1/1] (2.08ns)   --->   "%mul_ln90_23 = mul i64 %zext_ln90, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 292 'mul' 'mul_ln90_23' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 293 '%mul_ln90_24 = mul i64 %zext_ln90_9, i64 %zext_ln50_12'
ST_25 : Operation 293 [1/1] (2.08ns)   --->   "%mul_ln90_24 = mul i64 %zext_ln90_9, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 293 'mul' 'mul_ln90_24' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 294 '%mul_ln90_25 = mul i64 %zext_ln90_4, i64 %zext_ln90_1'
ST_25 : Operation 294 [1/1] (2.08ns)   --->   "%mul_ln90_25 = mul i64 %zext_ln90_4, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 294 'mul' 'mul_ln90_25' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 295 '%mul_ln90_26 = mul i64 %zext_ln50_6, i64 %zext_ln90_6'
ST_25 : Operation 295 [1/1] (2.08ns)   --->   "%mul_ln90_26 = mul i64 %zext_ln50_6, i64 %zext_ln90_6" [d5.cpp:90]   --->   Operation 295 'mul' 'mul_ln90_26' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 296 '%mul_ln90_27 = mul i64 %zext_ln50_5, i64 %zext_ln90_2'
ST_25 : Operation 296 [1/1] (2.08ns)   --->   "%mul_ln90_27 = mul i64 %zext_ln50_5, i64 %zext_ln90_2" [d5.cpp:90]   --->   Operation 296 'mul' 'mul_ln90_27' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 297 '%mul_ln90_28 = mul i64 %zext_ln50_4, i64 %zext_ln90_7'
ST_25 : Operation 297 [1/1] (2.08ns)   --->   "%mul_ln90_28 = mul i64 %zext_ln50_4, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 297 'mul' 'mul_ln90_28' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 298 '%mul_ln90_29 = mul i64 %zext_ln50_3, i64 %zext_ln90_3'
ST_25 : Operation 298 [1/1] (2.08ns)   --->   "%mul_ln90_29 = mul i64 %zext_ln50_3, i64 %zext_ln90_3" [d5.cpp:90]   --->   Operation 298 'mul' 'mul_ln90_29' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 299 [2/2] (0.67ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6753_loc_load, i64 %add212_5752_loc_load, i64 %add212_4751_loc_load, i64 %add212_3750_loc_load, i64 %add212_281749_loc_load, i64 %add212_172748_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_5745_loc, i64 %add289_4744_loc, i64 %add289_3743_loc, i64 %add289_2742_loc, i64 %add289_160741_loc, i64 %add289740_loc"   --->   Operation 299 'call' 'call_ln0' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 300 '%mul_ln90_30 = mul i64 %zext_ln90, i64 %zext_ln50_8'
ST_25 : Operation 300 [1/1] (2.08ns)   --->   "%mul_ln90_30 = mul i64 %zext_ln90, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 300 'mul' 'mul_ln90_30' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 301 '%mul_ln90_31 = mul i64 %zext_ln90_4, i64 %zext_ln50_10'
ST_25 : Operation 301 [1/1] (2.08ns)   --->   "%mul_ln90_31 = mul i64 %zext_ln90_4, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 301 'mul' 'mul_ln90_31' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 302 '%mul_ln90_32 = mul i64 %zext_ln50_5, i64 %zext_ln50_12'
ST_25 : Operation 302 [1/1] (2.08ns)   --->   "%mul_ln90_32 = mul i64 %zext_ln50_5, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 302 'mul' 'mul_ln90_32' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 303 '%mul_ln90_35 = mul i64 %conv36, i64 %zext_ln90_8'
ST_25 : Operation 303 [1/1] (2.08ns)   --->   "%mul_ln90_35 = mul i64 %conv36, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 303 'mul' 'mul_ln90_35' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 304 '%mul_ln90_36 = mul i64 %zext_ln90_5, i64 %zext_ln50_8'
ST_25 : Operation 304 [1/1] (2.08ns)   --->   "%mul_ln90_36 = mul i64 %zext_ln90_5, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 304 'mul' 'mul_ln90_36' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 305 '%mul_ln90_37 = mul i64 %zext_ln90, i64 %zext_ln50_10'
ST_25 : Operation 305 [1/1] (2.08ns)   --->   "%mul_ln90_37 = mul i64 %zext_ln90, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 305 'mul' 'mul_ln90_37' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 306 '%mul_ln90_38 = mul i64 %zext_ln90_4, i64 %zext_ln50_12'
ST_25 : Operation 306 [1/1] (2.08ns)   --->   "%mul_ln90_38 = mul i64 %zext_ln90_4, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 306 'mul' 'mul_ln90_38' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 307 '%mul_ln90_39 = mul i64 %zext_ln50_5, i64 %zext_ln90_6'
ST_25 : Operation 307 [1/1] (2.08ns)   --->   "%mul_ln90_39 = mul i64 %zext_ln50_5, i64 %zext_ln90_6" [d5.cpp:90]   --->   Operation 307 'mul' 'mul_ln90_39' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 308 '%mul_ln90_40 = mul i64 %zext_ln50_2, i64 %zext_ln90_3'
ST_25 : Operation 308 [1/1] (2.08ns)   --->   "%mul_ln90_40 = mul i64 %zext_ln50_2, i64 %zext_ln90_3" [d5.cpp:90]   --->   Operation 308 'mul' 'mul_ln90_40' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 309 '%mul_ln90_41 = mul i64 %zext_ln90_10, i64 %zext_ln50'
ST_25 : Operation 309 [1/1] (2.08ns)   --->   "%mul_ln90_41 = mul i64 %zext_ln90_10, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 309 'mul' 'mul_ln90_41' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 310 '%mul_ln90_42 = mul i64 %conv36, i64 %zext_ln90_15'
ST_25 : Operation 310 [1/1] (2.08ns)   --->   "%mul_ln90_42 = mul i64 %conv36, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 310 'mul' 'mul_ln90_42' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 311 '%mul_ln90_43 = mul i64 %zext_ln90_4, i64 %zext_ln50_8'
ST_25 : Operation 311 [1/1] (2.08ns)   --->   "%mul_ln90_43 = mul i64 %zext_ln90_4, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 311 'mul' 'mul_ln90_43' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 312 '%mul_ln90_44 = mul i64 %zext_ln50_5, i64 %zext_ln50_10'
ST_25 : Operation 312 [1/1] (2.08ns)   --->   "%mul_ln90_44 = mul i64 %zext_ln50_5, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 312 'mul' 'mul_ln90_44' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 313 '%mul_ln90_47 = mul i64 %zext_ln50_3, i64 %zext_ln90_7'
ST_25 : Operation 313 [1/1] (2.08ns)   --->   "%mul_ln90_47 = mul i64 %zext_ln50_3, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 313 'mul' 'mul_ln90_47' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 314 '%mul_ln90_48 = mul i64 %zext_ln50_1, i64 %zext_ln90_12'
ST_25 : Operation 314 [1/1] (2.08ns)   --->   "%mul_ln90_48 = mul i64 %zext_ln50_1, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 314 'mul' 'mul_ln90_48' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 315 '%mul_ln90_49 = mul i64 %zext_ln90_13, i64 %zext_ln50'
ST_25 : Operation 315 [1/1] (2.08ns)   --->   "%mul_ln90_49 = mul i64 %zext_ln90_13, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 315 'mul' 'mul_ln90_49' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 316 '%mul_ln90_50 = mul i64 %zext_ln90, i64 %zext_ln50_7'
ST_25 : Operation 316 [1/1] (2.08ns)   --->   "%mul_ln90_50 = mul i64 %zext_ln90, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 316 'mul' 'mul_ln90_50' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 317 '%mul_ln90_51 = mul i64 %zext_ln90_9, i64 %zext_ln50_8'
ST_25 : Operation 317 [1/1] (2.08ns)   --->   "%mul_ln90_51 = mul i64 %zext_ln90_9, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 317 'mul' 'mul_ln90_51' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 318 '%mul_ln90_52 = mul i64 %zext_ln90_4, i64 %zext_ln50_9'
ST_25 : Operation 318 [1/1] (2.08ns)   --->   "%mul_ln90_52 = mul i64 %zext_ln90_4, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 318 'mul' 'mul_ln90_52' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 319 '%mul_ln90_53 = mul i64 %zext_ln50_6, i64 %zext_ln50_10'
ST_25 : Operation 319 [1/1] (2.08ns)   --->   "%mul_ln90_53 = mul i64 %zext_ln50_6, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 319 'mul' 'mul_ln90_53' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 320 '%mul_ln90_54 = mul i64 %zext_ln50_5, i64 %zext_ln50_11'
ST_25 : Operation 320 [1/1] (2.08ns)   --->   "%mul_ln90_54 = mul i64 %zext_ln50_5, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 320 'mul' 'mul_ln90_54' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 321 '%mul_ln90_59 = mul i64 %zext_ln50_2, i64 %zext_ln90_12'
ST_25 : Operation 321 [1/1] (2.08ns)   --->   "%mul_ln90_59 = mul i64 %zext_ln50_2, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 321 'mul' 'mul_ln90_59' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 322 '%mul_ln90_60 = mul i64 %zext_ln90_11, i64 %zext_ln50'
ST_25 : Operation 322 [1/1] (2.08ns)   --->   "%mul_ln90_60 = mul i64 %zext_ln90_11, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 322 'mul' 'mul_ln90_60' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 323 '%mul_ln90_62 = mul i64 %zext_ln90_10, i64 %zext_ln50_8'
ST_25 : Operation 323 [1/1] (2.08ns)   --->   "%mul_ln90_62 = mul i64 %zext_ln90_10, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 323 'mul' 'mul_ln90_62' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 324 '%mul_ln90_63 = mul i64 %zext_ln90, i64 %zext_ln50_9'
ST_25 : Operation 324 [1/1] (2.08ns)   --->   "%mul_ln90_63 = mul i64 %zext_ln90, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 324 'mul' 'mul_ln90_63' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 325 '%mul_ln90_64 = mul i64 %zext_ln90_9, i64 %zext_ln50_10'
ST_25 : Operation 325 [1/1] (2.08ns)   --->   "%mul_ln90_64 = mul i64 %zext_ln90_9, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 325 'mul' 'mul_ln90_64' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 326 '%mul_ln90_65 = mul i64 %zext_ln90_4, i64 %zext_ln50_11'
ST_25 : Operation 326 [1/1] (2.08ns)   --->   "%mul_ln90_65 = mul i64 %zext_ln90_4, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 326 'mul' 'mul_ln90_65' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 327 '%mul_ln90_66 = mul i64 %zext_ln50_6, i64 %zext_ln50_12'
ST_25 : Operation 327 [1/1] (2.08ns)   --->   "%mul_ln90_66 = mul i64 %zext_ln50_6, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 327 'mul' 'mul_ln90_66' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 328 '%mul_ln90_67 = mul i64 %zext_ln50_5, i64 %zext_ln90_1'
ST_25 : Operation 328 [1/1] (2.08ns)   --->   "%mul_ln90_67 = mul i64 %zext_ln50_5, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 328 'mul' 'mul_ln90_67' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 329 '%mul_ln90_72 = mul i64 %zext_ln90_9, i64 %zext_ln50_7'
ST_25 : Operation 329 [1/1] (2.08ns)   --->   "%mul_ln90_72 = mul i64 %zext_ln90_9, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 329 'mul' 'mul_ln90_72' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 330 '%mul_ln90_73 = mul i64 %zext_ln50_6, i64 %zext_ln50_9'
ST_25 : Operation 330 [1/1] (2.08ns)   --->   "%mul_ln90_73 = mul i64 %zext_ln50_6, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 330 'mul' 'mul_ln90_73' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 331 '%mul_ln90_76 = mul i64 %conv36, i64 %zext_ln90_2'
ST_25 : Operation 331 [1/1] (2.08ns)   --->   "%mul_ln90_76 = mul i64 %conv36, i64 %zext_ln90_2" [d5.cpp:90]   --->   Operation 331 'mul' 'mul_ln90_76' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 332 '%mul_ln90_77 = mul i64 %conv36, i64 %zext_ln90_7'
ST_25 : Operation 332 [1/1] (2.08ns)   --->   "%mul_ln90_77 = mul i64 %conv36, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 332 'mul' 'mul_ln90_77' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 333 '%mul_ln90_78 = mul i64 %zext_ln90, i64 %zext_ln50'
ST_25 : Operation 333 [1/1] (2.08ns)   --->   "%mul_ln90_78 = mul i64 %zext_ln90, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 333 'mul' 'mul_ln90_78' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 334 '%mul_ln90_79 = mul i64 %zext_ln50_1, i64 %zext_ln90_8'
ST_25 : Operation 334 [1/1] (2.08ns)   --->   "%mul_ln90_79 = mul i64 %zext_ln50_1, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 334 'mul' 'mul_ln90_79' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 335 '%mul_ln90_81 = mul i64 %zext_ln90_4, i64 %zext_ln50_7'
ST_25 : Operation 335 [1/1] (2.08ns)   --->   "%mul_ln90_81 = mul i64 %zext_ln90_4, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 335 'mul' 'mul_ln90_81' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 336 '%mul_ln90_82 = mul i64 %zext_ln50_6, i64 %zext_ln50_8'
ST_25 : Operation 336 [1/1] (2.08ns)   --->   "%mul_ln90_82 = mul i64 %zext_ln50_6, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 336 'mul' 'mul_ln90_82' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 337 '%mul_ln90_83 = mul i64 %zext_ln50_5, i64 %zext_ln50_9'
ST_25 : Operation 337 [1/1] (2.08ns)   --->   "%mul_ln90_83 = mul i64 %zext_ln50_5, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 337 'mul' 'mul_ln90_83' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 338 '%mul_ln90_84 = mul i64 %zext_ln50_4, i64 %zext_ln50_10'
ST_25 : Operation 338 [1/1] (2.08ns)   --->   "%mul_ln90_84 = mul i64 %zext_ln50_4, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 338 'mul' 'mul_ln90_84' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 339 '%mul_ln90_91 = mul i64 %conv36, i64 %zext_ln90_12'
ST_25 : Operation 339 [1/1] (2.08ns)   --->   "%mul_ln90_91 = mul i64 %conv36, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 339 'mul' 'mul_ln90_91' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 340 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 341 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184'
ST_25 : Operation 341 [1/1] (2.08ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 341 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 342 '%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln90_15'
ST_25 : Operation 342 [1/1] (2.08ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln90_15" [d5.cpp:190]   --->   Operation 342 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 343 '%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln90_8'
ST_25 : Operation 343 [1/1] (2.08ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln90_8" [d5.cpp:190]   --->   Operation 343 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 344 '%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln90_12'
ST_25 : Operation 344 [1/1] (2.08ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln90_12" [d5.cpp:190]   --->   Operation 344 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 345 '%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln90_3'
ST_25 : Operation 345 [1/1] (2.08ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln90_3" [d5.cpp:190]   --->   Operation 345 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 346 '%mul_ln190_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_6'
ST_25 : Operation 346 [1/1] (2.08ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_6" [d5.cpp:190]   --->   Operation 346 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 347 '%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln90_2'
ST_25 : Operation 347 [1/1] (2.08ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln90_2" [d5.cpp:190]   --->   Operation 347 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 348 '%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln90_7'
ST_25 : Operation 348 [1/1] (2.08ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln90_7" [d5.cpp:190]   --->   Operation 348 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 349 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 349 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 350 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 350 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 351 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 352 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (1.08ns)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 353 'add' 'add_ln190_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 354 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_6, i64 %mul_ln190_7" [d5.cpp:190]   --->   Operation 354 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 355 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 355 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 356 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 357 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 358 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.97ns)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 359 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 360 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 360 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 361 '%mul_ln191 = mul i64 %zext_ln90_9, i64 %zext_ln184'
ST_25 : Operation 361 [1/1] (2.08ns)   --->   "%mul_ln191 = mul i64 %zext_ln90_9, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 361 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 362 '%mul_ln191_1 = mul i64 %zext_ln90, i64 %zext_ln90_15'
ST_25 : Operation 362 [1/1] (2.08ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln90, i64 %zext_ln90_15" [d5.cpp:191]   --->   Operation 362 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 363 '%mul_ln191_2 = mul i64 %zext_ln90_10, i64 %zext_ln90_8'
ST_25 : Operation 363 [1/1] (2.08ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln90_10, i64 %zext_ln90_8" [d5.cpp:191]   --->   Operation 363 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 364 '%mul_ln191_3 = mul i64 %zext_ln90_5, i64 %zext_ln90_12'
ST_25 : Operation 364 [1/1] (2.08ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln90_5, i64 %zext_ln90_12" [d5.cpp:191]   --->   Operation 364 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 365 '%mul_ln191_4 = mul i64 %zext_ln90_13, i64 %zext_ln90_3'
ST_25 : Operation 365 [1/1] (2.08ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln90_13, i64 %zext_ln90_3" [d5.cpp:191]   --->   Operation 365 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 366 '%mul_ln191_5 = mul i64 %zext_ln90_11, i64 %zext_ln90_7'
ST_25 : Operation 366 [1/1] (2.08ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln90_11, i64 %zext_ln90_7" [d5.cpp:191]   --->   Operation 366 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %arg2_r_loc_load" [d5.cpp:191]   --->   Operation 367 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 368 '%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln90_6'
ST_25 : Operation 368 [1/1] (2.08ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln90_6" [d5.cpp:191]   --->   Operation 368 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 369 '%mul_ln191_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_2'
ST_25 : Operation 369 [1/1] (2.08ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_2" [d5.cpp:191]   --->   Operation 369 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 370 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 370 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 371 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 372 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 373 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 374 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 375 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 376 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 377 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 378 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 379 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 380 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 381 '%mul_ln193 = mul i64 %zext_ln90_10, i64 %zext_ln184'
ST_25 : Operation 381 [1/1] (2.08ns)   --->   "%mul_ln193 = mul i64 %zext_ln90_10, i64 %zext_ln184" [d5.cpp:193]   --->   Operation 381 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 382 '%mul_ln193_2 = mul i64 %zext_ln90_13, i64 %zext_ln90_8'
ST_25 : Operation 382 [1/1] (2.08ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln90_13, i64 %zext_ln90_8" [d5.cpp:193]   --->   Operation 382 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 383 '%mul_ln194_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_15'
ST_25 : Operation 383 [1/1] (2.08ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_15" [d5.cpp:194]   --->   Operation 383 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 384 '%mul_ln195 = mul i64 %zext_ln90_13, i64 %zext_ln184'
ST_25 : Operation 384 [1/1] (2.08ns)   --->   "%mul_ln195 = mul i64 %zext_ln90_13, i64 %zext_ln184" [d5.cpp:195]   --->   Operation 384 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 385 '%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln90_15'
ST_25 : Operation 385 [1/1] (2.08ns)   --->   "%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln90_15" [d5.cpp:197]   --->   Operation 385 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 386 '%mul_ln197_1 = mul i64 %zext_ln90_14, i64 %zext_ln184'
ST_25 : Operation 386 [1/1] (2.08ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln90_14, i64 %zext_ln184" [d5.cpp:197]   --->   Operation 386 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.33ns)   --->   Input mux for Operation 387 '%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184'
ST_25 : Operation 387 [1/1] (2.08ns)   --->   "%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184" [d5.cpp:198]   --->   Operation 387 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [1/1] (1.08ns)   --->   "%add_ln90_8 = add i64 %mul_ln90_59, i64 %mul_ln90_79" [d5.cpp:90]   --->   Operation 388 'add' 'add_ln90_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [1/1] (1.08ns)   --->   "%add_ln90_9 = add i64 %mul_ln90_29, i64 %mul_ln90_28" [d5.cpp:90]   --->   Operation 389 'add' 'add_ln90_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln90_2 = trunc i64 %add_ln90_8" [d5.cpp:90]   --->   Operation 390 'trunc' 'trunc_ln90_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln90_3 = trunc i64 %add_ln90_9" [d5.cpp:90]   --->   Operation 391 'trunc' 'trunc_ln90_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 392 [1/1] (1.08ns)   --->   "%add_ln90_11 = add i64 %mul_ln90_25, i64 %mul_ln90_24" [d5.cpp:90]   --->   Operation 392 'add' 'add_ln90_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 393 [1/1] (1.08ns)   --->   "%add_ln90_12 = add i64 %mul_ln90_27, i64 %mul_ln90_26" [d5.cpp:90]   --->   Operation 393 'add' 'add_ln90_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln90_4 = trunc i64 %add_ln90_11" [d5.cpp:90]   --->   Operation 394 'trunc' 'trunc_ln90_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln90_5 = trunc i64 %add_ln90_12" [d5.cpp:90]   --->   Operation 395 'trunc' 'trunc_ln90_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [1/1] (1.08ns)   --->   "%add_ln90_13 = add i64 %add_ln90_12, i64 %add_ln90_11" [d5.cpp:90]   --->   Operation 396 'add' 'add_ln90_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 397 [1/1] (0.97ns)   --->   "%add_ln90_15 = add i28 %trunc_ln90_5, i28 %trunc_ln90_4" [d5.cpp:90]   --->   Operation 397 'add' 'add_ln90_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 398 [1/1] (1.08ns)   --->   "%add_ln90_17 = add i64 %mul_ln90_18, i64 %mul_ln90_19" [d5.cpp:90]   --->   Operation 398 'add' 'add_ln90_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 399 [1/1] (1.08ns)   --->   "%add_ln90_18 = add i64 %mul_ln198, i64 %mul_ln90_21" [d5.cpp:90]   --->   Operation 399 'add' 'add_ln90_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln90_6 = trunc i64 %add_ln90_17" [d5.cpp:90]   --->   Operation 400 'trunc' 'trunc_ln90_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln90_7 = trunc i64 %add_ln90_18" [d5.cpp:90]   --->   Operation 401 'trunc' 'trunc_ln90_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (1.08ns)   --->   "%add_ln90_20 = add i64 %mul_ln90_20, i64 %mul_ln90_23" [d5.cpp:90]   --->   Operation 402 'add' 'add_ln90_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 403 [1/1] (1.08ns)   --->   "%add_ln90_21 = add i64 %mul_ln90_22, i64 %mul_ln90_42" [d5.cpp:90]   --->   Operation 403 'add' 'add_ln90_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln90_8 = trunc i64 %add_ln90_20" [d5.cpp:90]   --->   Operation 404 'trunc' 'trunc_ln90_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln90_9 = trunc i64 %add_ln90_21" [d5.cpp:90]   --->   Operation 405 'trunc' 'trunc_ln90_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 406 [1/1] (1.08ns)   --->   "%add_ln90_22 = add i64 %add_ln90_21, i64 %add_ln90_20" [d5.cpp:90]   --->   Operation 406 'add' 'add_ln90_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 407 [1/1] (0.97ns)   --->   "%add_ln90_24 = add i28 %trunc_ln90_9, i28 %trunc_ln90_8" [d5.cpp:90]   --->   Operation 407 'add' 'add_ln90_24' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 408 [1/1] (1.08ns)   --->   "%add_ln197_1 = add i64 %mul_ln90_40, i64 %mul_ln90_48" [d5.cpp:197]   --->   Operation 408 'add' 'add_ln197_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 409 [1/1] (1.08ns)   --->   "%add_ln197_2 = add i64 %mul_ln90_47, i64 %mul_ln90_17" [d5.cpp:197]   --->   Operation 409 'add' 'add_ln197_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 410 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197_2" [d5.cpp:197]   --->   Operation 411 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 412 [1/1] (1.08ns)   --->   "%add_ln197_4 = add i64 %mul_ln90_38, i64 %mul_ln90_15" [d5.cpp:197]   --->   Operation 412 'add' 'add_ln197_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 413 [1/1] (1.08ns)   --->   "%add_ln197_5 = add i64 %mul_ln90_39, i64 %mul_ln90_16" [d5.cpp:197]   --->   Operation 413 'add' 'add_ln197_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln197_2 = trunc i64 %add_ln197_4" [d5.cpp:197]   --->   Operation 414 'trunc' 'trunc_ln197_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln197_3 = trunc i64 %add_ln197_5" [d5.cpp:197]   --->   Operation 415 'trunc' 'trunc_ln197_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 416 [1/1] (1.08ns)   --->   "%add_ln197_6 = add i64 %add_ln197_5, i64 %add_ln197_4" [d5.cpp:197]   --->   Operation 416 'add' 'add_ln197_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 417 [1/1] (0.97ns)   --->   "%add_ln197_8 = add i28 %trunc_ln197_3, i28 %trunc_ln197_2" [d5.cpp:197]   --->   Operation 417 'add' 'add_ln197_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 418 [1/1] (1.08ns)   --->   "%add_ln197_10 = add i64 %mul_ln197_1, i64 %mul_ln90_60" [d5.cpp:197]   --->   Operation 418 'add' 'add_ln197_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 419 [1/1] (1.08ns)   --->   "%add_ln197_11 = add i64 %mul_ln197, i64 %mul_ln90_36" [d5.cpp:197]   --->   Operation 419 'add' 'add_ln197_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln197_4 = trunc i64 %add_ln197_10" [d5.cpp:197]   --->   Operation 420 'trunc' 'trunc_ln197_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln197_5 = trunc i64 %add_ln197_11" [d5.cpp:197]   --->   Operation 421 'trunc' 'trunc_ln197_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 422 [1/1] (1.08ns)   --->   "%add_ln197_13 = add i64 %mul_ln90_13, i64 %mul_ln90_37" [d5.cpp:197]   --->   Operation 422 'add' 'add_ln197_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 423 [1/1] (1.08ns)   --->   "%add_ln197_14 = add i64 %mul_ln90_14, i64 %mul_ln90_35" [d5.cpp:197]   --->   Operation 423 'add' 'add_ln197_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln197_6 = trunc i64 %add_ln197_13" [d5.cpp:197]   --->   Operation 424 'trunc' 'trunc_ln197_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln197_7 = trunc i64 %add_ln197_14" [d5.cpp:197]   --->   Operation 425 'trunc' 'trunc_ln197_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 426 [1/1] (1.08ns)   --->   "%add_ln197_15 = add i64 %add_ln197_14, i64 %add_ln197_13" [d5.cpp:197]   --->   Operation 426 'add' 'add_ln197_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 427 [1/1] (0.97ns)   --->   "%add_ln197_17 = add i28 %trunc_ln197_7, i28 %trunc_ln197_6" [d5.cpp:197]   --->   Operation 427 'add' 'add_ln197_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 428 [1/1] (1.08ns)   --->   "%add_ln196_4 = add i64 %mul_ln90_65, i64 %mul_ln90_64" [d5.cpp:196]   --->   Operation 428 'add' 'add_ln196_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 429 [1/1] (1.08ns)   --->   "%add_ln196_5 = add i64 %mul_ln90_67, i64 %mul_ln90_66" [d5.cpp:196]   --->   Operation 429 'add' 'add_ln196_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln196_2 = trunc i64 %add_ln196_4" [d5.cpp:196]   --->   Operation 430 'trunc' 'trunc_ln196_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln196_3 = trunc i64 %add_ln196_5" [d5.cpp:196]   --->   Operation 431 'trunc' 'trunc_ln196_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 432 [1/1] (1.08ns)   --->   "%add_ln196_6 = add i64 %add_ln196_5, i64 %add_ln196_4" [d5.cpp:196]   --->   Operation 432 'add' 'add_ln196_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 433 [1/1] (0.97ns)   --->   "%add_ln196_8 = add i28 %trunc_ln196_3, i28 %trunc_ln196_2" [d5.cpp:196]   --->   Operation 433 'add' 'add_ln196_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 434 [1/1] (1.08ns)   --->   "%add_ln196_13 = add i64 %mul_ln90_49, i64 %mul_ln90_63" [d5.cpp:196]   --->   Operation 434 'add' 'add_ln196_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 435 [1/1] (1.08ns)   --->   "%add_ln196_14 = add i64 %mul_ln90_62, i64 %mul_ln90_91" [d5.cpp:196]   --->   Operation 435 'add' 'add_ln196_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln196_6 = trunc i64 %add_ln196_13" [d5.cpp:196]   --->   Operation 436 'trunc' 'trunc_ln196_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln196_7 = trunc i64 %add_ln196_14" [d5.cpp:196]   --->   Operation 437 'trunc' 'trunc_ln196_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (1.08ns)   --->   "%add_ln196_15 = add i64 %add_ln196_14, i64 %add_ln196_13" [d5.cpp:196]   --->   Operation 438 'add' 'add_ln196_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 439 [1/1] (0.97ns)   --->   "%add_ln196_17 = add i28 %trunc_ln196_7, i28 %trunc_ln196_6" [d5.cpp:196]   --->   Operation 439 'add' 'add_ln196_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 440 [1/1] (1.08ns)   --->   "%add_ln195_4 = add i64 %mul_ln90_31, i64 %mul_ln90_9" [d5.cpp:195]   --->   Operation 440 'add' 'add_ln195_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 441 [1/1] (1.08ns)   --->   "%add_ln195_5 = add i64 %mul_ln90_32, i64 %mul_ln90_10" [d5.cpp:195]   --->   Operation 441 'add' 'add_ln195_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add_ln195_4" [d5.cpp:195]   --->   Operation 442 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln195_3 = trunc i64 %add_ln195_5" [d5.cpp:195]   --->   Operation 443 'trunc' 'trunc_ln195_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (1.08ns)   --->   "%add_ln195_6 = add i64 %add_ln195_5, i64 %add_ln195_4" [d5.cpp:195]   --->   Operation 444 'add' 'add_ln195_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 445 [1/1] (0.97ns)   --->   "%add_ln195_8 = add i28 %trunc_ln195_3, i28 %trunc_ln195_2" [d5.cpp:195]   --->   Operation 445 'add' 'add_ln195_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 446 [1/1] (1.08ns)   --->   "%add_ln195_13 = add i64 %mul_ln195, i64 %mul_ln90_30" [d5.cpp:195]   --->   Operation 446 'add' 'add_ln195_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 447 [1/1] (1.08ns)   --->   "%add_ln195_14 = add i64 %mul_ln90_8, i64 %mul_ln90_2" [d5.cpp:195]   --->   Operation 447 'add' 'add_ln195_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln195_6 = trunc i64 %add_ln195_13" [d5.cpp:195]   --->   Operation 448 'trunc' 'trunc_ln195_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln195_7 = trunc i64 %add_ln195_14" [d5.cpp:195]   --->   Operation 449 'trunc' 'trunc_ln195_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 450 [1/1] (1.08ns)   --->   "%add_ln195_15 = add i64 %add_ln195_14, i64 %add_ln195_13" [d5.cpp:195]   --->   Operation 450 'add' 'add_ln195_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 451 [1/1] (0.97ns)   --->   "%add_ln195_17 = add i28 %trunc_ln195_7, i28 %trunc_ln195_6" [d5.cpp:195]   --->   Operation 451 'add' 'add_ln195_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 452 [1/1] (1.08ns)   --->   "%add_ln194_4 = add i64 %mul_ln90_52, i64 %mul_ln90_51" [d5.cpp:194]   --->   Operation 452 'add' 'add_ln194_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 453 [1/1] (1.08ns)   --->   "%add_ln194_5 = add i64 %mul_ln90_54, i64 %mul_ln90_53" [d5.cpp:194]   --->   Operation 453 'add' 'add_ln194_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 454 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln194_3 = trunc i64 %add_ln194_5" [d5.cpp:194]   --->   Operation 455 'trunc' 'trunc_ln194_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (1.08ns)   --->   "%add_ln194_6 = add i64 %add_ln194_5, i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 456 'add' 'add_ln194_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 457 [1/1] (0.97ns)   --->   "%add_ln194_8 = add i28 %trunc_ln194_3, i28 %trunc_ln194_2" [d5.cpp:194]   --->   Operation 457 'add' 'add_ln194_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 458 [1/1] (1.08ns)   --->   "%add_ln194_13 = add i64 %mul_ln194_1, i64 %mul_ln90_50" [d5.cpp:194]   --->   Operation 458 'add' 'add_ln194_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 459 [1/1] (1.08ns)   --->   "%add_ln194_14 = add i64 %mul_ln90_41, i64 %mul_ln90_77" [d5.cpp:194]   --->   Operation 459 'add' 'add_ln194_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln194_6 = trunc i64 %add_ln194_13" [d5.cpp:194]   --->   Operation 460 'trunc' 'trunc_ln194_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln194_7 = trunc i64 %add_ln194_14" [d5.cpp:194]   --->   Operation 461 'trunc' 'trunc_ln194_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 462 [1/1] (1.08ns)   --->   "%add_ln194_15 = add i64 %add_ln194_14, i64 %add_ln194_13" [d5.cpp:194]   --->   Operation 462 'add' 'add_ln194_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 463 [1/1] (0.97ns)   --->   "%add_ln194_17 = add i28 %trunc_ln194_7, i28 %trunc_ln194_6" [d5.cpp:194]   --->   Operation 463 'add' 'add_ln194_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 464 [1/1] (1.08ns)   --->   "%add_ln193_3 = add i64 %mul_ln90_43, i64 %mul_ln90_72" [d5.cpp:193]   --->   Operation 464 'add' 'add_ln193_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 465 [1/1] (1.08ns)   --->   "%add_ln193_5 = add i64 %mul_ln90_44, i64 %mul_ln90_73" [d5.cpp:193]   --->   Operation 465 'add' 'add_ln193_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 466 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i64 %add_ln193_5" [d5.cpp:193]   --->   Operation 467 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (1.08ns)   --->   "%add_ln193_6 = add i64 %add_ln193_5, i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 468 'add' 'add_ln193_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 469 [1/1] (0.97ns)   --->   "%add_ln193_8 = add i28 %trunc_ln193_3, i28 %trunc_ln193_2" [d5.cpp:193]   --->   Operation 469 'add' 'add_ln193_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [1/1] (1.08ns)   --->   "%add_ln193_13 = add i64 %mul_ln193_2, i64 %mul_ln90_78" [d5.cpp:193]   --->   Operation 470 'add' 'add_ln193_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 471 [1/1] (1.08ns)   --->   "%add_ln193_14 = add i64 %mul_ln193, i64 %mul_ln90_76" [d5.cpp:193]   --->   Operation 471 'add' 'add_ln193_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 472 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i64 %add_ln193_14" [d5.cpp:193]   --->   Operation 473 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 474 [1/1] (1.08ns)   --->   "%add_ln193_15 = add i64 %add_ln193_14, i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 474 'add' 'add_ln193_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 475 [1/1] (0.97ns)   --->   "%add_ln193_17 = add i28 %trunc_ln193_7, i28 %trunc_ln193_6" [d5.cpp:193]   --->   Operation 475 'add' 'add_ln193_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln90_82, i64 %mul_ln90_81" [d5.cpp:192]   --->   Operation 476 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 477 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %mul_ln90_84, i64 %mul_ln90_83" [d5.cpp:192]   --->   Operation 477 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 478 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add_ln192_4" [d5.cpp:192]   --->   Operation 479 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (1.08ns)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 480 'add' 'add_ln192_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 481 [1/1] (0.97ns)   --->   "%add_ln192_7 = add i28 %trunc_ln192_3, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 481 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.60>
ST_26 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i32 %arg2_r_15_loc_load" [d5.cpp:50]   --->   Operation 482 'zext' 'zext_ln50_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln90_18 = zext i32 %arg2_r_7_loc_load" [d5.cpp:90]   --->   Operation 483 'zext' 'zext_ln90_18' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 484 '%mul_ln90_11 = mul i64 %zext_ln50_4, i64 %zext_ln90_1'
ST_26 : Operation 484 [1/1] (2.08ns)   --->   "%mul_ln90_11 = mul i64 %zext_ln50_4, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 484 'mul' 'mul_ln90_11' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 485 '%mul_ln90_12 = mul i64 %zext_ln50_2, i64 %zext_ln90_2'
ST_26 : Operation 485 [1/1] (2.08ns)   --->   "%mul_ln90_12 = mul i64 %zext_ln50_2, i64 %zext_ln90_2" [d5.cpp:90]   --->   Operation 485 'mul' 'mul_ln90_12' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 486 [1/2] (1.09ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6753_loc_load, i64 %add212_5752_loc_load, i64 %add212_4751_loc_load, i64 %add212_3750_loc_load, i64 %add212_281749_loc_load, i64 %add212_172748_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_5745_loc, i64 %add289_4744_loc, i64 %add289_3743_loc, i64 %add289_2742_loc, i64 %add289_160741_loc, i64 %add289740_loc"   --->   Operation 486 'call' 'call_ln0' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 487 '%mul_ln90_33 = mul i64 %zext_ln50_3, i64 %zext_ln90_6'
ST_26 : Operation 487 [1/1] (2.08ns)   --->   "%mul_ln90_33 = mul i64 %zext_ln50_3, i64 %zext_ln90_6" [d5.cpp:90]   --->   Operation 487 'mul' 'mul_ln90_33' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 488 '%mul_ln90_34 = mul i64 %zext_ln50_1, i64 %zext_ln90_7'
ST_26 : Operation 488 [1/1] (2.08ns)   --->   "%mul_ln90_34 = mul i64 %zext_ln50_1, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 488 'mul' 'mul_ln90_34' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 489 '%mul_ln90_45 = mul i64 %zext_ln50_3, i64 %zext_ln50_12'
ST_26 : Operation 489 [1/1] (2.08ns)   --->   "%mul_ln90_45 = mul i64 %zext_ln50_3, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 489 'mul' 'mul_ln90_45' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 490 '%mul_ln90_46 = mul i64 %zext_ln50_1, i64 %zext_ln90_6'
ST_26 : Operation 490 [1/1] (2.08ns)   --->   "%mul_ln90_46 = mul i64 %zext_ln50_1, i64 %zext_ln90_6" [d5.cpp:90]   --->   Operation 490 'mul' 'mul_ln90_46' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 491 '%mul_ln90_55 = mul i64 %zext_ln50_4, i64 %zext_ln50_12'
ST_26 : Operation 491 [1/1] (2.08ns)   --->   "%mul_ln90_55 = mul i64 %zext_ln50_4, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 491 'mul' 'mul_ln90_55' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 492 '%mul_ln90_56 = mul i64 %zext_ln50_3, i64 %zext_ln90_1'
ST_26 : Operation 492 [1/1] (2.08ns)   --->   "%mul_ln90_56 = mul i64 %zext_ln50_3, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 492 'mul' 'mul_ln90_56' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 493 '%mul_ln90_57 = mul i64 %zext_ln50_2, i64 %zext_ln90_6'
ST_26 : Operation 493 [1/1] (2.08ns)   --->   "%mul_ln90_57 = mul i64 %zext_ln50_2, i64 %zext_ln90_6" [d5.cpp:90]   --->   Operation 493 'mul' 'mul_ln90_57' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 494 '%mul_ln90_58 = mul i64 %zext_ln50_1, i64 %zext_ln90_2'
ST_26 : Operation 494 [1/1] (2.08ns)   --->   "%mul_ln90_58 = mul i64 %zext_ln50_1, i64 %zext_ln90_2" [d5.cpp:90]   --->   Operation 494 'mul' 'mul_ln90_58' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 495 '%mul_ln90_61 = mul i64 %zext_ln90_5, i64 %zext_ln50_7'
ST_26 : Operation 495 [1/1] (2.08ns)   --->   "%mul_ln90_61 = mul i64 %zext_ln90_5, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 495 'mul' 'mul_ln90_61' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 496 '%mul_ln90_68 = mul i64 %zext_ln50_4, i64 %zext_ln90_6'
ST_26 : Operation 496 [1/1] (2.08ns)   --->   "%mul_ln90_68 = mul i64 %zext_ln50_4, i64 %zext_ln90_6" [d5.cpp:90]   --->   Operation 496 'mul' 'mul_ln90_68' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 497 '%mul_ln90_69 = mul i64 %zext_ln50_3, i64 %zext_ln90_2'
ST_26 : Operation 497 [1/1] (2.08ns)   --->   "%mul_ln90_69 = mul i64 %zext_ln50_3, i64 %zext_ln90_2" [d5.cpp:90]   --->   Operation 497 'mul' 'mul_ln90_69' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 498 '%mul_ln90_70 = mul i64 %zext_ln50_2, i64 %zext_ln90_7'
ST_26 : Operation 498 [1/1] (2.08ns)   --->   "%mul_ln90_70 = mul i64 %zext_ln50_2, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 498 'mul' 'mul_ln90_70' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 499 '%mul_ln90_71 = mul i64 %zext_ln50_1, i64 %zext_ln90_3'
ST_26 : Operation 499 [1/1] (2.08ns)   --->   "%mul_ln90_71 = mul i64 %zext_ln50_1, i64 %zext_ln90_3" [d5.cpp:90]   --->   Operation 499 'mul' 'mul_ln90_71' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 500 '%mul_ln90_74 = mul i64 %zext_ln50_4, i64 %zext_ln50_11'
ST_26 : Operation 500 [1/1] (2.08ns)   --->   "%mul_ln90_74 = mul i64 %zext_ln50_4, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 500 'mul' 'mul_ln90_74' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 501 '%mul_ln90_75 = mul i64 %zext_ln50_2, i64 %zext_ln90_1'
ST_26 : Operation 501 [1/1] (2.08ns)   --->   "%mul_ln90_75 = mul i64 %zext_ln50_2, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 501 'mul' 'mul_ln90_75' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 502 '%mul_ln90_80 = mul i64 %zext_ln90_5, i64 %zext_ln50'
ST_26 : Operation 502 [1/1] (2.08ns)   --->   "%mul_ln90_80 = mul i64 %zext_ln90_5, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 502 'mul' 'mul_ln90_80' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 503 '%mul_ln90_85 = mul i64 %zext_ln50_3, i64 %zext_ln50_11'
ST_26 : Operation 503 [1/1] (2.08ns)   --->   "%mul_ln90_85 = mul i64 %zext_ln50_3, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 503 'mul' 'mul_ln90_85' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 504 '%mul_ln90_86 = mul i64 %zext_ln50_2, i64 %zext_ln50_12'
ST_26 : Operation 504 [1/1] (2.08ns)   --->   "%mul_ln90_86 = mul i64 %zext_ln50_2, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 504 'mul' 'mul_ln90_86' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 505 '%mul_ln90_87 = mul i64 %zext_ln50_1, i64 %zext_ln90_1'
ST_26 : Operation 505 [1/1] (2.08ns)   --->   "%mul_ln90_87 = mul i64 %zext_ln50_1, i64 %zext_ln90_1" [d5.cpp:90]   --->   Operation 505 'mul' 'mul_ln90_87' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 506 '%mul_ln90_88 = mul i64 %conv36, i64 %zext_ln90_6'
ST_26 : Operation 506 [1/1] (2.08ns)   --->   "%mul_ln90_88 = mul i64 %conv36, i64 %zext_ln90_6" [d5.cpp:90]   --->   Operation 506 'mul' 'mul_ln90_88' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 507 [1/1] (1.01ns)   --->   "%add_ln90 = add i33 %zext_ln50_13, i33 %zext_ln90_18" [d5.cpp:90]   --->   Operation 507 'add' 'add_ln90' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln90_19 = zext i33 %add_ln90" [d5.cpp:90]   --->   Operation 508 'zext' 'zext_ln90_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 509 [1/1] (3.41ns)   --->   "%mul_ln90_89 = mul i64 %zext_ln90_19, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 509 'mul' 'mul_ln90_89' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 510 [1/1] (0.00ns)   --->   "%add385733_loc_load = load i64 %add385733_loc"   --->   Operation 510 'load' 'add385733_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 511 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add385733_loc_load" [d5.cpp:190]   --->   Operation 512 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_9 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 513 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 514 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_13 = add i64 %add_ln190_6, i64 %add385733_loc_load" [d5.cpp:190]   --->   Operation 514 'add' 'arr_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 515 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 516 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %trunc_ln90_1, i28 %trunc_ln90" [d5.cpp:191]   --->   Operation 517 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 518 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln191_10 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 518 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 519 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_14 = add i64 %add_ln191_6, i64 %arr_16" [d5.cpp:191]   --->   Operation 519 'add' 'arr_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 520 '%mul_ln192 = mul i64 %zext_ln90, i64 %zext_ln184'
ST_26 : Operation 520 [1/1] (2.08ns)   --->   "%mul_ln192 = mul i64 %zext_ln90, i64 %zext_ln184" [d5.cpp:192]   --->   Operation 520 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 521 '%mul_ln192_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_15'
ST_26 : Operation 521 [1/1] (2.08ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_15" [d5.cpp:192]   --->   Operation 521 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 522 '%mul_ln192_3 = mul i64 %zext_ln90_13, i64 %zext_ln90_12'
ST_26 : Operation 522 [1/1] (2.08ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln90_13, i64 %zext_ln90_12" [d5.cpp:192]   --->   Operation 522 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 523 '%mul_ln193_1 = mul i64 %zext_ln90_5, i64 %zext_ln90_15'
ST_26 : Operation 523 [1/1] (2.08ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln90_5, i64 %zext_ln90_15" [d5.cpp:193]   --->   Operation 523 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 524 '%mul_ln193_3 = mul i64 %zext_ln90_11, i64 %zext_ln90_12'
ST_26 : Operation 524 [1/1] (2.08ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln90_11, i64 %zext_ln90_12" [d5.cpp:193]   --->   Operation 524 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 525 '%mul_ln193_4 = mul i64 %zext_ln90_14, i64 %zext_ln90_3'
ST_26 : Operation 525 [1/1] (2.08ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln90_14, i64 %zext_ln90_3" [d5.cpp:193]   --->   Operation 525 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 526 '%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln90_7'
ST_26 : Operation 526 [1/1] (2.08ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln90_7" [d5.cpp:193]   --->   Operation 526 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 527 '%mul_ln194 = mul i64 %zext_ln90_5, i64 %zext_ln184'
ST_26 : Operation 527 [1/1] (2.08ns)   --->   "%mul_ln194 = mul i64 %zext_ln90_5, i64 %zext_ln184" [d5.cpp:194]   --->   Operation 527 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 528 '%mul_ln194_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_8'
ST_26 : Operation 528 [1/1] (2.08ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_8" [d5.cpp:194]   --->   Operation 528 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 529 '%mul_ln194_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_12'
ST_26 : Operation 529 [1/1] (2.08ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_12" [d5.cpp:194]   --->   Operation 529 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 530 '%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln90_3'
ST_26 : Operation 530 [1/1] (2.08ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln90_3" [d5.cpp:194]   --->   Operation 530 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 531 '%mul_ln195_1 = mul i64 %zext_ln90_11, i64 %zext_ln90_15'
ST_26 : Operation 531 [1/1] (2.08ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln90_11, i64 %zext_ln90_15" [d5.cpp:195]   --->   Operation 531 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 532 '%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln90_12'
ST_26 : Operation 532 [1/1] (2.08ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln90_12" [d5.cpp:195]   --->   Operation 532 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 533 '%mul_ln195_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_8'
ST_26 : Operation 533 [1/1] (2.08ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_8" [d5.cpp:195]   --->   Operation 533 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 534 '%mul_ln196 = mul i64 %zext_ln90_11, i64 %zext_ln184'
ST_26 : Operation 534 [1/1] (2.08ns)   --->   "%mul_ln196 = mul i64 %zext_ln90_11, i64 %zext_ln184" [d5.cpp:196]   --->   Operation 534 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 535 '%mul_ln196_1 = mul i64 %zext_ln90_14, i64 %zext_ln90_15'
ST_26 : Operation 535 [1/1] (2.08ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln90_14, i64 %zext_ln90_15" [d5.cpp:196]   --->   Operation 535 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.33ns)   --->   Input mux for Operation 536 '%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln90_8'
ST_26 : Operation 536 [1/1] (2.08ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln90_8" [d5.cpp:196]   --->   Operation 536 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 537 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_13, i32 28, i32 63" [d5.cpp:200]   --->   Operation 537 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 538 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_10 = add i64 %add_ln90_9, i64 %add_ln90_8" [d5.cpp:90]   --->   Operation 539 'add' 'add_ln90_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_14 = add i28 %trunc_ln90_3, i28 %trunc_ln90_2" [d5.cpp:90]   --->   Operation 540 'add' 'add_ln90_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 541 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_16 = add i64 %add_ln90_13, i64 %add_ln90_10" [d5.cpp:90]   --->   Operation 541 'add' 'add_ln90_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_19 = add i64 %add_ln90_18, i64 %add_ln90_17" [d5.cpp:90]   --->   Operation 542 'add' 'add_ln90_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_23 = add i28 %trunc_ln90_7, i28 %trunc_ln90_6" [d5.cpp:90]   --->   Operation 543 'add' 'add_ln90_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 544 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_25 = add i64 %add_ln90_22, i64 %add_ln90_19" [d5.cpp:90]   --->   Operation 544 'add' 'add_ln90_25' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 545 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_26 = add i28 %add_ln90_15, i28 %add_ln90_14" [d5.cpp:90]   --->   Operation 545 'add' 'add_ln90_26' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 546 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_27 = add i28 %add_ln90_24, i28 %add_ln90_23" [d5.cpp:90]   --->   Operation 546 'add' 'add_ln90_27' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_17 = add i64 %add_ln90_25, i64 %add_ln90_16" [d5.cpp:90]   --->   Operation 547 'add' 'arr_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln198 = add i28 %trunc_ln50_7, i28 %trunc_ln50_6" [d5.cpp:198]   --->   Operation 548 'add' 'add_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln198_1 = add i28 %add_ln90_27, i28 %add_ln90_26" [d5.cpp:198]   --->   Operation 549 'add' 'add_ln198_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_13, i32 28, i32 55" [d5.cpp:200]   --->   Operation 550 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 551 [1/1] (1.08ns)   --->   "%add_ln200_1 = add i64 %add_ln50_20, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 551 'add' 'add_ln200_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 552 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200 = add i64 %add_ln200_1, i64 %arr_17" [d5.cpp:200]   --->   Operation 552 'add' 'add_ln200' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 553 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_2 = add i28 %add_ln198, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 553 'add' 'add_ln200_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 554 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_3 = add i28 %add_ln200_2, i28 %add_ln198_1" [d5.cpp:200]   --->   Operation 554 'add' 'add_ln200_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_14, i32 28, i32 63" [d5.cpp:200]   --->   Operation 555 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_14, i32 28, i32 55" [d5.cpp:200]   --->   Operation 556 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 557 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_41 = add i28 %add_ln190_9, i28 %trunc_ln190_4" [d5.cpp:200]   --->   Operation 557 'add' 'add_ln200_41' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 558 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 559 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_3 = add i64 %add_ln197_2, i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 560 'add' 'add_ln197_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_7 = add i28 %trunc_ln197_1, i28 %trunc_ln197" [d5.cpp:197]   --->   Operation 561 'add' 'add_ln197_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 562 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_9 = add i64 %add_ln197_6, i64 %add_ln197_3" [d5.cpp:197]   --->   Operation 562 'add' 'add_ln197_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_12 = add i64 %add_ln197_11, i64 %add_ln197_10" [d5.cpp:197]   --->   Operation 563 'add' 'add_ln197_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_16 = add i28 %trunc_ln197_5, i28 %trunc_ln197_4" [d5.cpp:197]   --->   Operation 564 'add' 'add_ln197_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 565 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_18 = add i64 %add_ln197_15, i64 %add_ln197_12" [d5.cpp:197]   --->   Operation 565 'add' 'add_ln197_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 566 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_19 = add i28 %add_ln197_8, i28 %add_ln197_7" [d5.cpp:197]   --->   Operation 566 'add' 'add_ln197_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 567 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_20 = add i28 %add_ln197_17, i28 %add_ln197_16" [d5.cpp:197]   --->   Operation 567 'add' 'add_ln197_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i64 %add_ln197_18, i64 %add_ln197_9" [d5.cpp:197]   --->   Operation 568 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_21 = add i28 %trunc_ln50_5, i28 %trunc_ln50_4" [d5.cpp:197]   --->   Operation 569 'add' 'add_ln197_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_22 = add i28 %add_ln197_20, i28 %add_ln197_19" [d5.cpp:197]   --->   Operation 570 'add' 'add_ln197_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 571 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 572 [1/1] (1.08ns)   --->   "%add_ln201_2 = add i64 %add_ln50_14, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 572 'add' 'add_ln201_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 573 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 573 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 574 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_4 = add i28 %add_ln197_21, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 574 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 575 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %add_ln197_22" [d5.cpp:201]   --->   Operation 575 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 576 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 576 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln2" [d5.cpp:202]   --->   Operation 577 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 578 [1/1] (1.08ns)   --->   "%add_ln196 = add i64 %mul_ln90_70, i64 %mul_ln90_71" [d5.cpp:196]   --->   Operation 578 'add' 'add_ln196' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 579 [1/1] (1.08ns)   --->   "%add_ln196_2 = add i64 %mul_ln90_69, i64 %mul_ln90_68" [d5.cpp:196]   --->   Operation 579 'add' 'add_ln196_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add_ln196" [d5.cpp:196]   --->   Operation 580 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_2" [d5.cpp:196]   --->   Operation 581 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_3 = add i64 %add_ln196_2, i64 %add_ln196" [d5.cpp:196]   --->   Operation 582 'add' 'add_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_7 = add i28 %trunc_ln196_1, i28 %trunc_ln196" [d5.cpp:196]   --->   Operation 583 'add' 'add_ln196_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 584 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_9 = add i64 %add_ln196_6, i64 %add_ln196_3" [d5.cpp:196]   --->   Operation 584 'add' 'add_ln196_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 585 [1/1] (1.08ns)   --->   "%add_ln196_10 = add i64 %mul_ln196_1, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 585 'add' 'add_ln196_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln196_11 = add i64 %mul_ln196_2, i64 %mul_ln90_61" [d5.cpp:196]   --->   Operation 586 'add' 'add_ln196_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln196_4 = trunc i64 %add_ln196_10" [d5.cpp:196]   --->   Operation 587 'trunc' 'trunc_ln196_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln196_5 = trunc i64 %add_ln196_11" [d5.cpp:196]   --->   Operation 588 'trunc' 'trunc_ln196_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_12 = add i64 %add_ln196_11, i64 %add_ln196_10" [d5.cpp:196]   --->   Operation 589 'add' 'add_ln196_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_16 = add i28 %trunc_ln196_5, i28 %trunc_ln196_4" [d5.cpp:196]   --->   Operation 590 'add' 'add_ln196_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 591 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_18 = add i64 %add_ln196_15, i64 %add_ln196_12" [d5.cpp:196]   --->   Operation 591 'add' 'add_ln196_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 592 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_19 = add i28 %add_ln196_8, i28 %add_ln196_7" [d5.cpp:196]   --->   Operation 592 'add' 'add_ln196_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 593 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_20 = add i28 %add_ln196_17, i28 %add_ln196_16" [d5.cpp:196]   --->   Operation 593 'add' 'add_ln196_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_21 = add i28 %trunc_ln50_3, i28 %trunc_ln50_2" [d5.cpp:196]   --->   Operation 594 'add' 'add_ln196_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_22 = add i28 %add_ln196_20, i28 %add_ln196_19" [d5.cpp:196]   --->   Operation 595 'add' 'add_ln196_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 596 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 597 [1/1] (1.08ns)   --->   "%add_ln202_1 = add i64 %add_ln50_9, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 597 'add' 'add_ln202_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 598 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln202_2 = add i28 %add_ln196_21, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 598 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 599 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %add_ln196_22" [d5.cpp:202]   --->   Operation 599 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 600 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln90_12, i64 %mul_ln90_34" [d5.cpp:195]   --->   Operation 600 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 601 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln90_33, i64 %mul_ln90_11" [d5.cpp:195]   --->   Operation 601 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 602 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 603 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 604 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_7 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 605 'add' 'add_ln195_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 606 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_9 = add i64 %add_ln195_6, i64 %add_ln195_3" [d5.cpp:195]   --->   Operation 606 'add' 'add_ln195_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 607 [1/1] (1.08ns)   --->   "%add_ln195_10 = add i64 %mul_ln195_3, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 607 'add' 'add_ln195_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 608 [1/1] (1.08ns)   --->   "%add_ln195_11 = add i64 %mul_ln195_2, i64 %mul_ln90_80" [d5.cpp:195]   --->   Operation 608 'add' 'add_ln195_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln195_4 = trunc i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 609 'trunc' 'trunc_ln195_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln195_5 = trunc i64 %add_ln195_11" [d5.cpp:195]   --->   Operation 610 'trunc' 'trunc_ln195_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_12 = add i64 %add_ln195_11, i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 611 'add' 'add_ln195_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_16 = add i28 %trunc_ln195_5, i28 %trunc_ln195_4" [d5.cpp:195]   --->   Operation 612 'add' 'add_ln195_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 613 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_18 = add i64 %add_ln195_15, i64 %add_ln195_12" [d5.cpp:195]   --->   Operation 613 'add' 'add_ln195_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 614 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_19 = add i28 %add_ln195_8, i28 %add_ln195_7" [d5.cpp:195]   --->   Operation 614 'add' 'add_ln195_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 615 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_20 = add i28 %add_ln195_17, i28 %add_ln195_16" [d5.cpp:195]   --->   Operation 615 'add' 'add_ln195_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 616 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln90_57, i64 %mul_ln90_58" [d5.cpp:194]   --->   Operation 616 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 617 [1/1] (1.08ns)   --->   "%add_ln194_1 = add i64 %mul_ln90_56, i64 %mul_ln90_55" [d5.cpp:194]   --->   Operation 617 'add' 'add_ln194_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 618 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_1" [d5.cpp:194]   --->   Operation 619 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %add_ln194" [d5.cpp:194]   --->   Operation 620 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_7 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 621 'add' 'add_ln194_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 622 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_9 = add i64 %add_ln194_6, i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 622 'add' 'add_ln194_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 623 [1/1] (1.08ns)   --->   "%add_ln194_10 = add i64 %mul_ln194_3, i64 %mul_ln194_2" [d5.cpp:194]   --->   Operation 623 'add' 'add_ln194_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 624 [1/1] (1.08ns)   --->   "%add_ln194_11 = add i64 %mul_ln194_4, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 624 'add' 'add_ln194_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln194_4 = trunc i64 %add_ln194_10" [d5.cpp:194]   --->   Operation 625 'trunc' 'trunc_ln194_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln194_5 = trunc i64 %add_ln194_11" [d5.cpp:194]   --->   Operation 626 'trunc' 'trunc_ln194_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_12 = add i64 %add_ln194_11, i64 %add_ln194_10" [d5.cpp:194]   --->   Operation 627 'add' 'add_ln194_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_16 = add i28 %trunc_ln194_5, i28 %trunc_ln194_4" [d5.cpp:194]   --->   Operation 628 'add' 'add_ln194_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 629 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_18 = add i64 %add_ln194_15, i64 %add_ln194_12" [d5.cpp:194]   --->   Operation 629 'add' 'add_ln194_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 630 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_19 = add i28 %add_ln194_8, i28 %add_ln194_7" [d5.cpp:194]   --->   Operation 630 'add' 'add_ln194_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 631 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_20 = add i28 %add_ln194_17, i28 %add_ln194_16" [d5.cpp:194]   --->   Operation 631 'add' 'add_ln194_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 632 [1/1] (1.08ns)   --->   "%add_ln193 = add i64 %mul_ln90_75, i64 %mul_ln90_46" [d5.cpp:193]   --->   Operation 632 'add' 'add_ln193' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 633 [1/1] (1.08ns)   --->   "%add_ln193_1 = add i64 %mul_ln90_45, i64 %mul_ln90_74" [d5.cpp:193]   --->   Operation 633 'add' 'add_ln193_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193" [d5.cpp:193]   --->   Operation 634 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 635 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %add_ln193_1, i64 %add_ln193" [d5.cpp:193]   --->   Operation 636 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_7 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 637 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 638 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_9 = add i64 %add_ln193_6, i64 %add_ln193_2" [d5.cpp:193]   --->   Operation 638 'add' 'add_ln193_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 639 [1/1] (1.08ns)   --->   "%add_ln193_10 = add i64 %mul_ln193_4, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 639 'add' 'add_ln193_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 640 [1/1] (1.08ns)   --->   "%add_ln193_11 = add i64 %mul_ln193_5, i64 %mul_ln193_1" [d5.cpp:193]   --->   Operation 640 'add' 'add_ln193_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 641 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i64 %add_ln193_11" [d5.cpp:193]   --->   Operation 642 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_12 = add i64 %add_ln193_11, i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 643 'add' 'add_ln193_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_16 = add i28 %trunc_ln193_5, i28 %trunc_ln193_4" [d5.cpp:193]   --->   Operation 644 'add' 'add_ln193_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 645 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_18 = add i64 %add_ln193_15, i64 %add_ln193_12" [d5.cpp:193]   --->   Operation 645 'add' 'add_ln193_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 646 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_19 = add i28 %add_ln193_8, i28 %add_ln193_7" [d5.cpp:193]   --->   Operation 646 'add' 'add_ln193_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 647 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_20 = add i28 %add_ln193_17, i28 %add_ln193_16" [d5.cpp:193]   --->   Operation 647 'add' 'add_ln193_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 648 [1/1] (1.08ns)   --->   "%add_ln192 = add i64 %mul_ln90_87, i64 %mul_ln90_88" [d5.cpp:192]   --->   Operation 648 'add' 'add_ln192' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 649 [1/1] (1.08ns)   --->   "%add_ln192_1 = add i64 %mul_ln90_86, i64 %mul_ln90_85" [d5.cpp:192]   --->   Operation 649 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192" [d5.cpp:192]   --->   Operation 650 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 651 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_2 = add i64 %add_ln192_1, i64 %add_ln192" [d5.cpp:192]   --->   Operation 652 'add' 'add_ln192_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 653 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 654 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_8 = add i64 %add_ln192_5, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 654 'add' 'add_ln192_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 655 [1/1] (1.08ns)   --->   "%add_ln192_12 = add i64 %mul_ln192_3, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 655 'add' 'add_ln192_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 656 [1/1] (1.08ns)   --->   "%add_ln192_13 = add i64 %mul_ln192_1, i64 %mul_ln90_89" [d5.cpp:192]   --->   Operation 656 'add' 'add_ln192_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln192_6 = trunc i64 %add_ln192_12" [d5.cpp:192]   --->   Operation 657 'trunc' 'trunc_ln192_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln192_7 = trunc i64 %add_ln192_13" [d5.cpp:192]   --->   Operation 658 'trunc' 'trunc_ln192_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 659 [1/1] (1.08ns)   --->   "%add_ln192_14 = add i64 %add_ln192_13, i64 %add_ln192_12" [d5.cpp:192]   --->   Operation 659 'add' 'add_ln192_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 660 [1/1] (0.97ns)   --->   "%add_ln192_16 = add i28 %trunc_ln192_7, i28 %trunc_ln192_6" [d5.cpp:192]   --->   Operation 660 'add' 'add_ln192_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 661 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln192_18 = add i28 %add_ln192_7, i28 %add_ln192_6" [d5.cpp:192]   --->   Operation 661 'add' 'add_ln192_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 662 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_10, i28 %add_ln191_9" [d5.cpp:207]   --->   Operation 662 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 663 [1/1] (0.00ns)   --->   "%add212747_loc_load = load i64 %add212747_loc"   --->   Operation 663 'load' 'add212747_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 664 [1/1] (0.00ns)   --->   "%add289_5745_loc_load = load i64 %add289_5745_loc"   --->   Operation 664 'load' 'add289_5745_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 665 [1/1] (0.00ns)   --->   "%add289_4744_loc_load = load i64 %add289_4744_loc"   --->   Operation 665 'load' 'add289_4744_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 666 [1/1] (0.00ns)   --->   "%add289_3743_loc_load = load i64 %add289_3743_loc"   --->   Operation 666 'load' 'add289_3743_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 667 [1/1] (0.00ns)   --->   "%add289_2742_loc_load = load i64 %add289_2742_loc"   --->   Operation 667 'load' 'add289_2742_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 668 [1/1] (0.00ns)   --->   "%add289_160741_loc_load = load i64 %add289_160741_loc"   --->   Operation 668 'load' 'add289_160741_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 669 [1/1] (0.00ns)   --->   "%add289740_loc_load = load i64 %add289740_loc"   --->   Operation 669 'load' 'add289740_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 670 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_4744_loc_load, i64 %add289_3743_loc_load, i64 %add289_2742_loc_load, i64 %add289_160741_loc_load, i64 %add289740_loc_load, i64 %add212747_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i64 %add346_5739_loc, i64 %add346_4738_loc, i64 %add346_3737_loc, i64 %add346_2736_loc, i64 %add346_1735_loc, i64 %add346734_loc"   --->   Operation 670 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 671 '%mul_ln192_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_8'
ST_27 : Operation 671 [1/1] (2.08ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_8" [d5.cpp:192]   --->   Operation 671 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 672 '%mul_ln192_4 = mul i64 %zext_ln90_11, i64 %zext_ln90_3'
ST_27 : Operation 672 [1/1] (2.08ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln90_11, i64 %zext_ln90_3" [d5.cpp:192]   --->   Operation 672 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 673 '%mul_ln192_5 = mul i64 %zext_ln90_14, i64 %zext_ln90_7'
ST_27 : Operation 673 [1/1] (2.08ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln90_14, i64 %zext_ln90_7" [d5.cpp:192]   --->   Operation 673 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 674 '%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln90_2'
ST_27 : Operation 674 [1/1] (2.08ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln90_2" [d5.cpp:192]   --->   Operation 674 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 675 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 676 '%mul_ln200 = mul i64 %zext_ln90_4, i64 %zext_ln184'
ST_27 : Operation 676 [1/1] (2.08ns)   --->   "%mul_ln200 = mul i64 %zext_ln90_4, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 676 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 677 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 678 '%mul_ln200_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_15'
ST_27 : Operation 678 [1/1] (2.08ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_15" [d5.cpp:200]   --->   Operation 678 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 679 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 680 '%mul_ln200_2 = mul i64 %zext_ln90, i64 %zext_ln90_8'
ST_27 : Operation 680 [1/1] (2.08ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln90, i64 %zext_ln90_8" [d5.cpp:200]   --->   Operation 680 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 681 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 682 '%mul_ln200_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_12'
ST_27 : Operation 682 [1/1] (2.08ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_12" [d5.cpp:200]   --->   Operation 682 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 683 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 684 '%mul_ln200_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_3'
ST_27 : Operation 684 [1/1] (2.08ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_3" [d5.cpp:200]   --->   Operation 684 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 685 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 686 '%mul_ln200_5 = mul i64 %zext_ln90_13, i64 %zext_ln90_7'
ST_27 : Operation 686 [1/1] (2.08ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln90_13, i64 %zext_ln90_7" [d5.cpp:200]   --->   Operation 686 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 687 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 688 '%mul_ln200_6 = mul i64 %zext_ln90_11, i64 %zext_ln90_2'
ST_27 : Operation 688 [1/1] (2.08ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln90_11, i64 %zext_ln90_2" [d5.cpp:200]   --->   Operation 688 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 689 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 690 '%mul_ln200_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_6'
ST_27 : Operation 690 [1/1] (2.08ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_6" [d5.cpp:200]   --->   Operation 690 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 691 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.33ns)   --->   Input mux for Operation 692 '%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln90_1'
ST_27 : Operation 692 [1/1] (2.08ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln90_1" [d5.cpp:200]   --->   Operation 692 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 693 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_5745_loc_load" [d5.cpp:200]   --->   Operation 694 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 695 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 696 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 697 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 698 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 699 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 700 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 701 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 702 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 703 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 704 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = trunc i64 %add289_5745_loc_load" [d5.cpp:200]   --->   Operation 705 'trunc' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 706 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 707 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 708 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 708 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 709 [1/1] (1.08ns)   --->   "%add_ln200_6 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 709 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_6" [d5.cpp:200]   --->   Operation 710 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 711 [1/1] (1.09ns)   --->   "%add_ln200_7 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 711 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 712 [1/1] (1.08ns)   --->   "%add_ln200_9 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 712 'add' 'add_ln200_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_9" [d5.cpp:200]   --->   Operation 713 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 714 [1/1] (1.09ns)   --->   "%add_ln200_10 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 714 'add' 'add_ln200_10' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_12 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 715 'add' 'add_ln200_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 716 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_13 = add i65 %add_ln200_12, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 716 'add' 'add_ln200_13' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196_18, i64 %add_ln196_9" [d5.cpp:196]   --->   Operation 717 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 718 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 718 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 719 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 719 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln3" [d5.cpp:203]   --->   Operation 720 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_18, i64 %add_ln195_9" [d5.cpp:195]   --->   Operation 721 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_21 = add i28 %trunc_ln50_1, i28 %trunc_ln50" [d5.cpp:195]   --->   Operation 722 'add' 'add_ln195_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_22 = add i28 %add_ln195_20, i28 %add_ln195_19" [d5.cpp:195]   --->   Operation 723 'add' 'add_ln195_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 724 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 725 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add_ln50_5, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 725 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 726 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 726 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 727 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln203_2 = add i28 %add_ln195_21, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 727 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 728 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_22" [d5.cpp:203]   --->   Operation 728 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 729 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 729 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln4" [d5.cpp:204]   --->   Operation 730 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_18, i64 %add_ln194_9" [d5.cpp:194]   --->   Operation 731 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_21 = add i28 %add_ln194_20, i28 %add_ln194_19" [d5.cpp:194]   --->   Operation 732 'add' 'add_ln194_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 733 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 734 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add_ln50_2, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 734 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 735 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 735 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 736 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_8, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 736 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 737 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_21" [d5.cpp:204]   --->   Operation 737 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 738 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln5" [d5.cpp:205]   --->   Operation 739 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_18, i64 %add_ln193_9" [d5.cpp:193]   --->   Operation 740 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_21 = add i28 %add_ln193_20, i28 %add_ln193_19" [d5.cpp:193]   --->   Operation 741 'add' 'add_ln193_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 742 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 743 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add_ln50, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 743 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 744 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 744 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 745 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_8, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 745 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 746 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_21" [d5.cpp:205]   --->   Operation 746 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 747 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 748 [1/1] (1.08ns)   --->   "%add_ln192_9 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 748 'add' 'add_ln192_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 749 [1/1] (1.08ns)   --->   "%add_ln192_10 = add i64 %mul_ln192_6, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 749 'add' 'add_ln192_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln192_4 = trunc i64 %add_ln192_9" [d5.cpp:192]   --->   Operation 750 'trunc' 'trunc_ln192_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln192_5 = trunc i64 %add_ln192_10" [d5.cpp:192]   --->   Operation 751 'trunc' 'trunc_ln192_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_11 = add i64 %add_ln192_10, i64 %add_ln192_9" [d5.cpp:192]   --->   Operation 752 'add' 'add_ln192_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_15 = add i28 %trunc_ln192_5, i28 %trunc_ln192_4" [d5.cpp:192]   --->   Operation 753 'add' 'add_ln192_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 754 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_17 = add i64 %add_ln192_14, i64 %add_ln192_11" [d5.cpp:192]   --->   Operation 754 'add' 'add_ln192_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 755 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln192_19 = add i28 %add_ln192_16, i28 %add_ln192_15" [d5.cpp:192]   --->   Operation 755 'add' 'add_ln192_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 756 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln206_1 = add i28 %add_ln192_19, i28 %add_ln192_18" [d5.cpp:206]   --->   Operation 757 'add' 'add_ln206_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 758 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_1, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 758 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln200_10, i28 %trunc_ln200_9" [d5.cpp:208]   --->   Operation 759 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 760 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 760 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_8, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 761 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 762 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 762 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 763 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 764 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_2, i28 %trunc_ln200_3" [d5.cpp:208]   --->   Operation 764 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200" [d5.cpp:208]   --->   Operation 765 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_4, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 766 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 767 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_5" [d5.cpp:208]   --->   Operation 767 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 768 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 768 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 769 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 769 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 5.59>
ST_28 : Operation 770 [1/2] (0.67ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_4744_loc_load, i64 %add289_3743_loc_load, i64 %add289_2742_loc_load, i64 %add289_160741_loc_load, i64 %add289740_loc_load, i64 %add212747_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i64 %add346_5739_loc, i64 %add346_4738_loc, i64 %add346_3737_loc, i64 %add346_2736_loc, i64 %add346_1735_loc, i64 %add346734_loc"   --->   Operation 770 'call' 'call_ln0' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 771 '%mul_ln184 = mul i64 %zext_ln90, i64 %zext_ln90_1'
ST_28 : Operation 771 [1/1] (2.08ns)   --->   "%mul_ln184 = mul i64 %zext_ln90, i64 %zext_ln90_1" [d5.cpp:184]   --->   Operation 771 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 772 '%mul_ln184_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_6'
ST_28 : Operation 772 [1/1] (2.08ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_6" [d5.cpp:184]   --->   Operation 772 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 773 '%mul_ln184_2 = mul i64 %zext_ln90_4, i64 %zext_ln90_2'
ST_28 : Operation 773 [1/1] (2.08ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln90_4, i64 %zext_ln90_2" [d5.cpp:184]   --->   Operation 773 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 774 '%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_7'
ST_28 : Operation 774 [1/1] (2.08ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_7" [d5.cpp:184]   --->   Operation 774 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 775 '%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln90_3'
ST_28 : Operation 775 [1/1] (2.08ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln90_3" [d5.cpp:184]   --->   Operation 775 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 776 '%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln90_12'
ST_28 : Operation 776 [1/1] (2.08ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln90_12" [d5.cpp:184]   --->   Operation 776 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 777 '%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln90_8'
ST_28 : Operation 777 [1/1] (2.08ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln90_8" [d5.cpp:184]   --->   Operation 777 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 778 '%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln90_15'
ST_28 : Operation 778 [1/1] (2.08ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln90_15" [d5.cpp:184]   --->   Operation 778 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 779 '%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184'
ST_28 : Operation 779 [1/1] (2.08ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 779 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 780 '%mul_ln185 = mul i64 %zext_ln90_10, i64 %zext_ln90_1'
ST_28 : Operation 780 [1/1] (2.08ns)   --->   "%mul_ln185 = mul i64 %zext_ln90_10, i64 %zext_ln90_1" [d5.cpp:185]   --->   Operation 780 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 781 '%mul_ln185_1 = mul i64 %zext_ln90, i64 %zext_ln90_6'
ST_28 : Operation 781 [1/1] (2.08ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln90, i64 %zext_ln90_6" [d5.cpp:185]   --->   Operation 781 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 782 '%mul_ln185_2 = mul i64 %zext_ln90_4, i64 %zext_ln90_7'
ST_28 : Operation 782 [1/1] (2.08ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln90_4, i64 %zext_ln90_7" [d5.cpp:185]   --->   Operation 782 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 783 '%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_3'
ST_28 : Operation 783 [1/1] (2.08ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_3" [d5.cpp:185]   --->   Operation 783 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 784 '%mul_ln185_4 = mul i64 %zext_ln90_9, i64 %zext_ln90_2'
ST_28 : Operation 784 [1/1] (2.08ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln90_9, i64 %zext_ln90_2" [d5.cpp:185]   --->   Operation 784 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 785 '%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln90_12'
ST_28 : Operation 785 [1/1] (2.08ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln90_12" [d5.cpp:185]   --->   Operation 785 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 786 '%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln90_8'
ST_28 : Operation 786 [1/1] (2.08ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln90_8" [d5.cpp:185]   --->   Operation 786 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 787 '%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln90_15'
ST_28 : Operation 787 [1/1] (2.08ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln90_15" [d5.cpp:185]   --->   Operation 787 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 788 '%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184'
ST_28 : Operation 788 [1/1] (2.08ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 788 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 789 '%mul_ln186 = mul i64 %zext_ln90_5, i64 %zext_ln90_1'
ST_28 : Operation 789 [1/1] (2.08ns)   --->   "%mul_ln186 = mul i64 %zext_ln90_5, i64 %zext_ln90_1" [d5.cpp:186]   --->   Operation 789 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 790 '%mul_ln186_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_6'
ST_28 : Operation 790 [1/1] (2.08ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_6" [d5.cpp:186]   --->   Operation 790 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 791 '%mul_ln186_2 = mul i64 %zext_ln90, i64 %zext_ln90_2'
ST_28 : Operation 791 [1/1] (2.08ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln90, i64 %zext_ln90_2" [d5.cpp:186]   --->   Operation 791 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 792 '%mul_ln186_3 = mul i64 %zext_ln90_9, i64 %zext_ln90_7'
ST_28 : Operation 792 [1/1] (2.08ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln90_9, i64 %zext_ln90_7" [d5.cpp:186]   --->   Operation 792 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 793 '%mul_ln186_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_3'
ST_28 : Operation 793 [1/1] (2.08ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_3" [d5.cpp:186]   --->   Operation 793 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 794 '%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln90_12'
ST_28 : Operation 794 [1/1] (2.08ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln90_12" [d5.cpp:186]   --->   Operation 794 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 795 '%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln90_8'
ST_28 : Operation 795 [1/1] (2.08ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln90_8" [d5.cpp:186]   --->   Operation 795 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 796 '%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln90_15'
ST_28 : Operation 796 [1/1] (2.08ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln90_15" [d5.cpp:186]   --->   Operation 796 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 797 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_5, i64 %mul_ln186_6" [d5.cpp:186]   --->   Operation 797 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 798 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_4, i64 %mul_ln186_3" [d5.cpp:186]   --->   Operation 798 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 799 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 800 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 801 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 801 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 802 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_1, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 802 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 803 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 803 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 804 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 805 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 806 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 806 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 807 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 807 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 808 '%mul_ln187 = mul i64 %zext_ln90_4, i64 %zext_ln90_12'
ST_28 : Operation 808 [1/1] (2.08ns)   --->   "%mul_ln187 = mul i64 %zext_ln90_4, i64 %zext_ln90_12" [d5.cpp:187]   --->   Operation 808 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 809 '%mul_ln187_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_1'
ST_28 : Operation 809 [1/1] (2.08ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_1" [d5.cpp:187]   --->   Operation 809 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 810 '%mul_ln187_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_6'
ST_28 : Operation 810 [1/1] (2.08ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_6" [d5.cpp:187]   --->   Operation 810 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 811 '%mul_ln187_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_2'
ST_28 : Operation 811 [1/1] (2.08ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_2" [d5.cpp:187]   --->   Operation 811 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 812 '%mul_ln187_4 = mul i64 %zext_ln90, i64 %zext_ln90_7'
ST_28 : Operation 812 [1/1] (2.08ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln90, i64 %zext_ln90_7" [d5.cpp:187]   --->   Operation 812 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 813 '%mul_ln187_5 = mul i64 %zext_ln90_9, i64 %zext_ln90_3'
ST_28 : Operation 813 [1/1] (2.08ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln90_9, i64 %zext_ln90_3" [d5.cpp:187]   --->   Operation 813 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_5, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 814 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 815 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_4" [d5.cpp:187]   --->   Operation 815 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_2, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 816 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 817 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 817 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 818 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 819 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 820 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 820 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 821 '%mul_ln188 = mul i64 %zext_ln90_11, i64 %zext_ln90_1'
ST_28 : Operation 821 [1/1] (2.08ns)   --->   "%mul_ln188 = mul i64 %zext_ln90_11, i64 %zext_ln90_1" [d5.cpp:188]   --->   Operation 821 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 822 '%mul_ln188_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_6'
ST_28 : Operation 822 [1/1] (2.08ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_6" [d5.cpp:188]   --->   Operation 822 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 823 '%mul_ln188_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_2'
ST_28 : Operation 823 [1/1] (2.08ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_2" [d5.cpp:188]   --->   Operation 823 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 824 '%mul_ln188_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_7'
ST_28 : Operation 824 [1/1] (2.08ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_7" [d5.cpp:188]   --->   Operation 824 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 825 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188, i64 %mul_ln188_2" [d5.cpp:188]   --->   Operation 825 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 826 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_1, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 826 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 827 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 828 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 829 '%mul_ln189 = mul i64 %zext_ln90_14, i64 %zext_ln90_1'
ST_28 : Operation 829 [1/1] (2.08ns)   --->   "%mul_ln189 = mul i64 %zext_ln90_14, i64 %zext_ln90_1" [d5.cpp:189]   --->   Operation 829 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 830 '%mul_ln189_1 = mul i64 %zext_ln90_11, i64 %zext_ln90_6'
ST_28 : Operation 830 [1/1] (2.08ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln90_11, i64 %zext_ln90_6" [d5.cpp:189]   --->   Operation 830 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 831 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 831 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 832 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 833 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_7" [d5.cpp:200]   --->   Operation 834 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 835 [1/1] (1.10ns)   --->   "%add_ln200_43 = add i66 %add_ln200_7, i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 835 'add' 'add_ln200_43' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 836 [1/1] (1.10ns)   --->   "%add_ln200_8 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 836 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = trunc i66 %add_ln200_43" [d5.cpp:200]   --->   Operation 837 'trunc' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_8" [d5.cpp:200]   --->   Operation 838 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_10" [d5.cpp:200]   --->   Operation 839 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 840 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 841 [1/1] (1.10ns)   --->   "%add_ln200_14 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 841 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 842 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 843 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 844 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_13, i56 %trunc_ln200_12" [d5.cpp:200]   --->   Operation 844 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 845 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 845 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 846 'partselect' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 847 '%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184'
ST_28 : Operation 847 [1/1] (2.08ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 847 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 848 '%mul_ln200_10 = mul i64 %zext_ln90_4, i64 %zext_ln90_15'
ST_28 : Operation 848 [1/1] (2.08ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln90_4, i64 %zext_ln90_15" [d5.cpp:200]   --->   Operation 848 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 849 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 850 '%mul_ln200_11 = mul i64 %zext_ln90_9, i64 %zext_ln90_8'
ST_28 : Operation 850 [1/1] (2.08ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln90_9, i64 %zext_ln90_8" [d5.cpp:200]   --->   Operation 850 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 851 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 852 '%mul_ln200_12 = mul i64 %zext_ln90, i64 %zext_ln90_12'
ST_28 : Operation 852 [1/1] (2.08ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln90, i64 %zext_ln90_12" [d5.cpp:200]   --->   Operation 852 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 853 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 854 '%mul_ln200_13 = mul i64 %zext_ln90_10, i64 %zext_ln90_3'
ST_28 : Operation 854 [1/1] (2.08ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln90_10, i64 %zext_ln90_3" [d5.cpp:200]   --->   Operation 854 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 855 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 856 '%mul_ln200_14 = mul i64 %zext_ln90_5, i64 %zext_ln90_7'
ST_28 : Operation 856 [1/1] (2.08ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln90_5, i64 %zext_ln90_7" [d5.cpp:200]   --->   Operation 856 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 857 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 858 '%mul_ln200_15 = mul i64 %zext_ln90_13, i64 %zext_ln90_2'
ST_28 : Operation 858 [1/1] (2.08ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln90_13, i64 %zext_ln90_2" [d5.cpp:200]   --->   Operation 858 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 859 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 860 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 861 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 862 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 863 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 864 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 865 'trunc' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 866 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 867 'partselect' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 868 [1/1] (1.08ns)   --->   "%add_ln200_15 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 868 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_15" [d5.cpp:200]   --->   Operation 869 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 870 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 871 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 872 [1/1] (1.09ns)   --->   "%add_ln200_17 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 872 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [1/1] (1.08ns)   --->   "%add_ln200_18 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 873 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 874 '%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184'
ST_28 : Operation 874 [1/1] (2.08ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 874 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 875 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 876 '%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln90_15'
ST_28 : Operation 876 [1/1] (2.08ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln90_15" [d5.cpp:200]   --->   Operation 876 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 877 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 878 '%mul_ln200_18 = mul i64 %zext_ln90_4, i64 %zext_ln90_8'
ST_28 : Operation 878 [1/1] (2.08ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln90_4, i64 %zext_ln90_8" [d5.cpp:200]   --->   Operation 878 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 879 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 880 '%mul_ln200_19 = mul i64 %zext_ln90_9, i64 %zext_ln90_12'
ST_28 : Operation 880 [1/1] (2.08ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln90_9, i64 %zext_ln90_12" [d5.cpp:200]   --->   Operation 880 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 881 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 882 '%mul_ln200_20 = mul i64 %zext_ln90, i64 %zext_ln90_3'
ST_28 : Operation 882 [1/1] (2.08ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln90, i64 %zext_ln90_3" [d5.cpp:200]   --->   Operation 882 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 883 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 884 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 885 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 886 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 887 'trunc' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 888 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 889 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 889 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 890 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (1.09ns)   --->   "%add_ln200_24 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 891 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 892 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 893 [1/1] (1.08ns)   --->   "%add_ln200_26 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 893 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 894 '%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184'
ST_28 : Operation 894 [1/1] (2.08ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 894 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 895 '%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln90_15'
ST_28 : Operation 895 [1/1] (2.08ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln90_15" [d5.cpp:200]   --->   Operation 895 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 896 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 897 '%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln90_8'
ST_28 : Operation 897 [1/1] (2.08ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln90_8" [d5.cpp:200]   --->   Operation 897 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 898 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln200_38 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 899 'trunc' 'trunc_ln200_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 900 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 901 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 902 [1/1] (1.08ns)   --->   "%add_ln200_30 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 902 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.33ns)   --->   Input mux for Operation 903 '%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184'
ST_28 : Operation 903 [1/1] (2.08ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 903 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 904 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 905 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_6, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 905 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 906 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_5, i64 %mul_ln185_3" [d5.cpp:185]   --->   Operation 906 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 907 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 908 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 909 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 909 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 910 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 910 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_4, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 911 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 912 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 912 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 913 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 914 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 915 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 915 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 916 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 916 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 917 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 917 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 918 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 918 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 919 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 919 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 920 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 921 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 922 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 922 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 923 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 923 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 924 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 925 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 925 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 926 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 927 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 928 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 928 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 929 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 929 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 930 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 930 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln6" [d5.cpp:206]   --->   Operation 931 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_18 = add i64 %add_ln192_17, i64 %add_ln192_8" [d5.cpp:192]   --->   Operation 932 'add' 'arr_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 933 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %arr_18, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 933 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 934 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 935 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 936 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 937 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 937 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 938 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 939 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 939 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 940 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 941 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_15, i28 %trunc_ln200_14" [d5.cpp:209]   --->   Operation 941 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_17, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 942 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 943 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_16" [d5.cpp:209]   --->   Operation 943 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 944 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_24, i28 %trunc_ln200_23" [d5.cpp:210]   --->   Operation 944 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 945 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_25, i28 %trunc_ln200_28" [d5.cpp:210]   --->   Operation 945 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 946 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_38, i28 %trunc_ln200_40" [d5.cpp:211]   --->   Operation 946 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 947 [1/1] (0.00ns)   --->   "%add346_5739_loc_load = load i64 %add346_5739_loc"   --->   Operation 947 'load' 'add346_5739_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 948 [1/1] (0.00ns)   --->   "%add346_4738_loc_load = load i64 %add346_4738_loc"   --->   Operation 948 'load' 'add346_4738_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 949 [1/1] (0.00ns)   --->   "%add346_3737_loc_load = load i64 %add346_3737_loc"   --->   Operation 949 'load' 'add346_3737_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 950 [1/1] (0.00ns)   --->   "%add346_2736_loc_load = load i64 %add346_2736_loc"   --->   Operation 950 'load' 'add346_2736_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 951 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 952 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_2736_loc_load" [d5.cpp:186]   --->   Operation 953 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 954 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 954 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 955 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_9 = add i64 %add_ln186_6, i64 %add346_2736_loc_load" [d5.cpp:186]   --->   Operation 955 'add' 'arr_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 956 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_3737_loc_load" [d5.cpp:187]   --->   Operation 957 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 958 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_10 = add i64 %add_ln187_4, i64 %add346_3737_loc_load" [d5.cpp:187]   --->   Operation 958 'add' 'arr_10' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 959 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_4738_loc_load" [d5.cpp:188]   --->   Operation 960 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 961 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 962 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_11 = add i64 %add_ln188_2, i64 %add346_4738_loc_load" [d5.cpp:188]   --->   Operation 962 'add' 'arr_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_5739_loc_load" [d5.cpp:189]   --->   Operation 963 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 964 [1/1] (1.08ns)   --->   "%arr_12 = add i64 %add_ln189, i64 %add346_5739_loc_load" [d5.cpp:189]   --->   Operation 964 'add' 'arr_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_11" [d5.cpp:200]   --->   Operation 965 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 966 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_12" [d5.cpp:200]   --->   Operation 967 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_17" [d5.cpp:200]   --->   Operation 968 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_18" [d5.cpp:200]   --->   Operation 969 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 970 [1/1] (1.08ns)   --->   "%add_ln200_20 = add i65 %zext_ln200_29, i65 %zext_ln200_21" [d5.cpp:200]   --->   Operation 970 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_20" [d5.cpp:200]   --->   Operation 971 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 972 [1/1] (1.09ns)   --->   "%add_ln200_21 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 972 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_21" [d5.cpp:200]   --->   Operation 973 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 974 [1/1] (1.10ns)   --->   "%add_ln200_22 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 974 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_22" [d5.cpp:200]   --->   Operation 975 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 976 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 976 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 977 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_20" [d5.cpp:200]   --->   Operation 978 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_11" [d5.cpp:200]   --->   Operation 979 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 980 'partselect' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 981 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 981 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 982 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_21, i28 %trunc_ln200_22" [d5.cpp:209]   --->   Operation 983 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189_1, i28 %trunc_ln200_19" [d5.cpp:209]   --->   Operation 984 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 985 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln189" [d5.cpp:209]   --->   Operation 985 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 986 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 986 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 987 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 987 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_29, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 988 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 989 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_26" [d5.cpp:210]   --->   Operation 989 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 990 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 990 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.16>
ST_30 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 991 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 992 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 993 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 994 [1/1] (1.09ns)   --->   "%add_ln200_44 = add i65 %add_ln200_27, i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 994 'add' 'add_ln200_44' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 995 [1/1] (1.09ns)   --->   "%add_ln200_28 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 995 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = trunc i65 %add_ln200_44" [d5.cpp:200]   --->   Operation 996 'trunc' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_28" [d5.cpp:200]   --->   Operation 997 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 998 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i56 %trunc_ln200_33, i56 %trunc_ln200_30" [d5.cpp:200]   --->   Operation 998 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 999 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 999 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1000 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_27" [d5.cpp:200]   --->   Operation 1001 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 1002 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_10" [d5.cpp:200]   --->   Operation 1003 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_42, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1004 'partselect' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_30" [d5.cpp:200]   --->   Operation 1005 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1006 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 1006 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 1007 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1008 [1/1] (1.09ns)   --->   "%add_ln200_37 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 1008 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_37" [d5.cpp:200]   --->   Operation 1009 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1010 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 1010 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1011 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_32" [d5.cpp:200]   --->   Operation 1012 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 1013 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1014 'partselect' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1015 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 1015 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 1016 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1017 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 1017 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_39" [d5.cpp:211]   --->   Operation 1018 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_31" [d5.cpp:211]   --->   Operation 1019 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1020 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 1020 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1021 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 1021 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 1022 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1023 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_41, i28 %trunc_ln200_34" [d5.cpp:212]   --->   Operation 1023 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1024 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 1024 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1025 [1/1] (0.00ns)   --->   "%add346_1735_loc_load = load i64 %add346_1735_loc"   --->   Operation 1025 'load' 'add346_1735_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1026 [1/1] (0.00ns)   --->   "%add346734_loc_load = load i64 %add346734_loc"   --->   Operation 1026 'load' 'add346734_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_9" [d5.cpp:200]   --->   Operation 1027 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_38" [d5.cpp:200]   --->   Operation 1028 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1029 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 1029 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 1030 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 1031 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 1032 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_1735_loc_load" [d5.cpp:185]   --->   Operation 1033 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 1034 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1035 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1036 [1/1] (1.08ns)   --->   "%add_ln200_39 = add i64 %add346_1735_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 1036 'add' 'add_ln200_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1037 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_39, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 1037 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1038 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1038 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 1039 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 1040 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346734_loc_load" [d5.cpp:184]   --->   Operation 1041 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 1042 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1043 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1044 [1/1] (1.08ns)   --->   "%add_ln200_40 = add i64 %add346734_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 1044 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1045 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_40, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 1045 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1046 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_37" [d5.cpp:200]   --->   Operation 1047 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_41" [d5.cpp:200]   --->   Operation 1048 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1049 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 1049 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 1050 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_21" [d5.cpp:200]   --->   Operation 1051 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_21" [d5.cpp:200]   --->   Operation 1052 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1053 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_3" [d5.cpp:200]   --->   Operation 1053 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_3" [d5.cpp:201]   --->   Operation 1054 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1055 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 1055 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 1056 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_22" [d5.cpp:208]   --->   Operation 1057 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_22" [d5.cpp:208]   --->   Operation 1058 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 1059 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1060 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_12, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 1060 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 1061 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 1062 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1063 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 1063 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 1064 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1065 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_35" [d5.cpp:213]   --->   Operation 1065 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1066 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 1066 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1067 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_36" [d5.cpp:214]   --->   Operation 1067 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1068 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 1068 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 1069 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1070 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_41" [d5.cpp:215]   --->   Operation 1070 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 1071 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1072 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 1072 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1073 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 1073 'writereq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 1.46>
ST_32 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 1074 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 1075 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1076 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 1076 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_1" [d5.cpp:209]   --->   Operation 1077 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 1078 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1079 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 1079 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1080 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1080 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 1081 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1081 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1082 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1082 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1083 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1083 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1084 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1084 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1085 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1085 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 1086 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [d5.cpp:3]   --->   Operation 1086 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1087 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 16, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 1087 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1088 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1088 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1089 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1089 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1090 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1090 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1091 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1091 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1092 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1092 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1093 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1093 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1094 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1094 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1095 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 1095 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1096 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1096 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1097 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 1097 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [72]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [73]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [74]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [93]  (0.000 ns)
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [94]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [95]  (1.216 ns)

 <State 22>: 5.590ns
The critical path consists of the following:
	'load' operation ('arg1_r_15_loc_load') on local variable 'arg1_r_15_loc' [75]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.332 ns)
'mul' operation ('mul_ln50_2', d5.cpp:50) [120]  (2.088 ns)
	'add' operation ('add_ln50_3', d5.cpp:50) [145]  (1.085 ns)
	'add' operation ('add_ln50_5', d5.cpp:50) [149]  (1.085 ns)

 <State 23>: 5.751ns
The critical path consists of the following:
	'load' operation ('arg1_r_10_loc_load') on local variable 'arg1_r_10_loc' [80]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.332 ns)
'mul' operation ('mul_ln50_25', d5.cpp:50) [172]  (2.088 ns)
	'add' operation ('add_ln50_15', d5.cpp:50) [175]  (0.000 ns)
	'add' operation ('add_ln50_16', d5.cpp:50) [176]  (0.819 ns)
	'add' operation ('add_ln50_20', d5.cpp:50) [182]  (1.085 ns)
	'shl' operation ('arr', d5.cpp:90) [193]  (0.000 ns)
	'call' operation ('call_ln90', d5.cpp:90) to 'test_Pipeline_VITIS_LOOP_99_13' [199]  (0.427 ns)

 <State 24>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln90', d5.cpp:90) to 'test_Pipeline_VITIS_LOOP_99_13' [199]  (0.797 ns)

 <State 25>: 5.590ns
The critical path consists of the following:
	'load' operation ('arg1_r_4_loc_load') on local variable 'arg1_r_4_loc' [86]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.332 ns)
'mul' operation ('mul_ln190_4', d5.cpp:190) [418]  (2.088 ns)
	'add' operation ('add_ln190_1', d5.cpp:190) [423]  (1.085 ns)
	'add' operation ('add_ln190_2', d5.cpp:190) [426]  (1.085 ns)

 <State 26>: 6.601ns
The critical path consists of the following:
	'add' operation ('add_ln90', d5.cpp:90) [321]  (1.016 ns)
	'mul' operation ('mul_ln90_89', d5.cpp:90) [323]  (3.415 ns)
	'add' operation ('add_ln192_13', d5.cpp:192) [958]  (1.085 ns)
	'add' operation ('add_ln192_14', d5.cpp:192) [961]  (1.085 ns)

 <State 27>: 7.251ns
The critical path consists of the following:
	'add' operation ('add_ln196_1', d5.cpp:196) [815]  (0.000 ns)
	'add' operation ('add_ln202', d5.cpp:202) [820]  (0.819 ns)
	'add' operation ('add_ln203_1', d5.cpp:203) [857]  (1.085 ns)
	'add' operation ('add_ln203', d5.cpp:203) [858]  (0.819 ns)
	'add' operation ('add_ln204_1', d5.cpp:204) [895]  (1.085 ns)
	'add' operation ('add_ln204', d5.cpp:204) [896]  (0.819 ns)
	'add' operation ('add_ln205_1', d5.cpp:205) [933]  (1.085 ns)
	'add' operation ('add_ln205', d5.cpp:205) [934]  (0.819 ns)
	'add' operation ('out1_w', d5.cpp:206) [971]  (0.720 ns)

 <State 28>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.332 ns)
'mul' operation ('mul_ln200_12', d5.cpp:200) [594]  (2.088 ns)
	'add' operation ('add_ln200_16', d5.cpp:200) [613]  (1.085 ns)
	'add' operation ('add_ln200_17', d5.cpp:200) [615]  (1.093 ns)

 <State 29>: 6.911ns
The critical path consists of the following:
	'load' operation ('add346_5739_loc_load') on local variable 'add346_5739_loc' [298]  (0.000 ns)
	'add' operation ('arr', d5.cpp:189) [413]  (1.085 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [619]  (1.085 ns)
	'add' operation ('add_ln200_21', d5.cpp:200) [621]  (1.093 ns)
	'add' operation ('add_ln200_22', d5.cpp:200) [623]  (1.100 ns)
	'add' operation ('add_ln200_19', d5.cpp:200) [625]  (1.108 ns)
	'add' operation ('add_ln210_4', d5.cpp:210) [1015]  (0.720 ns)
	'add' operation ('add_ln210_5', d5.cpp:210) [1016]  (0.720 ns)

 <State 30>: 7.166ns
The critical path consists of the following:
	'add' operation ('add_ln200_28', d5.cpp:200) [655]  (1.093 ns)
	'add' operation ('add_ln200_25', d5.cpp:200) [659]  (1.100 ns)
	'add' operation ('add_ln200_36', d5.cpp:200) [675]  (1.085 ns)
	'add' operation ('add_ln200_37', d5.cpp:200) [677]  (1.093 ns)
	'add' operation ('add_ln200_29', d5.cpp:200) [679]  (1.100 ns)
	'add' operation ('add_ln212_1', d5.cpp:212) [1024]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:212) [1025]  (0.720 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [1034]  (0.000 ns)
	bus request operation ('empty_34', d5.cpp:219) on port 'mem' (d5.cpp:219) [1035]  (7.300 ns)

 <State 32>: 1.464ns
The critical path consists of the following:
	'add' operation ('out1_w', d5.cpp:201) [784]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [1036]  (0.489 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1037]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1037]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1037]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1037]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1037]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
