set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_VERSION "22.3"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_VENDOR_NAME "Intel Corporation"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOP_LEVEL_COMPONENT_NAME "intel_rtile_cxl_top"
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name SOPCINFO_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_cxltyp3_ed.sopcinfo"]
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name SLD_INFO "QSYS_NAME intel_rtile_cxl_top_cxltyp3_ed HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_cxltyp3_ed.cmp"]
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_DEVICE_FAMILY "Agilex"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "DEVICE_SPEEDGRADE::2"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "part.DEVICE_IOBANK_REVISION::IO96A_REVB2"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "BASE_DEVICE::FM8REVA"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "DEVICE::AGIB027R29A1E2VR3"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_GENERATED_DEVICE_FAMILY "Agilex"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name MISC_FILE [file join $::quartus(qip_path) "../intel_rtile_cxl_top_cxltyp3_ed.ip"]

set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2ludGVsX3J0aWxlX2N4bF9hc3RfMTAwXzVpZWU1eXE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_DISPLAY_NAME "SW50ZWwgUi1UaWxlIGZvciBDb21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_VERSION "MS4wLjA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgUi1UaWxlIGZvciBDb21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9Db21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29t"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_NAME "cnRpbGVfY3hsX2lw"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_DISPLAY_NAME "cnRpbGVfY3hsX2lw"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_VERSION "MS41LjA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9pb3BsbF8xOTMxX2xzZXR3NGE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DISPLAY_NAME "SU9QTEwgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_VERSION "MTkuMy4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgRlBHQSBQaGFzZS1Mb2NrZWQgTG9vcCAoSU9QTEwgSW50ZWwgRlBHQSBJUCk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0Nsb2NrczsgUExMcyBhbmQgUmVzZXRzL1BMTA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvdWcvdWdfYWx0ZXJhX2lvcGxsLnBkZg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL21jbjE0MDM2NzgzODk4MzguaHRtbA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL21jbjE0MDM2NzgzODk4MzguaHRtbA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL21jbjE0NDA1Njk2Njg2MzAuaHRtbA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3hqazE1NDgzMTg5NzEyMDcuaHRtbA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuYWx0ZXJhLmNvbS9kb2N1bWVudGF0aW9uL2ducjE1MTcyODg4OTk3ODIuaHRtbA=="
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_NAME "cm5yX2lhbF9zaXBfY2xrZ2VuX3BsbA=="
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_DISPLAY_NAME "cm5yX2lhbF9zaXBfY2xrZ2VuX3BsbA=="
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_VERSION "MS41LjA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9hdmFsb25fbW1fYnJpZGdlXzIwMDFfazJiZzdkcQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1lbW9yeSBNYXBwZWQgUGlwZWxpbmUgQnJpZGdlIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_VERSION "MjAuMC4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_DESCRIPTION "SW5zZXJ0cyBhIHJlZ2lzdGVyIHN0YWdlIGluIHRoZSBBdmFsb24gTWVtb3J5IE1hcHBlZCBjb21tYW5kIGFuZCByZXNwb25zZSBwYXRocy4gQWNjZXB0cyBjb21tYW5kcyBvbiBpdHMgQXZhbG9uIE1lbW9yeSBNYXBwZWQgc2xhdmUgcG9ydCBhbmQgcHJvcGFnYXRlcyB0aGVtIHRvIGl0cyBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgcG9ydC4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL01lbW9yeSBNYXBwZWQ="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX3N0X2RjX2ZpZm9fMTk0MV90MnpsYWh5"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFN0cmVhbWluZyBEdWFsIENsb2NrIEZJRk8="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_VERSION "MTkuNC4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL09uIENoaXAgTWVtb3J5"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL3NmbzE0MDA3ODc5NTI5MzIvaWdhMTQwMTM5NTU2Mzc3OQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MjE2OTgwNDIwODcvaGNvMTQyMTY5NzY4OTMwMA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea" -library "mm_ccb_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX21tX2NjYl9zdF9kY19maWZvXzE5MjFfNGFzbmllYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea" -library "mm_ccb_1921" -name IP_COMPONENT_DISPLAY_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX21tX2NjYl9zdF9kY19maWZvXzE5MjFfNGFzbmllYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea" -library "mm_ccb_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea" -library "mm_ccb_1921" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea" -library "mm_ccb_1921" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea" -library "mm_ccb_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa" -library "mm_ccb_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX21tX2NjYl9zdF9kY19maWZvXzE5MjFfd2VuM2JzYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa" -library "mm_ccb_1921" -name IP_COMPONENT_DISPLAY_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX21tX2NjYl9zdF9kY19maWZvXzE5MjFfd2VuM2JzYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa" -library "mm_ccb_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa" -library "mm_ccb_1921" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa" -library "mm_ccb_1921" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa" -library "mm_ccb_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX21tX2NjYl8xOTIxX2xjc3E0bmk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1lbW9yeSBNYXBwZWQgQ2xvY2sgQ3Jvc3NpbmcgQnJpZGdlIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_DESCRIPTION "VHJhbnNmZXJzIEF2YWxvbiBNZW1vcnkgTWFwcGVkIGNvbW1hbmRzIGFuZCByZXNwb25zZXMgYmV0d2VlbiBhc3luY2hyb25vdXMgY2xvY2sgZG9tYWlucyB1c2luZyBhc3luY2hyb25vdXMgRklGT3MgdG8gaW1wbGVtZW50IHRoZSBjbG9jayBjcm9zc2luZyBsb2dpYy4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL01lbW9yeSBNYXBwZWQ="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbWFzdGVyX3RyYW5zbGF0b3JfMTkxX2c3aDQ3YnE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1lbW9yeSBNYXBwZWQgTWFzdGVyIFRyYW5zbGF0b3IgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgdGhlIEF2YWxvbiBNZW1vcnkgTWFwcGVkIG1hc3RlciBpbnRlcmZhY2UgdG8gYSBzaW1wbGVyIHJlcHJlc2VudGF0aW9uIHRoYXQgdGhlIFFzeXMgbmV0d29yayB1c2VzLiBSZWZlciB0byB0aGUgQXZhbG9uIEludGVyZmFjZSBTcGVjaWZpY2F0aW9ucyAoaHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvbWFudWFsL21ubF9hdmFsb25fc3BlYy5wZGYpIGZvciBkZWZpbml0aW9ucyBvZiB0aGUgQXZhbG9uIE1lbW9yeSBNYXBwZWQgc2lnbmFscyBhbmQgZXhwbGFuYXRpb25zIG9mIHRoZSBidXJzdGluZyBwcm9wZXJ0aWVzLg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvcXRzL3FzeXNfaW50ZXJjb25uZWN0LnBkZg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fc2xhdmVfdHJhbnNsYXRvcl8xOTFfeDU2ZmNraQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1lbW9yeSBNYXBwZWQgU2xhdmUgVHJhbnNsYXRvciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgdGhlIEF2YWxvbiBNZW1vcnkgTWFwcGVkIHNsYXZlIGludGVyZmFjZSB0byBhIHNpbXBsaWZpZWQgcmVwcmVzZW50YXRpb24gdGhhdCB0aGUgUXN5cyBuZXR3b3JrIHVzZXMuIFJlZmVyIHRvIHRoZSBBdmFsb24gSW50ZXJmYWNlIFNwZWNpZmljYXRpb25zIChodHRwOi8vd3d3LmFsdGVyYS5jb20vbGl0ZXJhdHVyZS9tYW51YWwvbW5sX2F2YWxvbl9zcGVjLnBkZikgZm9yIGRlZmluaXRpb25zIG9mIHRoZSBBdmFsb24gTWVtb3J5IE1hcHBlZCBzaWduYWxzIGFuZCBleHBsYW5hdGlvbnMgb2YgdGhlIGJ1cnN0aW5nIHByb3BlcnRpZXMgYW5kIGFkZHJlc3MgYWxpZ25tZW50Lg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvcXRzL3FzeXNfaW50ZXJjb25uZWN0LnBkZg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbWFzdGVyX2FnZW50XzE5MV9tcGJtNnRx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1lbW9yeSBNYXBwZWQgTWFzdGVyIEFnZW50IEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_DESCRIPTION "VHJhbnNsYXRlcyBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgdHJhbnNhY3Rpb25zIGludG8gUXN5cyBjb21tYW5kIHBhY2tldHMgYW5kIHRyYW5zbGF0ZXMgdGhlIFFzeXMgQXZhbG9uIE1lbW9yeSBNYXBwZWQgc2xhdmUgcmVzcG9uc2UgcGFja2V0cyBpbnRvIEF2YWxvbiBNZW1vcnkgTWFwcGVkIHJlc3BvbnNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgYW4gZXhwbGFuYXRpb24gb2YgYnVyc3RpbmcgYmVoYXZpb3Iu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvcXRzL3FzeXNfaW50ZXJjb25uZWN0LnBkZg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fc2xhdmVfYWdlbnRfMTkxX25jZmtmcmk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1lbW9yeSBNYXBwZWQgU2xhdmUgQWdlbnQgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjb21tYW5kIHBhY2tldHMgYW5kIGlzc3VlcyB0aGUgcmVzdWx0aW5nIHRyYW5zYWN0aW9ucyB0byB0aGUgQXZhbG9uIGludGVyZmFjZS4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZXhwbGFuYXRpb25zIG9mIHRoZSBidXJzdGluZyBwcm9wZXJ0aWVzLg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvcXRzL3FzeXNfaW50ZXJjb25uZWN0LnBkZg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9hdmFsb25fc2NfZmlmb18xOTMxX2Z6Z3N0d3k="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFN0cmVhbWluZyBTaW5nbGUgQ2xvY2sgRklGTyBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_VERSION "MTkuMy4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL09uIENoaXAgTWVtb3J5"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL3NmbzE0MDA3ODc5NTI5MzIvaWdhMTQwMTM5NTU2Mzc3OQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MjE2OTgwNDIwODcvaGNvMTQyMTY5NzY4OTMwMA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfZXYzZ3RmYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfaXo0a21xYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfaXV0ZXBwcQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfYWhkdzNzYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfZ2E0dWMyaQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfd2szZ2EzYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfdHl1c2E0YQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fcm91dGVyXzE5MjFfeWhveWVvcQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBSb3V0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DESCRIPTION "Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fdHJhZmZpY19saW1pdGVyX2FsdGVyYV9hdmFsb25fc2NfZmlmb18xOTFfcGhlejZxcQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_DISPLAY_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fdHJhZmZpY19saW1pdGVyX2FsdGVyYV9hdmFsb25fc2NfZmlmb18xOTFfcGhlejZxcQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fdHJhZmZpY19saW1pdGVyXzE5MV9rY2JhNDRx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBUcmFmZmljIExpbWl0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_DESCRIPTION "RW5zdXJlcyB0aGUgcmVzcG9uc2VzIGFycml2ZSBpbiBvcmRlciwgc2ltcGxpZnlpbmcgdGhlIFFzeXMgcmVzcG9uc2UgbmV0d29yay4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvcXRzL3FzeXNfaW50ZXJjb25uZWN0LnBkZg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9hdmFsb25fc3RfcGlwZWxpbmVfc3RhZ2VfMTkyMF96dGVyaXNx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFN0cmVhbWluZyBQaXBlbGluZSBTdGFnZSBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_DESCRIPTION "SW5zZXJ0cyBhIHNpbmdsZSBwaXBlbGluZSAocmVnaXN0ZXIpIHN0YWdlIGluIHRoZSBBdmFsb24gU3RyZWFtaW5nIGNvbW1hbmQgYW5kIHJlc3BvbnNlIGRhdGFwYXRocy4gUmVjZWl2ZXMgZGF0YSBvbiBpdHMgQXZhbG9uIFN0cmVhbWluZyBzaW5rIGludGVyZmFjZXMgYW5kIGRyaXZlcyBpdCB1bmNoYW5nZWQgb24gaXRzIEF2YWxvbiBTdHJlYW1pbmcgc291cmNlIGludGVyZmFjZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL1N0cmVhbWluZw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL213aDE0MDk5NjAxODE2NDEvbXdoMTQwOTk1OTQ0MDg2Nw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MTY4MzYxNDU1NTUvaGNvMTQxNjgzNjY1MzIyMQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fYnVyc3RfYWRhcHRlcl9hbHRlcmFfYXZhbG9uX3N0X3BpcGVsaW5lX3N0YWdlXzE5MjNfZWk1ZzZsaQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DISPLAY_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fYnVyc3RfYWRhcHRlcl9hbHRlcmFfYXZhbG9uX3N0X3BpcGVsaW5lX3N0YWdlXzE5MjNfZWk1ZzZsaQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_VERSION "MTkuMi4z"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fYnVyc3RfYWRhcHRlcl8xOTIzX2NxdGF5N3k="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBCdXJzdCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_VERSION "MTkuMi4z"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DESCRIPTION "QWNjb21tb2RhdGVzIHRoZSBidXJzdCBjYXBhYmlsaXRpZXMgb2YgZWFjaCBpbnRlcmZhY2UgaW4gdGhlIHN5c3RlbSwgaW5jbHVkaW5nIGludGVyZmFjZXMgdGhhdCBkbyBub3Qgc3VwcG9ydCBidXJzdCB0cmFuc2ZlcnMsIHRyYW5zbGF0aW5nIGJ1cnN0IHNpemVzIGFzIHJlcXVpcmVkLg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fYnVyc3RfYWRhcHRlcl9hbHRlcmFfYXZhbG9uX3N0X3BpcGVsaW5lX3N0YWdlXzE5MjNfdGlsZDdnYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DISPLAY_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fYnVyc3RfYWRhcHRlcl9hbHRlcmFfYXZhbG9uX3N0X3BpcGVsaW5lX3N0YWdlXzE5MjNfdGlsZDdnYQ=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_VERSION "MTkuMi4z"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fYnVyc3RfYWRhcHRlcl8xOTIzX3d2NWxkaWE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBCdXJzdCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_VERSION "MTkuMi4z"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DESCRIPTION "QWNjb21tb2RhdGVzIHRoZSBidXJzdCBjYXBhYmlsaXRpZXMgb2YgZWFjaCBpbnRlcmZhY2UgaW4gdGhlIHN5c3RlbSwgaW5jbHVkaW5nIGludGVyZmFjZXMgdGhhdCBkbyBub3Qgc3VwcG9ydCBidXJzdCB0cmFuc2ZlcnMsIHRyYW5zbGF0aW5nIGJ1cnN0IHNpemVzIGFzIHJlcXVpcmVkLg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fZGVtdWx0aXBsZXhlcl8xOTIxX2lkbmpjamE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBEZW11bHRpcGxleGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fZGVtdWx0aXBsZXhlcl8xOTIxX2Z2ZDJhYXE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBEZW11bHRpcGxleGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbXVsdGlwbGV4ZXJfMTkyMV9va3p1NTZh"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBNdWx0aXBsZXhlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbXVsdGlwbGV4ZXJfMTkyMV9vd3M1eGxx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBNdWx0aXBsZXhlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbXVsdGlwbGV4ZXJfMTkyMV90azZyeXFh"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBNdWx0aXBsZXhlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbXVsdGlwbGV4ZXJfMTkyMV9pZnZ4eXJx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBNdWx0aXBsZXhlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbXVsdGlwbGV4ZXJfMTkyMV9rd2lrendx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBNdWx0aXBsZXhlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fZGVtdWx0aXBsZXhlcl8xOTIxX3l5cmNidnk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBEZW11bHRpcGxleGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fZGVtdWx0aXBsZXhlcl8xOTIxX2l6Nm00aWk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBEZW11bHRpcGxleGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fZGVtdWx0aXBsZXhlcl8xOTIxX21lZHJxcnk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBEZW11bHRpcGxleGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fZGVtdWx0aXBsZXhlcl8xOTIxX2Y2NzY2Ynk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBEZW11bHRpcGxleGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fZGVtdWx0aXBsZXhlcl8xOTIxXzZwZnczM3k="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBEZW11bHRpcGxleGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbXVsdGlwbGV4ZXJfMTkyMV93a3VseGpx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBNdWx0aXBsZXhlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fbXVsdGlwbGV4ZXJfMTkyMV90aHNzcWhp"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBNdWx0aXBsZXhlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_VERSION "MTkuMi4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fd2lkdGhfYWRhcHRlcl8xOTIwXzdyNnZkdHk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBXaWR0aCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgYmV0d2VlbiBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgYW5kIHNsYXZlcyB3aXRoIGRpZmZlcmVudCBkYXRhIGFuZCBieXRlIGVuYWJsZSB3aWR0aHMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fd2lkdGhfYWRhcHRlcl8xOTIwXzNmNHlxaGk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBXaWR0aCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgYmV0d2VlbiBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgYW5kIHNsYXZlcyB3aXRoIGRpZmZlcmVudCBkYXRhIGFuZCBieXRlIGVuYWJsZSB3aWR0aHMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fd2lkdGhfYWRhcHRlcl8xOTIwX3E1bW94YXk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBXaWR0aCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgYmV0d2VlbiBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgYW5kIHNsYXZlcyB3aXRoIGRpZmZlcmVudCBkYXRhIGFuZCBieXRlIGVuYWJsZSB3aWR0aHMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fd2lkdGhfYWRhcHRlcl8xOTIwXzdkM2NhbGk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBXaWR0aCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgYmV0d2VlbiBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgYW5kIHNsYXZlcyB3aXRoIGRpZmZlcmVudCBkYXRhIGFuZCBieXRlIGVuYWJsZSB3aWR0aHMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fd2lkdGhfYWRhcHRlcl8xOTIwX2R4Y3FlZnE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBXaWR0aCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgYmV0d2VlbiBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgYW5kIHNsYXZlcyB3aXRoIGRpZmZlcmVudCBkYXRhIGFuZCBieXRlIGVuYWJsZSB3aWR0aHMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tZXJsaW5fd2lkdGhfYWRhcHRlcl8xOTIwXzR0N2lvcWE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5LU1hcHBlZCBXaWR0aCBBZGFwdGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DESCRIPTION "Q29udmVydHMgYmV0d2VlbiBBdmFsb24gTWVtb3J5IE1hcHBlZCBtYXN0ZXIgYW5kIHNsYXZlcyB3aXRoIGRpZmZlcmVudCBkYXRhIGFuZCBieXRlIGVuYWJsZSB3aWR0aHMu"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_GROUP "SW50ZWwgRlBHQSBJbnRlcmNvbm5lY3QvTWVtb3J5LU1hcHBlZA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9tbV9pbnRlcmNvbm5lY3RfMTkyMF91amZ3aTd5"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_DISPLAY_NAME "TU0gSW50ZXJjb25uZWN0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_VERSION "MTkuMi4w"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_DESCRIPTION "TU0gSW50ZXJjb25uZWN0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_COMPONENT_GROUP "TWVybGluIENvbXBvbmVudHM="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2N4bHR5cDNkZHJfYXZtbV9pbnRlcmNvbm5lY3RfMTAwX2tlbnRkb3k="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_DISPLAY_NAME "SW50ZWwgUi1UaWxlIGZvciBDb21wdXRlIEV4cHJlc3MgTGluayBTb2x1dGlvbg=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_VERSION "MS4wLjA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_DESCRIPTION "Q1hMIEF2YWxvbiBNZW1vcnktTWFwcGVkIChBdmFsb24tTU0pIGludGVyZmFjZSBUWVBFMw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9Db21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "avmm_interconnect" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_NAME "YXZtbV9pbnRlcmNvbm5lY3Q="
set_global_assignment -entity "avmm_interconnect" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_DISPLAY_NAME "YXZtbV9pbnRlcmNvbm5lY3Q="
set_global_assignment -entity "avmm_interconnect" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "avmm_interconnect" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "avmm_interconnect" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "avmm_interconnect" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_VERSION "MS41LjA="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_NAME "Y3hsX2lwX3RvcA=="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_DISPLAY_NAME "Ui1UaWxlIEludGVsIEZQR0EgSVAgZm9yIENvbXB1dGUgRXhwcmVzcyBMaW5rIChDWEwp"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_VERSION "MS41LjA="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_DESCRIPTION "Q1hMIFNvbHV0aW9uIGZvciBDWEwgVHlwZTIvVHlwZTM="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9Db21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2Vk"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_VERSION "MS4w"


set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/rnr_cxl_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/z1578a_mdx1.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/maib_and_rnr.dv.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ptm_deser.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_credit_counter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/altera_std_synchronizer_nocut.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_divclk.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_mux2.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq.sv"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_100/synth/intel_rtile_cxl.sdc"] -no_sdc_promotion 
set_global_assignment -library "intel_rtile_cxl_top_150" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rtile_cxl_ip.v"]
set_global_assignment -library "altera_iopll_1931" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.v"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_all_ip_params.tcl"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_parameters.tcl"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.sdc"] -no_sdc_promotion  -no_auto_inst_discovery 
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_pin_map.tcl"]
set_global_assignment -library "altera_iopll_1931" -name SOURCE_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/agilex_iobank_pll.ipxact"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rnr_ial_sip_clkgen_pll.v"]
set_global_assignment -library "altera_avalon_mm_bridge_2001" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_mm_bridge_2001/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "st_dc_fifo_1941" -name VERILOG_FILE [file join $::quartus(qip_path) "st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.v"]
set_global_assignment -library "st_dc_fifo_1941" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "st_dc_fifo_1941/synth/altera_reset_synchronizer.v"]
set_global_assignment -library "st_dc_fifo_1941" -name VERILOG_FILE [file join $::quartus(qip_path) "st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v"]
set_global_assignment -library "st_dc_fifo_1941" -name VERILOG_FILE [file join $::quartus(qip_path) "st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.sdc"] -no_sdc_promotion  -no_auto_inst_discovery 
set_global_assignment -library "mm_ccb_1921" -name VERILOG_FILE [file join $::quartus(qip_path) "mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea.v"]
set_global_assignment -library "mm_ccb_1921" -name VERILOG_FILE [file join $::quartus(qip_path) "mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v"]
set_global_assignment -library "mm_ccb_1921" -name VERILOG_FILE [file join $::quartus(qip_path) "mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni.v"]
set_global_assignment -library "altera_merlin_master_translator_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_master_translator_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq.sv"]
set_global_assignment -library "altera_merlin_slave_translator_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_slave_translator_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki.sv"]
set_global_assignment -library "altera_merlin_master_agent_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_master_agent_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq.sv"]
set_global_assignment -library "altera_merlin_slave_agent_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_slave_agent_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri.sv"]
set_global_assignment -library "altera_merlin_slave_agent_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "altera_avalon_sc_fifo_1931" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy.v"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa.sv"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa.sv"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq.sv"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa.sv"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i.sv"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a.sv"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a.sv"]
set_global_assignment -library "altera_merlin_router_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq.sv"]
set_global_assignment -library "altera_merlin_traffic_limiter_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v"]
set_global_assignment -library "altera_merlin_traffic_limiter_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"]
set_global_assignment -library "altera_merlin_traffic_limiter_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "altera_merlin_traffic_limiter_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q.sv"]
set_global_assignment -library "altera_avalon_st_pipeline_stage_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_st_pipeline_stage_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv"]
set_global_assignment -library "altera_avalon_st_pipeline_stage_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v"]
set_global_assignment -library "altera_merlin_burst_adapter_1923" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv"]
set_global_assignment -library "altera_merlin_demultiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja.sv"]
set_global_assignment -library "altera_merlin_demultiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq.sv"]
set_global_assignment -library "altera_merlin_demultiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv"]
set_global_assignment -library "altera_merlin_demultiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv"]
set_global_assignment -library "altera_merlin_demultiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry.sv"]
set_global_assignment -library "altera_merlin_demultiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by.sv"]
set_global_assignment -library "altera_merlin_demultiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq.sv"]
set_global_assignment -library "altera_merlin_multiplexer_1921" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq.sv"]
set_global_assignment -library "altera_merlin_width_adapter_1920" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv"]
set_global_assignment -library "altera_mm_interconnect_1920" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_mm_interconnect_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y.v"]
set_global_assignment -library "cxltyp3ddr_avmm_interconnect_100" -name VERILOG_FILE [file join $::quartus(qip_path) "cxltyp3ddr_avmm_interconnect_100/synth/intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/avmm_interconnect.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_type3ddr_define.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_image_version.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_bb_buf.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_buf.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and_en.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_buf.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2_reset.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_and.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_or.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_inv.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_2to1.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_3to1.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_4to1.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand_en.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor_en.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or_en.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rst.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rstb.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_set.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_setb.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_ident.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_inv.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst_set.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_set.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_mux_2to1.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_or2.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch_p.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync_rst.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/csb2wire_cdc_bridge.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/csb2wire_status.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/custom_sb_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/csb2wire_adapter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/custom_PM_controller.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/custom_PM_Errinj.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/custom_PM_handler.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/custom_PM_response_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ccip_if_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/gbl_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ff.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ff_en.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ff_reset.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ff_en_reset.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/fair_arbiter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/buffer_alloc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/buffer_alloc_topram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/asc_module.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/prienc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/tmp_tc_bbs_cfg_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/gram_sdp.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/gram_sdp_be.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/gram_sdp_2clks.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/gram_sdp_2clks_re.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/gram_tdp.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/quad_ram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ram_1r1w.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ram_2rw.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/nb_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/gfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/sbv_gfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/fabric_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_aib_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/egress_credit_handling.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_divide_lpm_divide_1910_o22elqa.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_ingress_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_ingress_fifo_ord.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_ingress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_egress_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_egress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/pt_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/pt_m2sreq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/dcc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ucc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/dfc_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/devmem_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ddfc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/dfc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/m2sq_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/perfmon_slice.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/perfmon_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_slice.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_fme_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_avmm_slave.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_mem_inter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_divide.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_fme_memwrap.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ram_if.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_mailbox.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ctech_or2_gen.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_bidir.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/dpram_inf.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_dpram_vcd.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_dp_ram.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_read_ptr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_reset_sync.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_status_unit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_sym.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_synch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_syncore_ram.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_vector_extender.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_vector_reducer.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_write_ptr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_a_mfc_trans_gate.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_a_m_rdy_msk.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_a_tfc_trans_gate.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_a_t_rdy_msk.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_aunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_devreset.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_strobe_generator.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ckunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D256.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D224.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D192.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D160.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D128.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D96.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D64.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D32.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gto_ecrc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtmfcmcu.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtmfctcu.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_errtrk.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_seqtrk.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtihdrchk.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gterrlog.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtfc.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gti.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gticpctl.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtidq.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtihq.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtm.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gto.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtsideq.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gt_hiperrlog.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_data_comp.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_generator1.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_generator2.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_errorlog.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_target_bytecntrs.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_master_bytecntrs.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_errindicator.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_gunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_new_dualportram.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_dbgport.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_dmi.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_iointf.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_lunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pm.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_straps.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_triggers.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ltrcomp.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_l1subunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ltr_tc_cntr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ltr_cntr_wr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ltr_reg.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ltr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tcmon_reg.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tcmon.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ts_comp.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_jtimestamp.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_junit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_build_version.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pptm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_psbmpmmsgctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pcfgrdrdy.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pcorr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_p_mc_multiply.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pexpbyten.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pfatal.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pnonfatal.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_prdycntrl.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_psbmstrctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_psbrspstrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_pintr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_punit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_qmgeneralpurpose.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_qmvectormachine.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_qmunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_qtslicer.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_qtqueues.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_phub.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cmb_avmm_slave.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cmb_avmm_master.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_type.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_lmt.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tx_crd_lmt.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tlp_hdr_decode.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cmb2avst_avmm_slave.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_ltssm_logger.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_check.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_dp_ram.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_read_ptr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_reset_sync.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_status_unit.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_sym.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_synch.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_syncore_ram.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_write_ptr.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_rx_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tx_burst_mode.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_tx_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cdc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_afifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_dfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_delay_data.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_egress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_ingress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_tx.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_ingress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/aibsw_if_fr_credits.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_egress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_clk_rst_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_rst_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_fifo_vcd.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_memexp_sip_bbs_fifo_vcd.v"]
set_global_assignment -library "intel_rtile_cxl_top_150" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_ip_top.sv"]
set_instance_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxl_ip_top.sdc"] -no_sdc_promotion 
set_instance_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_150/synth/cxltyp3ddr_quartus_constraints_ed_dis.tcl"]
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/intel_rtile_cxl_top_cxltyp3_ed.v"]


set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_TOOL_NAME "intel_rtile_cxl_top"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_TOOL_VERSION "1.5.0"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_150" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_TOOL_NAME "cxltyp3ddr_avmm_interconnect"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_TOOL_VERSION "1.0.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy" -library "cxltyp3ddr_avmm_interconnect_100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_TOOL_NAME "altera_mm_interconnect"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y" -library "altera_mm_interconnect_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_NAME "altera_merlin_width_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_NAME "altera_merlin_width_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_NAME "altera_merlin_width_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_NAME "altera_merlin_width_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_NAME "altera_merlin_width_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_NAME "altera_merlin_width_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty" -library "altera_merlin_width_adapter_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a" -library "altera_merlin_multiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja" -library "altera_merlin_demultiplexer_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_TOOL_NAME "altera_merlin_burst_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_TOOL_VERSION "19.2.3"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia" -library "altera_merlin_burst_adapter_1923" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_TOOL_NAME "altera_merlin_burst_adapter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_TOOL_VERSION "19.2.3"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y" -library "altera_merlin_burst_adapter_1923" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_TOOL_NAME "altera_avalon_st_pipeline_stage"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_TOOL_VERSION "19.2.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq" -library "altera_avalon_st_pipeline_stage_1920" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_TOOL_NAME "altera_merlin_traffic_limiter"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q" -library "altera_merlin_traffic_limiter_191" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa" -library "altera_merlin_router_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_TOOL_NAME "altera_avalon_sc_fifo"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_TOOL_VERSION "19.3.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy" -library "altera_avalon_sc_fifo_1931" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_TOOL_NAME "altera_merlin_slave_agent"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri" -library "altera_merlin_slave_agent_191" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_TOOL_NAME "altera_merlin_master_agent"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq" -library "altera_merlin_master_agent_191" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_TOOL_NAME "altera_merlin_slave_translator"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki" -library "altera_merlin_slave_translator_191" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_TOOL_NAME "altera_merlin_master_translator"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq" -library "altera_merlin_master_translator_191" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_TOOL_NAME "mm_ccb"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_TOOL_VERSION "19.2.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni" -library "mm_ccb_1921" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_TOOL_NAME "st_dc_fifo"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_TOOL_VERSION "19.4.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy" -library "st_dc_fifo_1941" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_TOOL_NAME "altera_avalon_mm_bridge"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_TOOL_VERSION "20.0.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq" -library "altera_avalon_mm_bridge_2001" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_TOOL_NAME "altera_iopll"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_TOOL_VERSION "19.3.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_TOOL_NAME "intel_rtile_cxl_ast"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_TOOL_VERSION "1.0.0"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq" -library "intel_rtile_cxl_ast_100" -name IP_TOOL_ENV "QsysPrimePro"

