

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Mon Feb  1 13:51:18 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dato2moment
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     15|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      89|    147|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |output_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  15|           9|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |output_AX_ALGpalma1_TDATA_blk_n  |   9|          2|    1|          2|
    |output_data_V_1_data_out         |   9|          2|   32|         64|
    |output_data_V_1_state            |  15|          3|    2|          6|
    |output_dest_V_1_state            |  15|          3|    2|          6|
    |output_id_V_1_state              |  15|          3|    2|          6|
    |output_keep_V_1_state            |  15|          3|    2|          6|
    |output_last_V_1_state            |  15|          3|    2|          6|
    |output_strb_V_1_state            |  15|          3|    2|          6|
    |output_user_V_1_state            |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 132|         27|   48|        110|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |output_data_V_1_payload_A  |  32|   0|   32|          0|
    |output_data_V_1_payload_B  |  32|   0|   32|          0|
    |output_data_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_1_sel_wr     |   1|   0|    1|          0|
    |output_data_V_1_state      |   2|   0|    2|          0|
    |output_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |output_dest_V_1_state      |   2|   0|    2|          0|
    |output_id_V_1_sel_rd       |   1|   0|    1|          0|
    |output_id_V_1_state        |   2|   0|    2|          0|
    |output_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |output_keep_V_1_state      |   2|   0|    2|          0|
    |output_last_V_1_sel_rd     |   1|   0|    1|          0|
    |output_last_V_1_state      |   2|   0|    2|          0|
    |output_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |output_strb_V_1_state      |   2|   0|    2|          0|
    |output_user_V_1_sel_rd     |   1|   0|    1|          0|
    |output_user_V_1_state      |   2|   0|    2|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  89|   0|   89|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   write_data  | return value |
|output_AX_ALGpalma1_TREADY  |  in |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALGpalma1_TVALID  | out |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALGpalma1_TDEST   | out |    5|    axis    | output_dest_V |    pointer   |
|buf_0_V_read                |  in |   32|   ap_none  |  buf_0_V_read |    scalar    |
|output_AX_ALGpalma1_TDATA   | out |   32|    axis    | output_data_V |    pointer   |
|output_AX_ALGpalma1_TKEEP   | out |    4|    axis    | output_keep_V |    pointer   |
|output_AX_ALGpalma1_TSTRB   | out |    4|    axis    | output_strb_V |    pointer   |
|output_AX_ALGpalma1_TUSER   | out |    4|    axis    | output_user_V |    pointer   |
|output_AX_ALGpalma1_TLAST   | out |    1|    axis    | output_last_V |    pointer   |
|output_AX_ALGpalma1_TID     | out |    5|    axis    |  output_id_V  |    pointer   |
+----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: buf_0_V_read_1 (9)  [1/1] 0.00ns
.critedge:0  %buf_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_0_V_read)

ST_1: StgValue_4 (14)  [2/2] 0.00ns
.critedge:5  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %buf_0_V_read_1, i4 -1, i4 -1, i4 0, i1 true, i5 0, i5 0)


 <State 2>: 0.00ns
ST_2: StgValue_5 (10)  [1/1] 0.00ns
.critedge:1  call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_2: StgValue_6 (11)  [1/1] 0.00ns  loc: ./axi_algorithm.h:189
.critedge:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind

ST_2: tmp (12)  [1/1] 0.00ns  loc: ./axi_algorithm.h:189
.critedge:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str5)

ST_2: StgValue_8 (13)  [1/1] 0.00ns  loc: ./axi_algorithm.h:190
.critedge:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_2: StgValue_9 (14)  [1/2] 0.00ns
.critedge:5  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %buf_0_V_read_1, i4 -1, i4 -1, i4 0, i1 true, i5 0, i5 0)

ST_2: empty (15)  [1/1] 0.00ns  loc: ./axi_algorithm.h:192
.critedge:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str5, i32 %tmp)

ST_2: StgValue_11 (16)  [1/1] 0.00ns  loc: ./axi_algorithm.h:193
.critedge:7  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_0_V_read_1 (read           ) [ 011]
StgValue_5     (specinterface  ) [ 000]
StgValue_6     (specloopname   ) [ 000]
tmp            (specregionbegin) [ 000]
StgValue_8     (specpipeline   ) [ 000]
StgValue_9     (write          ) [ 000]
empty          (specregionend  ) [ 000]
StgValue_11    (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="buf_0_V_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="0" index="3" bw="4" slack="0"/>
<pin id="61" dir="0" index="4" bw="4" slack="0"/>
<pin id="62" dir="0" index="5" bw="1" slack="0"/>
<pin id="63" dir="0" index="6" bw="5" slack="0"/>
<pin id="64" dir="0" index="7" bw="5" slack="0"/>
<pin id="65" dir="0" index="8" bw="32" slack="0"/>
<pin id="66" dir="0" index="9" bw="1" slack="0"/>
<pin id="67" dir="0" index="10" bw="1" slack="0"/>
<pin id="68" dir="0" index="11" bw="1" slack="0"/>
<pin id="69" dir="0" index="12" bw="1" slack="0"/>
<pin id="70" dir="0" index="13" bw="1" slack="0"/>
<pin id="71" dir="0" index="14" bw="1" slack="0"/>
<pin id="72" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="buf_0_V_read_1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_read_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="81"><net_src comp="50" pin="2"/><net_sink comp="56" pin=8"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="56" pin=9"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="56" pin=10"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="56" pin=11"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="56" pin=12"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="56" pin=13"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="56" pin=14"/></net>

<net id="91"><net_src comp="50" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="56" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_0_V_read | {}
	Port: output_data_V | {2 }
	Port: output_keep_V | {2 }
	Port: output_strb_V | {2 }
	Port: output_user_V | {2 }
	Port: output_last_V | {2 }
	Port: output_id_V | {2 }
	Port: output_dest_V | {2 }
 - Input state : 
	Port: write_data : buf_0_V_read | {1 }
	Port: write_data : output_data_V | {}
	Port: write_data : output_keep_V | {}
	Port: write_data : output_strb_V | {}
	Port: write_data : output_user_V | {}
	Port: write_data : output_last_V | {}
	Port: write_data : output_id_V | {}
	Port: write_data : output_dest_V | {}
  - Chain level:
	State 1
	State 2
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|   read   | buf_0_V_read_1_read_fu_50 |
|----------|---------------------------|
|   write  |      grp_write_fu_56      |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|buf_0_V_read_1_reg_88|   32   |
+---------------------+--------+
|        Total        |   32   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_56 |  p8  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |    9   |
+-----------+--------+--------+--------+
