#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Sep 28 11:25:32 2019
# Process ID: 7568
# Current directory: C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8652 C:\Users\Sanaullah\Desktop\Xilinx Project\Full_adder\Full_adder.xpr
# Log file: C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/vivado.log
# Journal file: C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 810.742 ; gain = 129.965
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: FA_HA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 883.738 ; gain = 70.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_HA' [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/FA_HA.v:23]
INFO: [Synth 8-638] synthesizing module 'HA_gatelevel' [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/HA_gatelevel.v:23]
INFO: [Synth 8-256] done synthesizing module 'HA_gatelevel' (1#1) [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/HA_gatelevel.v:23]
INFO: [Synth 8-256] done synthesizing module 'FA_HA' (2#1) [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/FA_HA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 923.637 ; gain = 110.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 923.637 ; gain = 110.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1347.250 ; gain = 534.438
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1347.250 ; gain = 534.438
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: FA_HA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_HA' [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/FA_HA.v:23]
INFO: [Synth 8-638] synthesizing module 'HA_gatelevel' [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/HA_gatelevel.v:23]
INFO: [Synth 8-256] done synthesizing module 'HA_gatelevel' (1#1) [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/HA_gatelevel.v:23]
INFO: [Synth 8-256] done synthesizing module 'FA_HA' (2#1) [C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/FA_HA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.730 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.605 ; gain = 1.875
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.605 ; gain = 1.875
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Sep 28 11:31:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Sep 28 11:33:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1383.785 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1383.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 12:04:00 2019...
