Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d4c44de9d0b74b809ffa7b98ef47c3e7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 5 for port bit_length [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/SimpleBitPack.sv:159]
WARNING: [VRFC 10-278] actual bit length 2560 differs from formal bit length 2576 for port z [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/SimpleBitPack.sv:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bitlen(MAX_WIDTH=10)
Compiling module xil_defaultlib.BitsToBytes(Y=2570)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=10,B_WIDTH...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
