# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do BCDXS3_to_BCD6311_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Carlos/Desktop/BCDXS3_to_BCD6311 {C:/Users/Carlos/Desktop/BCDXS3_to_BCD6311/BCDXS3_to_BCD6311.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:45 on Dec 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Carlos/Desktop/BCDXS3_to_BCD6311" C:/Users/Carlos/Desktop/BCDXS3_to_BCD6311/BCDXS3_to_BCD6311.v 
# -- Compiling module BCDXS3_to_BCD6311
# 
# Top level modules:
# 	BCDXS3_to_BCD6311
# End time: 13:50:45 on Dec 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.BCDXS3_to_BCD6311
# vsim work.BCDXS3_to_BCD6311 
# Start time: 13:50:49 on Dec 16,2024
# Loading work.BCDXS3_to_BCD6311
add wave -position insertpoint  \
sim:/BCDXS3_to_BCD6311/bcd_6311
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/BCDXS3_to_BCD6311/bcd_xs3
# WARNING: No extended dataflow license exists
add watch \
{sim:/BCDXS3_to_BCD6311/bcd_6311[3]} \
{sim:/BCDXS3_to_BCD6311/bcd_6311[2]} \
{sim:/BCDXS3_to_BCD6311/bcd_6311[1]} \
{sim:/BCDXS3_to_BCD6311/bcd_6311[0]} 
# End time: 13:52:04 on Dec 16,2024, Elapsed time: 0:01:15
# Errors: 1, Warnings: 1
