digraph "0_linux_0c17d1d2c61936401f4702e1846e2c19b200f958@pointer" {
"1000652" [label="(Call,dst_reg->umax_value <<= umax_val)"];
"1000634" [label="(Call,umax_val > 63)"];
"1000176" [label="(Call,umax_val = src_reg.umax_value)"];
"1000128" [label="(MethodParameterIn,struct bpf_reg_state src_reg)"];
"1000653" [label="(Call,dst_reg->umax_value)"];
"1000166" [label="(Call,smax_val = src_reg.smax_value)"];
"1000129" [label="(Block,)"];
"1000128" [label="(MethodParameterIn,struct bpf_reg_state src_reg)"];
"1000492" [label="(Call,min(dst_reg->umax_value, umax_val))"];
"1000352" [label="(Call,tnum_sub(dst_reg->var_off, src_reg.var_off))"];
"1000659" [label="(Identifier,dst_reg)"];
"1000649" [label="(Identifier,dst_reg)"];
"1000161" [label="(Call,smin_val = src_reg.smin_value)"];
"1000365" [label="(Call,tnum_mul(dst_reg->var_off, src_reg.var_off))"];
"1000320" [label="(Call,dst_reg->umin_value < umax_val)"];
"1000636" [label="(Literal,63)"];
"1000639" [label="(Identifier,env)"];
"1000176" [label="(Call,umax_val = src_reg.umax_value)"];
"1000177" [label="(Identifier,umax_val)"];
"1000266" [label="(Call,dst_reg->umax_value += umax_val)"];
"1000635" [label="(Identifier,umax_val)"];
"1000656" [label="(Identifier,umax_val)"];
"1000702" [label="(Call,umax_val > 63)"];
"1000275" [label="(Call,tnum_add(dst_reg->var_off, src_reg.var_off))"];
"1000242" [label="(Call,dst_reg->umax_value + umax_val)"];
"1000472" [label="(Call,tnum_and(dst_reg->var_off, src_reg.var_off))"];
"1000390" [label="(Call,umax_val > U32_MAX)"];
"1000178" [label="(Call,src_reg.umax_value)"];
"1000182" [label="(Identifier,src_known)"];
"1000769" [label="(MethodReturn,static int)"];
"1000633" [label="(ControlStructure,if (umax_val > 63))"];
"1000241" [label="(Call,dst_reg->umax_value + umax_val < umax_val)"];
"1000652" [label="(Call,dst_reg->umax_value <<= umax_val)"];
"1000183" [label="(Call,tnum_is_const(src_reg.var_off))"];
"1000561" [label="(Call,tnum_or(dst_reg->var_off, src_reg.var_off))"];
"1000171" [label="(Call,umin_val = src_reg.umin_value)"];
"1000646" [label="(Block,)"];
"1000634" [label="(Call,umax_val > 63)"];
"1000652" -> "1000646"  [label="AST: "];
"1000652" -> "1000656"  [label="CFG: "];
"1000653" -> "1000652"  [label="AST: "];
"1000656" -> "1000652"  [label="AST: "];
"1000659" -> "1000652"  [label="CFG: "];
"1000652" -> "1000769"  [label="DDG: umax_val"];
"1000652" -> "1000769"  [label="DDG: dst_reg->umax_value <<= umax_val"];
"1000634" -> "1000652"  [label="DDG: umax_val"];
"1000634" -> "1000633"  [label="AST: "];
"1000634" -> "1000636"  [label="CFG: "];
"1000635" -> "1000634"  [label="AST: "];
"1000636" -> "1000634"  [label="AST: "];
"1000639" -> "1000634"  [label="CFG: "];
"1000649" -> "1000634"  [label="CFG: "];
"1000634" -> "1000769"  [label="DDG: umax_val"];
"1000634" -> "1000769"  [label="DDG: umax_val > 63"];
"1000176" -> "1000634"  [label="DDG: umax_val"];
"1000176" -> "1000129"  [label="AST: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000182" -> "1000176"  [label="CFG: "];
"1000176" -> "1000769"  [label="DDG: src_reg.umax_value"];
"1000176" -> "1000769"  [label="DDG: umax_val"];
"1000128" -> "1000176"  [label="DDG: src_reg"];
"1000176" -> "1000241"  [label="DDG: umax_val"];
"1000176" -> "1000242"  [label="DDG: umax_val"];
"1000176" -> "1000266"  [label="DDG: umax_val"];
"1000176" -> "1000320"  [label="DDG: umax_val"];
"1000176" -> "1000390"  [label="DDG: umax_val"];
"1000176" -> "1000492"  [label="DDG: umax_val"];
"1000176" -> "1000702"  [label="DDG: umax_val"];
"1000128" -> "1000124"  [label="AST: "];
"1000128" -> "1000769"  [label="DDG: src_reg"];
"1000128" -> "1000161"  [label="DDG: src_reg"];
"1000128" -> "1000166"  [label="DDG: src_reg"];
"1000128" -> "1000171"  [label="DDG: src_reg"];
"1000128" -> "1000183"  [label="DDG: src_reg"];
"1000128" -> "1000275"  [label="DDG: src_reg"];
"1000128" -> "1000352"  [label="DDG: src_reg"];
"1000128" -> "1000365"  [label="DDG: src_reg"];
"1000128" -> "1000472"  [label="DDG: src_reg"];
"1000128" -> "1000561"  [label="DDG: src_reg"];
}
