
../repos/sgerbino-table-2fdd8d0/bin/table_callback_test:     file format elf32-littlearm


Disassembly of section .init:

00011a4c <.init>:
   11a4c:	push	{r3, lr}
   11a50:	bl	11cac <_start@@Base+0x3c>
   11a54:	pop	{r3, pc}

Disassembly of section .plt:

00011a58 <strcmp@plt-0x14>:
   11a58:	push	{lr}		; (str lr, [sp, #-4]!)
   11a5c:	ldr	lr, [pc, #4]	; 11a68 <strcmp@plt-0x4>
   11a60:	add	lr, pc, lr
   11a64:	ldr	pc, [lr, #8]!
   11a68:	muleq	r1, r8, r5

00011a6c <strcmp@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #20, 20	; 0x14000
   11a74:	ldr	pc, [ip, #1432]!	; 0x598

00011a78 <printf@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #20, 20	; 0x14000
   11a80:	ldr	pc, [ip, #1424]!	; 0x590

00011a84 <free@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #20, 20	; 0x14000
   11a8c:	ldr	pc, [ip, #1416]!	; 0x588

00011a90 <realloc@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #20, 20	; 0x14000
   11a98:	ldr	pc, [ip, #1408]!	; 0x580

00011a9c <strcpy@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #20, 20	; 0x14000
   11aa4:	ldr	pc, [ip, #1400]!	; 0x578

00011aa8 <puts@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #20, 20	; 0x14000
   11ab0:	ldr	pc, [ip, #1392]!	; 0x570

00011ab4 <malloc@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #20, 20	; 0x14000
   11abc:	ldr	pc, [ip, #1384]!	; 0x568

00011ac0 <__libc_start_main@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #20, 20	; 0x14000
   11ac8:	ldr	pc, [ip, #1376]!	; 0x560

00011acc <__gmon_start__@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #20, 20	; 0x14000
   11ad4:	ldr	pc, [ip, #1368]!	; 0x558

00011ad8 <strlen@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #20, 20	; 0x14000
   11ae0:	ldr	pc, [ip, #1360]!	; 0x550

00011ae4 <snprintf@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #20, 20	; 0x14000
   11aec:	ldr	pc, [ip, #1352]!	; 0x548

00011af0 <__isoc99_sscanf@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #20, 20	; 0x14000
   11af8:	ldr	pc, [ip, #1344]!	; 0x540

00011afc <abort@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #20, 20	; 0x14000
   11b04:	ldr	pc, [ip, #1336]!	; 0x538

Disassembly of section .text:

00011b08 <main@@Base>:
   11b08:	strd	r4, [sp, #-16]!
   11b0c:	mov	r4, #0
   11b10:	str	r6, [sp, #8]
   11b14:	str	lr, [sp, #12]
   11b18:	sub	sp, sp, #64	; 0x40
   11b1c:	add	r0, sp, #8
   11b20:	str	r4, [sp, #4]
   11b24:	bl	11ef0 <table_init@@Base>
   11b28:	mvn	r3, #0
   11b2c:	add	r0, sp, #8
   11b30:	add	r2, sp, #4
   11b34:	movw	r1, #7520	; 0x1d60
   11b38:	movt	r1, #1
   11b3c:	bl	124a4 <table_register_callback@@Base>
   11b40:	add	r0, sp, #8
   11b44:	bl	13698 <table_add_row@@Base>
   11b48:	ldr	r3, [sp, #4]
   11b4c:	mov	r6, r0
   11b50:	tst	r3, #2
   11b54:	beq	11bf8 <main@@Base+0xf0>
   11b58:	movw	r1, #22072	; 0x5638
   11b5c:	movt	r1, #1
   11b60:	mov	r2, #0
   11b64:	add	r0, sp, #8
   11b68:	bl	128ec <table_add_column@@Base>
   11b6c:	ldr	r3, [sp, #4]
   11b70:	mov	r5, r0
   11b74:	tst	r3, #8
   11b78:	beq	11c48 <main@@Base+0x140>
   11b7c:	mov	r3, #42	; 0x2a
   11b80:	mov	r2, r5
   11b84:	mov	r1, r6
   11b88:	add	r0, sp, #8
   11b8c:	bl	13ca8 <table_set_int@@Base>
   11b90:	ldr	r3, [sp, #4]
   11b94:	tst	r3, #1
   11b98:	beq	11c34 <main@@Base+0x12c>
   11b9c:	mov	r1, r6
   11ba0:	add	r0, sp, #8
   11ba4:	bl	13764 <table_remove_row@@Base>
   11ba8:	ldr	r3, [sp, #4]
   11bac:	tst	r3, #4
   11bb0:	beq	11c20 <main@@Base+0x118>
   11bb4:	mov	r1, r5
   11bb8:	add	r0, sp, #8
   11bbc:	bl	12a4c <table_remove_column@@Base>
   11bc0:	ldr	r3, [sp, #4]
   11bc4:	tst	r3, #16
   11bc8:	beq	11c0c <main@@Base+0x104>
   11bcc:	add	r0, sp, #8
   11bd0:	bl	11f30 <table_destroy@@Base>
   11bd4:	ldr	r3, [sp, #4]
   11bd8:	tst	r3, #64	; 0x40
   11bdc:	beq	11c5c <main@@Base+0x154>
   11be0:	mov	r0, r4
   11be4:	add	sp, sp, #64	; 0x40
   11be8:	ldrd	r4, [sp]
   11bec:	ldr	r6, [sp, #8]
   11bf0:	add	sp, sp, #12
   11bf4:	pop	{pc}		; (ldr pc, [sp], #4)
   11bf8:	movw	r0, #22032	; 0x5610
   11bfc:	movt	r0, #1
   11c00:	bl	11aa8 <puts@plt>
   11c04:	mvn	r4, #0
   11c08:	b	11b58 <main@@Base+0x50>
   11c0c:	movw	r0, #22208	; 0x56c0
   11c10:	movt	r0, #1
   11c14:	mvn	r4, #0
   11c18:	bl	11a78 <printf@plt>
   11c1c:	b	11bcc <main@@Base+0xc4>
   11c20:	movw	r0, #22164	; 0x5694
   11c24:	movt	r0, #1
   11c28:	mvn	r4, #0
   11c2c:	bl	11a78 <printf@plt>
   11c30:	b	11bb4 <main@@Base+0xac>
   11c34:	movw	r0, #22120	; 0x5668
   11c38:	movt	r0, #1
   11c3c:	mvn	r4, #0
   11c40:	bl	11a78 <printf@plt>
   11c44:	b	11b9c <main@@Base+0x94>
   11c48:	movw	r0, #22076	; 0x563c
   11c4c:	movt	r0, #1
   11c50:	mvn	r4, #0
   11c54:	bl	11aa8 <puts@plt>
   11c58:	b	11b7c <main@@Base+0x74>
   11c5c:	movw	r0, #22256	; 0x56f0
   11c60:	movt	r0, #1
   11c64:	mvn	r4, #0
   11c68:	bl	11a78 <printf@plt>
   11c6c:	b	11be0 <main@@Base+0xd8>

00011c70 <_start@@Base>:
   11c70:	mov	fp, #0
   11c74:	mov	lr, #0
   11c78:	pop	{r1}		; (ldr r1, [sp], #4)
   11c7c:	mov	r2, sp
   11c80:	push	{r2}		; (str r2, [sp, #-4]!)
   11c84:	push	{r0}		; (str r0, [sp, #-4]!)
   11c88:	ldr	ip, [pc, #16]	; 11ca0 <_start@@Base+0x30>
   11c8c:	push	{ip}		; (str ip, [sp, #-4]!)
   11c90:	ldr	r0, [pc, #12]	; 11ca4 <_start@@Base+0x34>
   11c94:	ldr	r3, [pc, #12]	; 11ca8 <_start@@Base+0x38>
   11c98:	bl	11ac0 <__libc_start_main@plt>
   11c9c:	bl	11afc <abort@plt>
   11ca0:	andeq	r5, r1, r0, lsl #12
   11ca4:	andeq	r1, r1, r8, lsl #22
   11ca8:	andeq	r5, r1, r0, lsr #11
   11cac:	ldr	r3, [pc, #20]	; 11cc8 <_start@@Base+0x58>
   11cb0:	ldr	r2, [pc, #20]	; 11ccc <_start@@Base+0x5c>
   11cb4:	add	r3, pc, r3
   11cb8:	ldr	r2, [r3, r2]
   11cbc:	cmp	r2, #0
   11cc0:	bxeq	lr
   11cc4:	b	11acc <__gmon_start__@plt>
   11cc8:	andeq	r4, r1, r4, asr #6
   11ccc:	andeq	r0, r0, r0, asr #32
   11cd0:	ldr	r0, [pc, #24]	; 11cf0 <_start@@Base+0x80>
   11cd4:	ldr	r3, [pc, #24]	; 11cf4 <_start@@Base+0x84>
   11cd8:	cmp	r3, r0
   11cdc:	bxeq	lr
   11ce0:	ldr	r3, [pc, #16]	; 11cf8 <_start@@Base+0x88>
   11ce4:	cmp	r3, #0
   11ce8:	bxeq	lr
   11cec:	bx	r3
   11cf0:	andeq	r6, r2, ip, asr #32
   11cf4:	andeq	r6, r2, ip, asr #32
   11cf8:	andeq	r0, r0, r0
   11cfc:	ldr	r0, [pc, #36]	; 11d28 <_start@@Base+0xb8>
   11d00:	ldr	r1, [pc, #36]	; 11d2c <_start@@Base+0xbc>
   11d04:	sub	r1, r1, r0
   11d08:	asr	r1, r1, #2
   11d0c:	add	r1, r1, r1, lsr #31
   11d10:	asrs	r1, r1, #1
   11d14:	bxeq	lr
   11d18:	ldr	r3, [pc, #16]	; 11d30 <_start@@Base+0xc0>
   11d1c:	cmp	r3, #0
   11d20:	bxeq	lr
   11d24:	bx	r3
   11d28:	andeq	r6, r2, ip, asr #32
   11d2c:	andeq	r6, r2, ip, asr #32
   11d30:	andeq	r0, r0, r0
   11d34:	push	{r4, lr}
   11d38:	ldr	r4, [pc, #24]	; 11d58 <_start@@Base+0xe8>
   11d3c:	ldrb	r3, [r4]
   11d40:	cmp	r3, #0
   11d44:	popne	{r4, pc}
   11d48:	bl	11cd0 <_start@@Base+0x60>
   11d4c:	mov	r3, #1
   11d50:	strb	r3, [r4]
   11d54:	pop	{r4, pc}
   11d58:	andeq	r6, r2, ip, asr #32
   11d5c:	b	11cfc <_start@@Base+0x8c>
   11d60:	ldr	r1, [sp]
   11d64:	ldr	r2, [r1]
   11d68:	orr	r3, r2, r3
   11d6c:	str	r3, [r1]
   11d70:	bx	lr
   11d74:	mvn	r2, #0
   11d78:	mov	r3, #64	; 0x40
   11d7c:	strd	r4, [sp, #-16]!
   11d80:	mov	r1, r2
   11d84:	mov	r4, r0
   11d88:	str	r6, [sp, #8]
   11d8c:	str	lr, [sp, #12]
   11d90:	bl	1271c <table_notify@@Base>
   11d94:	mov	r0, r4
   11d98:	bl	13690 <table_get_row_length@@Base>
   11d9c:	subs	r6, r0, #0
   11da0:	ble	11dc0 <_start@@Base+0x150>
   11da4:	mov	r5, #0
   11da8:	mov	r1, r5
   11dac:	mov	r0, r4
   11db0:	add	r5, r5, #1
   11db4:	bl	13610 <table_row_destroy@@Base>
   11db8:	cmp	r6, r5
   11dbc:	bne	11da8 <_start@@Base+0x138>
   11dc0:	ldr	r0, [r4, #16]
   11dc4:	cmp	r0, #0
   11dc8:	beq	11dd0 <_start@@Base+0x160>
   11dcc:	bl	11a84 <free@plt>
   11dd0:	mov	r0, r4
   11dd4:	bl	12854 <table_get_column_length@@Base>
   11dd8:	subs	r6, r0, #0
   11ddc:	ble	11dfc <_start@@Base+0x18c>
   11de0:	mov	r5, #0
   11de4:	mov	r1, r5
   11de8:	mov	r0, r4
   11dec:	add	r5, r5, #1
   11df0:	bl	12838 <table_column_destroy@@Base>
   11df4:	cmp	r6, r5
   11df8:	bne	11de4 <_start@@Base+0x174>
   11dfc:	ldr	r0, [r4]
   11e00:	cmp	r0, #0
   11e04:	beq	11e0c <_start@@Base+0x19c>
   11e08:	bl	11a84 <free@plt>
   11e0c:	ldr	r0, [r4, #36]	; 0x24
   11e10:	cmp	r0, #0
   11e14:	beq	11e1c <_start@@Base+0x1ac>
   11e18:	bl	11a84 <free@plt>
   11e1c:	ldr	r0, [r4, #40]	; 0x28
   11e20:	cmp	r0, #0
   11e24:	beq	11e2c <_start@@Base+0x1bc>
   11e28:	bl	11a84 <free@plt>
   11e2c:	ldr	r0, [r4, #44]	; 0x2c
   11e30:	cmp	r0, #0
   11e34:	beq	11e4c <_start@@Base+0x1dc>
   11e38:	ldrd	r4, [sp]
   11e3c:	ldr	r6, [sp, #8]
   11e40:	ldr	lr, [sp, #12]
   11e44:	add	sp, sp, #16
   11e48:	b	11a84 <free@plt>
   11e4c:	ldrd	r4, [sp]
   11e50:	ldr	r6, [sp, #8]
   11e54:	add	sp, sp, #12
   11e58:	pop	{pc}		; (ldr pc, [sp], #4)

00011e5c <table_new@@Base>:
   11e5c:	mov	r0, #56	; 0x38
   11e60:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11e64:	mov	r4, #10
   11e68:	mov	r5, #0
   11e6c:	strd	r6, [sp, #8]
   11e70:	mov	r6, #20
   11e74:	mov	r7, #0
   11e78:	str	r8, [sp, #16]
   11e7c:	str	lr, [sp, #20]
   11e80:	bl	11ab4 <malloc@plt>
   11e84:	mov	r2, #0
   11e88:	ldr	r8, [sp, #16]
   11e8c:	strd	r4, [r0, #8]
   11e90:	strd	r6, [r0, #24]
   11e94:	strd	r4, [r0, #48]	; 0x30
   11e98:	ldrd	r4, [sp]
   11e9c:	str	r2, [r0]
   11ea0:	ldrd	r6, [sp, #8]
   11ea4:	add	sp, sp, #20
   11ea8:	str	r2, [r0, #4]
   11eac:	str	r2, [r0, #16]
   11eb0:	str	r2, [r0, #20]
   11eb4:	str	r2, [r0, #32]
   11eb8:	str	r2, [r0, #36]	; 0x24
   11ebc:	str	r2, [r0, #40]	; 0x28
   11ec0:	str	r2, [r0, #44]	; 0x2c
   11ec4:	pop	{pc}		; (ldr pc, [sp], #4)

00011ec8 <table_delete@@Base>:
   11ec8:	str	r4, [sp, #-8]!
   11ecc:	subs	r4, r0, #0
   11ed0:	str	lr, [sp, #4]
   11ed4:	beq	11edc <table_delete@@Base+0x14>
   11ed8:	bl	11d74 <_start@@Base+0x104>
   11edc:	mov	r0, r4
   11ee0:	ldr	r4, [sp]
   11ee4:	ldr	lr, [sp, #4]
   11ee8:	add	sp, sp, #8
   11eec:	b	11a84 <free@plt>

00011ef0 <table_init@@Base>:
   11ef0:	mov	r3, #0
   11ef4:	mov	r2, #10
   11ef8:	mov	r1, #20
   11efc:	str	r3, [r0]
   11f00:	str	r3, [r0, #4]
   11f04:	strd	r2, [r0, #8]
   11f08:	str	r3, [r0, #16]
   11f0c:	str	r3, [r0, #20]
   11f10:	str	r1, [r0, #24]
   11f14:	str	r3, [r0, #28]
   11f18:	str	r3, [r0, #32]
   11f1c:	str	r3, [r0, #36]	; 0x24
   11f20:	str	r3, [r0, #40]	; 0x28
   11f24:	str	r3, [r0, #44]	; 0x2c
   11f28:	strd	r2, [r0, #48]	; 0x30
   11f2c:	bx	lr

00011f30 <table_destroy@@Base>:
   11f30:	cmp	r0, #0
   11f34:	beq	11f3c <table_destroy@@Base+0xc>
   11f38:	b	11d74 <_start@@Base+0x104>
   11f3c:	bx	lr

00011f40 <table_dupe@@Base>:
   11f40:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11f44:	mov	r4, #0
   11f48:	strd	r6, [sp, #8]
   11f4c:	mov	r6, r0
   11f50:	strd	r8, [sp, #16]
   11f54:	str	lr, [sp, #24]
   11f58:	sub	sp, sp, #20
   11f5c:	bl	13690 <table_get_row_length@@Base>
   11f60:	mov	r9, r0
   11f64:	mov	r0, r6
   11f68:	bl	12854 <table_get_column_length@@Base>
   11f6c:	mov	r8, r0
   11f70:	mov	r0, #56	; 0x38
   11f74:	bl	11ab4 <malloc@plt>
   11f78:	mov	r7, r0
   11f7c:	mov	r2, #10
   11f80:	mov	r3, #0
   11f84:	mov	r0, #20
   11f88:	mov	r1, #0
   11f8c:	cmp	r8, r4
   11f90:	str	r4, [r7]
   11f94:	str	r4, [r7, #4]
   11f98:	strd	r2, [r7, #8]
   11f9c:	str	r4, [r7, #16]
   11fa0:	str	r4, [r7, #20]
   11fa4:	strd	r0, [r7, #24]
   11fa8:	str	r4, [r7, #32]
   11fac:	str	r4, [r7, #36]	; 0x24
   11fb0:	str	r4, [r7, #40]	; 0x28
   11fb4:	str	r4, [r7, #44]	; 0x2c
   11fb8:	strd	r2, [r7, #48]	; 0x30
   11fbc:	ble	11ff8 <table_dupe@@Base+0xb8>
   11fc0:	mov	r1, r4
   11fc4:	mov	r0, r6
   11fc8:	bl	12bf0 <table_get_column_name@@Base>
   11fcc:	mov	r5, r0
   11fd0:	mov	r1, r4
   11fd4:	mov	r0, r6
   11fd8:	add	r4, r4, #1
   11fdc:	bl	128d8 <table_get_column_data_type@@Base>
   11fe0:	mov	r2, r0
   11fe4:	mov	r1, r5
   11fe8:	mov	r0, r7
   11fec:	bl	128ec <table_add_column@@Base>
   11ff0:	cmp	r8, r4
   11ff4:	bne	11fc0 <table_dupe@@Base+0x80>
   11ff8:	cmp	r9, #0
   11ffc:	ble	120d0 <table_dupe@@Base+0x190>
   12000:	mov	r5, #0
   12004:	mov	r0, r7
   12008:	bl	13698 <table_add_row@@Base>
   1200c:	cmp	r8, #0
   12010:	ble	120c4 <table_dupe@@Base+0x184>
   12014:	mov	r4, #0
   12018:	mov	r1, r4
   1201c:	mov	r0, r6
   12020:	bl	128d8 <table_get_column_data_type@@Base>
   12024:	cmp	r0, #23
   12028:	ldrls	pc, [pc, r0, lsl #2]
   1202c:	b	120b8 <table_dupe@@Base+0x178>
   12030:	andeq	r2, r1, ip, lsr r1
   12034:			; <UNDEFINED> instruction: 0x000123b0
   12038:	andeq	r2, r1, r8, lsl #7
   1203c:	andeq	r2, r1, r0, ror #6
   12040:	andeq	r2, r1, r8, lsr r3
   12044:	andeq	r2, r1, r0, asr r4
   12048:	andeq	r2, r1, r8, lsr #8
   1204c:	andeq	r2, r1, r0, lsl #8
   12050:	ldrdeq	r2, [r1], -r8
   12054:	andeq	r2, r1, r0, lsl r3
   12058:	andeq	r2, r1, r8, ror #5
   1205c:	andeq	r2, r1, r0, asr #5
   12060:	muleq	r1, r8, r2
   12064:	andeq	r2, r1, r0, ror r2
   12068:	andeq	r2, r1, r8, asr #4
   1206c:	andeq	r2, r1, r0, lsr #4
   12070:	strdeq	r2, [r1], -ip
   12074:	ldrdeq	r2, [r1], -r8
   12078:			; <UNDEFINED> instruction: 0x000121b4
   1207c:	andeq	r2, r1, ip, lsl #3
   12080:	andeq	r2, r1, r4, ror #2
   12084:	andeq	r2, r1, r4, lsl r1
   12088:	andeq	r2, r1, ip, ror #1
   1208c:	muleq	r1, r0, r0
   12090:	mov	r2, r4
   12094:	mov	r1, r5
   12098:	mov	r0, r6
   1209c:	bl	135c0 <table_get_ptr@@Base>
   120a0:	add	r3, sp, #12
   120a4:	mov	r2, r4
   120a8:	str	r0, [sp, #12]
   120ac:	mov	r1, r5
   120b0:	mov	r0, r7
   120b4:	bl	14a24 <table_set_ptr@@Base>
   120b8:	add	r4, r4, #1
   120bc:	cmp	r8, r4
   120c0:	bne	12018 <table_dupe@@Base+0xd8>
   120c4:	add	r5, r5, #1
   120c8:	cmp	r9, r5
   120cc:	bne	12004 <table_dupe@@Base+0xc4>
   120d0:	mov	r0, r7
   120d4:	add	sp, sp, #20
   120d8:	ldrd	r4, [sp]
   120dc:	ldrd	r6, [sp, #8]
   120e0:	ldrd	r8, [sp, #16]
   120e4:	add	sp, sp, #24
   120e8:	pop	{pc}		; (ldr pc, [sp], #4)
   120ec:	mov	r2, r4
   120f0:	mov	r1, r5
   120f4:	mov	r0, r6
   120f8:	bl	132e4 <table_get_bool@@Base>
   120fc:	mov	r3, r0
   12100:	mov	r2, r4
   12104:	mov	r1, r5
   12108:	mov	r0, r7
   1210c:	bl	13c10 <table_set_bool@@Base>
   12110:	b	120b8 <table_dupe@@Base+0x178>
   12114:	mov	r2, r4
   12118:	mov	r1, r5
   1211c:	mov	r0, r6
   12120:	bl	135a4 <table_get_string@@Base>
   12124:	mov	r3, r0
   12128:	mov	r2, r4
   1212c:	mov	r1, r5
   12130:	mov	r0, r7
   12134:	bl	14850 <table_set_string@@Base>
   12138:	b	120b8 <table_dupe@@Base+0x178>
   1213c:	mov	r2, r4
   12140:	mov	r1, r5
   12144:	mov	r0, r6
   12148:	bl	13304 <table_get_int@@Base>
   1214c:	mov	r3, r0
   12150:	mov	r2, r4
   12154:	mov	r1, r5
   12158:	mov	r0, r7
   1215c:	bl	13ca8 <table_set_int@@Base>
   12160:	b	120b8 <table_dupe@@Base+0x178>
   12164:	mov	r2, r4
   12168:	mov	r1, r5
   1216c:	mov	r0, r6
   12170:	bl	13584 <table_get_uchar@@Base>
   12174:	mov	r3, r0
   12178:	mov	r2, r4
   1217c:	mov	r1, r5
   12180:	mov	r0, r7
   12184:	bl	14988 <table_set_uchar@@Base>
   12188:	b	120b8 <table_dupe@@Base+0x178>
   1218c:	mov	r2, r4
   12190:	mov	r1, r5
   12194:	mov	r0, r6
   12198:	bl	13564 <table_get_char@@Base>
   1219c:	mov	r3, r0
   121a0:	mov	r2, r4
   121a4:	mov	r1, r5
   121a8:	mov	r0, r7
   121ac:	bl	148ec <table_set_char@@Base>
   121b0:	b	120b8 <table_dupe@@Base+0x178>
   121b4:	mov	r2, r4
   121b8:	mov	r1, r5
   121bc:	mov	r0, r6
   121c0:	bl	13544 <table_get_ldouble@@Base>
   121c4:	mov	r2, r4
   121c8:	mov	r1, r5
   121cc:	mov	r0, r7
   121d0:	bl	147a8 <table_set_ldouble@@Base>
   121d4:	b	120b8 <table_dupe@@Base+0x178>
   121d8:	mov	r2, r4
   121dc:	mov	r1, r5
   121e0:	mov	r0, r6
   121e4:	bl	13524 <table_get_double@@Base>
   121e8:	mov	r2, r4
   121ec:	mov	r1, r5
   121f0:	mov	r0, r7
   121f4:	bl	14700 <table_set_double@@Base>
   121f8:	b	120b8 <table_dupe@@Base+0x178>
   121fc:	mov	r2, r4
   12200:	mov	r1, r5
   12204:	mov	r0, r6
   12208:	bl	13504 <table_get_float@@Base>
   1220c:	mov	r2, r4
   12210:	mov	r1, r5
   12214:	mov	r0, r7
   12218:	bl	14664 <table_set_float@@Base>
   1221c:	b	120b8 <table_dupe@@Base+0x178>
   12220:	mov	r2, r4
   12224:	mov	r1, r5
   12228:	mov	r0, r6
   1222c:	bl	134e4 <table_get_ullong@@Base>
   12230:	mov	r2, r4
   12234:	strd	r0, [sp]
   12238:	mov	r1, r5
   1223c:	mov	r0, r7
   12240:	bl	145bc <table_set_ullong@@Base>
   12244:	b	120b8 <table_dupe@@Base+0x178>
   12248:	mov	r2, r4
   1224c:	mov	r1, r5
   12250:	mov	r0, r6
   12254:	bl	134c4 <table_get_llong@@Base>
   12258:	mov	r2, r4
   1225c:	strd	r0, [sp]
   12260:	mov	r1, r5
   12264:	mov	r0, r7
   12268:	bl	14514 <table_set_llong@@Base>
   1226c:	b	120b8 <table_dupe@@Base+0x178>
   12270:	mov	r2, r4
   12274:	mov	r1, r5
   12278:	mov	r0, r6
   1227c:	bl	134a4 <table_get_ulong@@Base>
   12280:	mov	r3, r0
   12284:	mov	r2, r4
   12288:	mov	r1, r5
   1228c:	mov	r0, r7
   12290:	bl	14478 <table_set_ulong@@Base>
   12294:	b	120b8 <table_dupe@@Base+0x178>
   12298:	mov	r2, r4
   1229c:	mov	r1, r5
   122a0:	mov	r0, r6
   122a4:	bl	13484 <table_get_long@@Base>
   122a8:	mov	r3, r0
   122ac:	mov	r2, r4
   122b0:	mov	r1, r5
   122b4:	mov	r0, r7
   122b8:	bl	143dc <table_set_long@@Base>
   122bc:	b	120b8 <table_dupe@@Base+0x178>
   122c0:	mov	r2, r4
   122c4:	mov	r1, r5
   122c8:	mov	r0, r6
   122cc:	bl	13464 <table_get_ushort@@Base>
   122d0:	mov	r3, r0
   122d4:	mov	r2, r4
   122d8:	mov	r1, r5
   122dc:	mov	r0, r7
   122e0:	bl	14344 <table_set_ushort@@Base>
   122e4:	b	120b8 <table_dupe@@Base+0x178>
   122e8:	mov	r2, r4
   122ec:	mov	r1, r5
   122f0:	mov	r0, r6
   122f4:	bl	13444 <table_get_short@@Base>
   122f8:	mov	r3, r0
   122fc:	mov	r2, r4
   12300:	mov	r1, r5
   12304:	mov	r0, r7
   12308:	bl	142ac <table_set_short@@Base>
   1230c:	b	120b8 <table_dupe@@Base+0x178>
   12310:	mov	r2, r4
   12314:	mov	r1, r5
   12318:	mov	r0, r6
   1231c:	bl	13424 <table_get_uint64@@Base>
   12320:	mov	r2, r4
   12324:	strd	r0, [sp]
   12328:	mov	r1, r5
   1232c:	mov	r0, r7
   12330:	bl	14208 <table_set_uint64@@Base>
   12334:	b	120b8 <table_dupe@@Base+0x178>
   12338:	mov	r2, r4
   1233c:	mov	r1, r5
   12340:	mov	r0, r6
   12344:	bl	13384 <table_get_int16@@Base>
   12348:	mov	r3, r0
   1234c:	mov	r2, r4
   12350:	mov	r1, r5
   12354:	mov	r0, r7
   12358:	bl	13f08 <table_set_int16@@Base>
   1235c:	b	120b8 <table_dupe@@Base+0x178>
   12360:	mov	r2, r4
   12364:	mov	r1, r5
   12368:	mov	r0, r6
   1236c:	bl	13364 <table_get_uint8@@Base>
   12370:	mov	r3, r0
   12374:	mov	r2, r4
   12378:	mov	r1, r5
   1237c:	mov	r0, r7
   12380:	bl	13e70 <table_set_uint8@@Base>
   12384:	b	120b8 <table_dupe@@Base+0x178>
   12388:	mov	r2, r4
   1238c:	mov	r1, r5
   12390:	mov	r0, r6
   12394:	bl	13344 <table_get_int8@@Base>
   12398:	mov	r3, r0
   1239c:	mov	r2, r4
   123a0:	mov	r1, r5
   123a4:	mov	r0, r7
   123a8:	bl	13dd8 <table_set_int8@@Base>
   123ac:	b	120b8 <table_dupe@@Base+0x178>
   123b0:	mov	r2, r4
   123b4:	mov	r1, r5
   123b8:	mov	r0, r6
   123bc:	bl	13324 <table_get_uint@@Base>
   123c0:	mov	r3, r0
   123c4:	mov	r2, r4
   123c8:	mov	r1, r5
   123cc:	mov	r0, r7
   123d0:	bl	13d40 <table_set_uint@@Base>
   123d4:	b	120b8 <table_dupe@@Base+0x178>
   123d8:	mov	r2, r4
   123dc:	mov	r1, r5
   123e0:	mov	r0, r6
   123e4:	bl	13404 <table_get_int64@@Base>
   123e8:	mov	r2, r4
   123ec:	strd	r0, [sp]
   123f0:	mov	r1, r5
   123f4:	mov	r0, r7
   123f8:	bl	14168 <table_set_int64@@Base>
   123fc:	b	120b8 <table_dupe@@Base+0x178>
   12400:	mov	r2, r4
   12404:	mov	r1, r5
   12408:	mov	r0, r6
   1240c:	bl	133e4 <table_get_uint32@@Base>
   12410:	mov	r3, r0
   12414:	mov	r2, r4
   12418:	mov	r1, r5
   1241c:	mov	r0, r7
   12420:	bl	140d0 <table_set_uint32@@Base>
   12424:	b	120b8 <table_dupe@@Base+0x178>
   12428:	mov	r2, r4
   1242c:	mov	r1, r5
   12430:	mov	r0, r6
   12434:	bl	133c4 <table_get_int32@@Base>
   12438:	mov	r3, r0
   1243c:	mov	r2, r4
   12440:	mov	r1, r5
   12444:	mov	r0, r7
   12448:	bl	14038 <table_set_int32@@Base>
   1244c:	b	120b8 <table_dupe@@Base+0x178>
   12450:	mov	r2, r4
   12454:	mov	r1, r5
   12458:	mov	r0, r6
   1245c:	bl	133a4 <table_get_uint16@@Base>
   12460:	mov	r3, r0
   12464:	mov	r2, r4
   12468:	mov	r1, r5
   1246c:	mov	r0, r7
   12470:	bl	13fa0 <table_set_uint16@@Base>
   12474:	b	120b8 <table_dupe@@Base+0x178>

00012478 <table_get_major_version@@Base>:
   12478:	mov	r0, #0
   1247c:	bx	lr

00012480 <table_get_minor_version@@Base>:
   12480:	mov	r0, #0
   12484:	bx	lr

00012488 <table_get_patch_version@@Base>:
   12488:	mov	r0, #0
   1248c:	bx	lr

00012490 <table_get_version@@Base>:
   12490:	movw	r0, #22460	; 0x57bc
   12494:	movt	r0, #1
   12498:	bx	lr

0001249c <table_get_callback_length@@Base>:
   1249c:	ldr	r0, [r0, #32]
   124a0:	bx	lr

000124a4 <table_register_callback@@Base>:
   124a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   124a8:	ldr	r5, [r0, #32]
   124ac:	strd	r6, [sp, #8]
   124b0:	strd	r8, [sp, #16]
   124b4:	str	sl, [sp, #24]
   124b8:	str	lr, [sp, #28]
   124bc:	cmp	r5, #0
   124c0:	ldr	r7, [r0, #36]	; 0x24
   124c4:	ble	1251c <table_register_callback@@Base+0x78>
   124c8:	sub	lr, r7, #4
   124cc:	mov	ip, #0
   124d0:	b	124e0 <table_register_callback@@Base+0x3c>
   124d4:	add	ip, ip, #1
   124d8:	cmp	ip, r5
   124dc:	beq	1251c <table_register_callback@@Base+0x78>
   124e0:	ldr	r4, [lr, #4]!
   124e4:	lsl	r6, ip, #2
   124e8:	cmp	r1, r4
   124ec:	bne	124d4 <table_register_callback@@Base+0x30>
   124f0:	ldr	r4, [r0, #40]	; 0x28
   124f4:	ldr	r4, [r4, ip, lsl #2]
   124f8:	cmp	r2, r4
   124fc:	bne	124d4 <table_register_callback@@Base+0x30>
   12500:	cmp	ip, #0
   12504:	beq	1251c <table_register_callback@@Base+0x78>
   12508:	ldr	r2, [r0, #44]	; 0x2c
   1250c:	ldr	r8, [r2, r6]
   12510:	orr	r8, r8, r3
   12514:	str	r8, [r2, r6]
   12518:	b	12560 <table_register_callback@@Base+0xbc>
   1251c:	mov	r8, r3
   12520:	ldr	r3, [r0, #48]	; 0x30
   12524:	mov	r4, r2
   12528:	mov	r9, r1
   1252c:	mov	r6, r0
   12530:	udiv	r2, r5, r3
   12534:	mls	r2, r3, r2, r5
   12538:	cmp	r2, #0
   1253c:	beq	12578 <table_register_callback@@Base+0xd4>
   12540:	str	r9, [r7, r5, lsl #2]
   12544:	ldr	r3, [r6, #40]	; 0x28
   12548:	str	r4, [r3, r5, lsl #2]
   1254c:	ldr	r3, [r6, #44]	; 0x2c
   12550:	str	r8, [r3, r5, lsl #2]
   12554:	ldr	r3, [r6, #32]
   12558:	add	r3, r3, #1
   1255c:	str	r3, [r6, #32]
   12560:	ldrd	r4, [sp]
   12564:	ldrd	r6, [sp, #8]
   12568:	ldrd	r8, [sp, #16]
   1256c:	ldr	sl, [sp, #24]
   12570:	add	sp, sp, #28
   12574:	pop	{pc}		; (ldr pc, [sp], #4)
   12578:	ldr	r2, [r6, #52]	; 0x34
   1257c:	mov	r0, r7
   12580:	add	r3, r3, r2
   12584:	lsl	r1, r3, #2
   12588:	str	r3, [r6, #52]	; 0x34
   1258c:	bl	11a90 <realloc@plt>
   12590:	ldr	r1, [r6, #52]	; 0x34
   12594:	str	r0, [r6, #36]	; 0x24
   12598:	ldr	r0, [r6, #40]	; 0x28
   1259c:	lsl	r1, r1, #2
   125a0:	bl	11a90 <realloc@plt>
   125a4:	ldr	r1, [r6, #52]	; 0x34
   125a8:	str	r0, [r6, #40]	; 0x28
   125ac:	ldr	r0, [r6, #44]	; 0x2c
   125b0:	lsl	r1, r1, #2
   125b4:	bl	11a90 <realloc@plt>
   125b8:	str	r0, [r6, #44]	; 0x2c
   125bc:	ldr	r5, [r6, #32]
   125c0:	ldr	r7, [r6, #36]	; 0x24
   125c4:	b	12540 <table_register_callback@@Base+0x9c>

000125c8 <table_unregister_callback@@Base>:
   125c8:	ldr	ip, [r0, #32]
   125cc:	cmp	ip, #0
   125d0:	bxle	lr
   125d4:	strd	r4, [sp, #-16]!
   125d8:	mov	r3, #0
   125dc:	str	r6, [sp, #8]
   125e0:	ldr	r6, [r0, #36]	; 0x24
   125e4:	str	lr, [sp, #12]
   125e8:	sub	r4, r6, #4
   125ec:	b	125fc <table_unregister_callback@@Base+0x34>
   125f0:	add	r3, r3, #1
   125f4:	cmp	r3, ip
   125f8:	beq	126dc <table_unregister_callback@@Base+0x114>
   125fc:	ldr	r5, [r4, #4]!
   12600:	lsl	lr, r3, #2
   12604:	cmp	r1, r5
   12608:	bne	125f0 <table_unregister_callback@@Base+0x28>
   1260c:	ldr	r5, [r0, #40]	; 0x28
   12610:	ldr	r5, [r5, r3, lsl #2]
   12614:	cmp	r2, r5
   12618:	bne	125f0 <table_unregister_callback@@Base+0x28>
   1261c:	sub	ip, ip, #1
   12620:	cmp	ip, r3
   12624:	ble	12674 <table_unregister_callback@@Base+0xac>
   12628:	add	r3, r3, #1
   1262c:	lsl	r2, r3, #2
   12630:	b	12638 <table_unregister_callback@@Base+0x70>
   12634:	ldr	r6, [r0, #36]	; 0x24
   12638:	ldr	r1, [r6, r2]
   1263c:	str	r1, [r6, lr]
   12640:	ldr	r1, [r0, #40]	; 0x28
   12644:	ldr	ip, [r1, r2]
   12648:	str	ip, [r1, lr]
   1264c:	ldr	r1, [r0, #44]	; 0x2c
   12650:	ldr	ip, [r1, r2]
   12654:	add	r2, r2, #4
   12658:	str	ip, [r1, lr]
   1265c:	lsl	lr, r3, #2
   12660:	ldr	ip, [r0, #32]
   12664:	sub	ip, ip, #1
   12668:	cmp	ip, r3
   1266c:	add	r3, r3, #1
   12670:	bgt	12634 <table_unregister_callback@@Base+0x6c>
   12674:	ldr	r2, [r0, #48]	; 0x30
   12678:	str	ip, [r0, #32]
   1267c:	udiv	r3, ip, r2
   12680:	mls	ip, r2, r3, ip
   12684:	cmp	ip, #0
   12688:	bne	126dc <table_unregister_callback@@Base+0x114>
   1268c:	mov	r4, r0
   12690:	ldr	r0, [r0, #36]	; 0x24
   12694:	ldr	r5, [r4, #52]	; 0x34
   12698:	sub	r5, r5, r2
   1269c:	cmp	r5, #0
   126a0:	str	r5, [r4, #52]	; 0x34
   126a4:	beq	126ec <table_unregister_callback@@Base+0x124>
   126a8:	lsl	r1, r5, #2
   126ac:	bl	11a90 <realloc@plt>
   126b0:	ldr	r1, [r4, #52]	; 0x34
   126b4:	str	r0, [r4, #36]	; 0x24
   126b8:	ldr	r0, [r4, #40]	; 0x28
   126bc:	lsl	r1, r1, #2
   126c0:	bl	11a90 <realloc@plt>
   126c4:	ldr	r1, [r4, #52]	; 0x34
   126c8:	str	r0, [r4, #40]	; 0x28
   126cc:	ldr	r0, [r4, #44]	; 0x2c
   126d0:	lsl	r1, r1, #2
   126d4:	bl	11a90 <realloc@plt>
   126d8:	str	r0, [r4, #44]	; 0x2c
   126dc:	ldrd	r4, [sp]
   126e0:	ldr	r6, [sp, #8]
   126e4:	add	sp, sp, #12
   126e8:	pop	{pc}		; (ldr pc, [sp], #4)
   126ec:	bl	11a84 <free@plt>
   126f0:	ldr	r0, [r4, #40]	; 0x28
   126f4:	bl	11a84 <free@plt>
   126f8:	ldr	r0, [r4, #44]	; 0x2c
   126fc:	bl	11a84 <free@plt>
   12700:	str	r5, [r4, #36]	; 0x24
   12704:	str	r5, [r4, #40]	; 0x28
   12708:	str	r5, [r4, #44]	; 0x2c
   1270c:	ldrd	r4, [sp]
   12710:	ldr	r6, [sp, #8]
   12714:	add	sp, sp, #12
   12718:	pop	{pc}		; (ldr pc, [sp], #4)

0001271c <table_notify@@Base>:
   1271c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12720:	strd	r6, [sp, #8]
   12724:	str	lr, [sp, #24]
   12728:	ldr	lr, [r0, #32]
   1272c:	strd	r8, [sp, #16]
   12730:	sub	sp, sp, #12
   12734:	cmp	lr, #0
   12738:	ble	127ac <table_notify@@Base+0x90>
   1273c:	ldr	r7, [r0, #44]	; 0x2c
   12740:	mov	r6, r3
   12744:	mov	r9, r2
   12748:	mov	r8, r1
   1274c:	mov	r5, r0
   12750:	mov	r4, #0
   12754:	ldr	ip, [r7, r4, lsl #2]
   12758:	mov	r3, r6
   1275c:	mov	r2, r9
   12760:	mov	r1, r8
   12764:	mov	r0, r5
   12768:	tst	r6, ip
   1276c:	beq	127a0 <table_notify@@Base+0x84>
   12770:	ldr	ip, [r5, #36]	; 0x24
   12774:	ldr	lr, [r5, #40]	; 0x28
   12778:	ldr	lr, [lr, r4, lsl #2]
   1277c:	str	lr, [sp]
   12780:	ldr	r7, [ip, r4, lsl #2]
   12784:	add	r4, r4, #1
   12788:	blx	r7
   1278c:	ldr	lr, [r5, #32]
   12790:	cmp	lr, r4
   12794:	ble	127ac <table_notify@@Base+0x90>
   12798:	ldr	r7, [r5, #44]	; 0x2c
   1279c:	b	12754 <table_notify@@Base+0x38>
   127a0:	add	r4, r4, #1
   127a4:	cmp	r4, lr
   127a8:	blt	12754 <table_notify@@Base+0x38>
   127ac:	add	sp, sp, #12
   127b0:	ldrd	r4, [sp]
   127b4:	ldrd	r6, [sp, #8]
   127b8:	ldrd	r8, [sp, #16]
   127bc:	add	sp, sp, #24
   127c0:	pop	{pc}		; (ldr pc, [sp], #4)

000127c4 <table_column_init@@Base>:
   127c4:	add	r1, r1, r1, lsl #1
   127c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   127cc:	strd	r6, [sp, #8]
   127d0:	mov	r7, r2
   127d4:	ldr	r6, [r0]
   127d8:	mov	r0, r2
   127dc:	lsl	r4, r1, #2
   127e0:	strd	r8, [sp, #16]
   127e4:	mov	r9, r3
   127e8:	str	sl, [sp, #24]
   127ec:	str	lr, [sp, #28]
   127f0:	bl	11ad8 <strlen@plt>
   127f4:	add	r0, r0, #1
   127f8:	ldr	r8, [sp, #32]
   127fc:	add	r5, r6, r4
   12800:	bl	11ab4 <malloc@plt>
   12804:	cmp	r0, #0
   12808:	str	r0, [r6, r4]
   1280c:	beq	12818 <table_column_init@@Base+0x54>
   12810:	mov	r1, r7
   12814:	bl	11a9c <strcpy@plt>
   12818:	ldrd	r6, [sp, #8]
   1281c:	ldr	sl, [sp, #24]
   12820:	str	r9, [r5, #4]
   12824:	str	r8, [r5, #8]
   12828:	ldrd	r4, [sp]
   1282c:	ldrd	r8, [sp, #16]
   12830:	add	sp, sp, #28
   12834:	pop	{pc}		; (ldr pc, [sp], #4)

00012838 <table_column_destroy@@Base>:
   12838:	ldr	r3, [r0]
   1283c:	add	r1, r1, r1, lsl #1
   12840:	ldr	r0, [r3, r1, lsl #2]
   12844:	cmp	r0, #0
   12848:	beq	12850 <table_column_destroy@@Base+0x18>
   1284c:	b	11a84 <free@plt>
   12850:	bx	lr

00012854 <table_get_column_length@@Base>:
   12854:	ldr	r0, [r0, #4]
   12858:	bx	lr

0001285c <table_get_column@@Base>:
   1285c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12860:	strd	r6, [sp, #8]
   12864:	ldr	r7, [r0, #4]
   12868:	str	r8, [sp, #16]
   1286c:	str	lr, [sp, #20]
   12870:	cmp	r7, #0
   12874:	ble	128c4 <table_get_column@@Base+0x68>
   12878:	mov	r6, r1
   1287c:	mov	r4, #0
   12880:	ldr	r5, [r0]
   12884:	b	12894 <table_get_column@@Base+0x38>
   12888:	add	r4, r4, #1
   1288c:	cmp	r7, r4
   12890:	beq	128d0 <table_get_column@@Base+0x74>
   12894:	mov	r1, r6
   12898:	ldr	r0, [r5]
   1289c:	add	r5, r5, #12
   128a0:	bl	11a6c <strcmp@plt>
   128a4:	cmp	r0, #0
   128a8:	bne	12888 <table_get_column@@Base+0x2c>
   128ac:	mov	r0, r4
   128b0:	ldrd	r4, [sp]
   128b4:	ldrd	r6, [sp, #8]
   128b8:	ldr	r8, [sp, #16]
   128bc:	add	sp, sp, #20
   128c0:	pop	{pc}		; (ldr pc, [sp], #4)
   128c4:	beq	128d0 <table_get_column@@Base+0x74>
   128c8:	mov	r4, #0
   128cc:	b	128ac <table_get_column@@Base+0x50>
   128d0:	mvn	r4, #0
   128d4:	b	128ac <table_get_column@@Base+0x50>

000128d8 <table_get_column_data_type@@Base>:
   128d8:	ldr	r3, [r0]
   128dc:	add	r1, r1, r1, lsl #1
   128e0:	add	r3, r3, r1, lsl #2
   128e4:	ldr	r0, [r3, #4]
   128e8:	bx	lr

000128ec <table_add_column@@Base>:
   128ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   128f0:	mov	r4, r0
   128f4:	ldr	r3, [r0, #8]
   128f8:	strd	r6, [sp, #8]
   128fc:	strd	sl, [sp, #24]
   12900:	mov	fp, r1
   12904:	ldr	r1, [r0, #4]
   12908:	strd	r8, [sp, #16]
   1290c:	mov	r9, r2
   12910:	str	lr, [sp, #32]
   12914:	sub	sp, sp, #12
   12918:	udiv	r5, r1, r3
   1291c:	mls	r5, r3, r5, r1
   12920:	cmp	r5, #0
   12924:	beq	129e8 <table_add_column@@Base+0xfc>
   12928:	mov	r0, r4
   1292c:	bl	13690 <table_get_row_length@@Base>
   12930:	ldr	r6, [r4, #4]
   12934:	mov	r7, r0
   12938:	mov	r0, r9
   1293c:	bl	132b0 <table_get_default_compare_function_for_data_type@@Base>
   12940:	str	r0, [sp, #4]
   12944:	mov	r0, fp
   12948:	ldr	sl, [r4]
   1294c:	bl	11ad8 <strlen@plt>
   12950:	add	r5, r6, r6, lsl #1
   12954:	add	r0, r0, #1
   12958:	bl	11ab4 <malloc@plt>
   1295c:	lsl	r5, r5, #2
   12960:	cmp	r0, #0
   12964:	add	r8, sl, r5
   12968:	str	r0, [sl, r5]
   1296c:	beq	12978 <table_add_column@@Base+0x8c>
   12970:	mov	r1, fp
   12974:	bl	11a9c <strcpy@plt>
   12978:	ldr	r3, [sp, #4]
   1297c:	cmp	r7, #0
   12980:	str	r9, [r8, #4]
   12984:	str	r3, [r8, #8]
   12988:	ble	129ac <table_add_column@@Base+0xc0>
   1298c:	mov	r5, #0
   12990:	mov	r1, r5
   12994:	mov	r2, r6
   12998:	mov	r0, r4
   1299c:	add	r5, r5, #1
   129a0:	bl	14a98 <table_cell_init@@Base>
   129a4:	cmp	r7, r5
   129a8:	bne	12990 <table_add_column@@Base+0xa4>
   129ac:	mov	r0, r4
   129b0:	mov	r3, #8
   129b4:	ldr	r2, [r4, #4]
   129b8:	mvn	r1, #0
   129bc:	bl	1271c <table_notify@@Base>
   129c0:	ldr	r0, [r4, #4]
   129c4:	add	r3, r0, #1
   129c8:	str	r3, [r4, #4]
   129cc:	add	sp, sp, #12
   129d0:	ldrd	r4, [sp]
   129d4:	ldrd	r6, [sp, #8]
   129d8:	ldrd	r8, [sp, #16]
   129dc:	ldrd	sl, [sp, #24]
   129e0:	add	sp, sp, #32
   129e4:	pop	{pc}		; (ldr pc, [sp], #4)
   129e8:	ldr	r2, [r4, #12]
   129ec:	ldr	r0, [r0]
   129f0:	add	r3, r3, r2
   129f4:	add	r1, r3, r3, lsl #1
   129f8:	str	r3, [r4, #12]
   129fc:	lsl	r1, r1, #2
   12a00:	bl	11a90 <realloc@plt>
   12a04:	str	r0, [r4]
   12a08:	mov	r0, r4
   12a0c:	bl	13690 <table_get_row_length@@Base>
   12a10:	subs	r7, r0, #0
   12a14:	ble	12928 <table_add_column@@Base+0x3c>
   12a18:	mov	r1, r5
   12a1c:	mov	r0, r4
   12a20:	bl	13884 <table_get_row_ptr@@Base>
   12a24:	ldr	r1, [r4, #12]
   12a28:	mov	r6, r0
   12a2c:	add	r5, r5, #1
   12a30:	ldr	r0, [r0]
   12a34:	lsl	r1, r1, #2
   12a38:	bl	11a90 <realloc@plt>
   12a3c:	cmp	r7, r5
   12a40:	str	r0, [r6]
   12a44:	bne	12a18 <table_add_column@@Base+0x12c>
   12a48:	b	12928 <table_add_column@@Base+0x3c>

00012a4c <table_remove_column@@Base>:
   12a4c:	ldr	r3, [r0]
   12a50:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12a54:	mov	r4, r0
   12a58:	mov	r5, r1
   12a5c:	strd	r6, [sp, #8]
   12a60:	add	r6, r1, r1, lsl #1
   12a64:	strd	r8, [sp, #16]
   12a68:	lsl	r6, r6, #2
   12a6c:	str	sl, [sp, #24]
   12a70:	str	lr, [sp, #28]
   12a74:	ldr	r0, [r3, r6]
   12a78:	cmp	r0, #0
   12a7c:	beq	12a84 <table_remove_column@@Base+0x38>
   12a80:	bl	11a84 <free@plt>
   12a84:	ldr	r7, [r4, #4]
   12a88:	sub	r7, r7, #1
   12a8c:	cmp	r5, r7
   12a90:	bge	12acc <table_remove_column@@Base+0x80>
   12a94:	mov	r1, r5
   12a98:	ldr	r3, [r4]
   12a9c:	add	r1, r1, #1
   12aa0:	cmp	r1, r7
   12aa4:	add	r2, r3, r6
   12aa8:	add	r6, r6, #12
   12aac:	add	r3, r3, r6
   12ab0:	ldr	ip, [r3]
   12ab4:	ldr	r0, [r3, #4]
   12ab8:	ldr	r3, [r3, #8]
   12abc:	str	ip, [r2]
   12ac0:	str	r0, [r2, #4]
   12ac4:	str	r3, [r2, #8]
   12ac8:	bne	12a98 <table_remove_column@@Base+0x4c>
   12acc:	mov	r0, r4
   12ad0:	bl	13690 <table_get_row_length@@Base>
   12ad4:	subs	r9, r0, #0
   12ad8:	ble	12b3c <table_remove_column@@Base+0xf0>
   12adc:	lsl	r8, r5, #2
   12ae0:	mov	r6, #0
   12ae4:	mov	r2, r5
   12ae8:	mov	r1, r6
   12aec:	mov	r0, r4
   12af0:	bl	14ac0 <table_cell_destroy@@Base>
   12af4:	mov	r1, r6
   12af8:	mov	r0, r4
   12afc:	bl	13884 <table_get_row_ptr@@Base>
   12b00:	cmp	r5, r7
   12b04:	bge	12b30 <table_remove_column@@Base+0xe4>
   12b08:	mov	r3, r8
   12b0c:	mov	r2, r5
   12b10:	ldr	r1, [r0]
   12b14:	add	r2, r2, #1
   12b18:	cmp	r2, r7
   12b1c:	add	ip, r1, r3
   12b20:	add	r3, r3, #4
   12b24:	ldr	r1, [r1, r3]
   12b28:	str	r1, [ip]
   12b2c:	bne	12b10 <table_remove_column@@Base+0xc4>
   12b30:	add	r6, r6, #1
   12b34:	cmp	r9, r6
   12b38:	bne	12ae4 <table_remove_column@@Base+0x98>
   12b3c:	ldr	r6, [r4, #4]
   12b40:	ldr	r2, [r4, #8]
   12b44:	sub	r3, r6, #1
   12b48:	udiv	r6, r3, r2
   12b4c:	str	r3, [r4, #4]
   12b50:	mls	r6, r2, r6, r3
   12b54:	cmp	r6, #0
   12b58:	beq	12b8c <table_remove_column@@Base+0x140>
   12b5c:	mov	r0, r4
   12b60:	mov	r2, r5
   12b64:	mov	r3, #16
   12b68:	mvn	r1, #0
   12b6c:	bl	1271c <table_notify@@Base>
   12b70:	ldrd	r4, [sp]
   12b74:	mov	r0, #0
   12b78:	ldrd	r6, [sp, #8]
   12b7c:	ldrd	r8, [sp, #16]
   12b80:	ldr	sl, [sp, #24]
   12b84:	add	sp, sp, #28
   12b88:	pop	{pc}		; (ldr pc, [sp], #4)
   12b8c:	ldr	r0, [r4]
   12b90:	ldr	r3, [r4, #12]
   12b94:	sub	r2, r3, r2
   12b98:	add	r1, r2, r2, lsl #1
   12b9c:	str	r2, [r4, #12]
   12ba0:	lsl	r1, r1, #2
   12ba4:	bl	11a90 <realloc@plt>
   12ba8:	str	r0, [r4]
   12bac:	mov	r0, r4
   12bb0:	bl	13690 <table_get_row_length@@Base>
   12bb4:	subs	r8, r0, #0
   12bb8:	ble	12b5c <table_remove_column@@Base+0x110>
   12bbc:	mov	r1, r6
   12bc0:	mov	r0, r4
   12bc4:	bl	13884 <table_get_row_ptr@@Base>
   12bc8:	ldr	r1, [r4, #12]
   12bcc:	mov	r7, r0
   12bd0:	add	r6, r6, #1
   12bd4:	ldr	r0, [r0]
   12bd8:	lsl	r1, r1, #2
   12bdc:	bl	11a90 <realloc@plt>
   12be0:	cmp	r8, r6
   12be4:	str	r0, [r7]
   12be8:	bne	12bbc <table_remove_column@@Base+0x170>
   12bec:	b	12b5c <table_remove_column@@Base+0x110>

00012bf0 <table_get_column_name@@Base>:
   12bf0:	ldr	r3, [r0]
   12bf4:	add	r1, r1, r1, lsl #1
   12bf8:	ldr	r0, [r3, r1, lsl #2]
   12bfc:	bx	lr

00012c00 <table_get_col_ptr@@Base>:
   12c00:	ldr	r0, [r0]
   12c04:	add	r1, r1, r1, lsl #1
   12c08:	add	r0, r0, r1, lsl #2
   12c0c:	bx	lr

00012c10 <table_get_column_compare_function@@Base>:
   12c10:	ldr	r3, [r0]
   12c14:	add	r1, r1, r1, lsl #1
   12c18:	add	r3, r3, r1, lsl #2
   12c1c:	ldr	r0, [r3, #8]
   12c20:	bx	lr

00012c24 <table_set_column_compare_function@@Base>:
   12c24:	ldr	r3, [r0]
   12c28:	add	r1, r1, r1, lsl #1
   12c2c:	add	r3, r3, r1, lsl #2
   12c30:	str	r2, [r3, #8]
   12c34:	bx	lr

00012c38 <table_compare_ptr@@Base>:
   12c38:	cmp	r0, r1
   12c3c:	bhi	12c4c <table_compare_ptr@@Base+0x14>
   12c40:	mvncc	r0, #0
   12c44:	movcs	r0, #0
   12c48:	bx	lr
   12c4c:	mov	r0, #1
   12c50:	bx	lr

00012c54 <table_compare_string@@Base>:
   12c54:	cmp	r0, #0
   12c58:	beq	12c68 <table_compare_string@@Base+0x14>
   12c5c:	cmp	r1, #0
   12c60:	beq	12c78 <table_compare_string@@Base+0x24>
   12c64:	b	11a6c <strcmp@plt>
   12c68:	adds	r0, r1, #0
   12c6c:	movne	r0, #1
   12c70:	rsb	r0, r0, #0
   12c74:	bx	lr
   12c78:	mov	r0, #1
   12c7c:	bx	lr

00012c80 <table_compare_bool@@Base>:
   12c80:	cmp	r0, #0
   12c84:	beq	12cb4 <table_compare_bool@@Base+0x34>
   12c88:	cmp	r1, #0
   12c8c:	beq	12cac <table_compare_bool@@Base+0x2c>
   12c90:	ldrb	r2, [r0]
   12c94:	ldrb	r3, [r1]
   12c98:	cmp	r2, r3
   12c9c:	bhi	12cac <table_compare_bool@@Base+0x2c>
   12ca0:	mvncc	r0, #0
   12ca4:	movcs	r0, #0
   12ca8:	bx	lr
   12cac:	mov	r0, #1
   12cb0:	bx	lr
   12cb4:	adds	r1, r1, #0
   12cb8:	movne	r1, #1
   12cbc:	rsb	r0, r1, #0
   12cc0:	bx	lr

00012cc4 <table_compare_int32@@Base>:
   12cc4:	cmp	r0, #0
   12cc8:	beq	12cf8 <table_compare_int32@@Base+0x34>
   12ccc:	cmp	r1, #0
   12cd0:	beq	12cf0 <table_compare_int32@@Base+0x2c>
   12cd4:	ldr	r2, [r0]
   12cd8:	ldr	r3, [r1]
   12cdc:	cmp	r2, r3
   12ce0:	bgt	12cf0 <table_compare_int32@@Base+0x2c>
   12ce4:	mvnlt	r0, #0
   12ce8:	movge	r0, #0
   12cec:	bx	lr
   12cf0:	mov	r0, #1
   12cf4:	bx	lr
   12cf8:	adds	r1, r1, #0
   12cfc:	movne	r1, #1
   12d00:	rsb	r0, r1, #0
   12d04:	bx	lr

00012d08 <table_compare_uint32@@Base>:
   12d08:	cmp	r0, #0
   12d0c:	beq	12d3c <table_compare_uint32@@Base+0x34>
   12d10:	cmp	r1, #0
   12d14:	beq	12d34 <table_compare_uint32@@Base+0x2c>
   12d18:	ldr	r2, [r0]
   12d1c:	ldr	r3, [r1]
   12d20:	cmp	r2, r3
   12d24:	bhi	12d34 <table_compare_uint32@@Base+0x2c>
   12d28:	mvncc	r0, #0
   12d2c:	movcs	r0, #0
   12d30:	bx	lr
   12d34:	mov	r0, #1
   12d38:	bx	lr
   12d3c:	adds	r1, r1, #0
   12d40:	movne	r1, #1
   12d44:	rsb	r0, r1, #0
   12d48:	bx	lr

00012d4c <table_compare_int8@@Base>:
   12d4c:	cmp	r0, #0
   12d50:	beq	12d80 <table_compare_int8@@Base+0x34>
   12d54:	cmp	r1, #0
   12d58:	beq	12d78 <table_compare_int8@@Base+0x2c>
   12d5c:	ldrsb	r2, [r0]
   12d60:	ldrsb	r3, [r1]
   12d64:	cmp	r2, r3
   12d68:	bgt	12d78 <table_compare_int8@@Base+0x2c>
   12d6c:	mvnlt	r0, #0
   12d70:	movge	r0, #0
   12d74:	bx	lr
   12d78:	mov	r0, #1
   12d7c:	bx	lr
   12d80:	adds	r1, r1, #0
   12d84:	movne	r1, #1
   12d88:	rsb	r0, r1, #0
   12d8c:	bx	lr

00012d90 <table_compare_char@@Base>:
   12d90:	cmp	r0, #0
   12d94:	beq	12dc4 <table_compare_char@@Base+0x34>
   12d98:	cmp	r1, #0
   12d9c:	beq	12dbc <table_compare_char@@Base+0x2c>
   12da0:	ldrb	r2, [r0]
   12da4:	ldrb	r3, [r1]
   12da8:	cmp	r2, r3
   12dac:	bhi	12dbc <table_compare_char@@Base+0x2c>
   12db0:	mvncc	r0, #0
   12db4:	movcs	r0, #0
   12db8:	bx	lr
   12dbc:	mov	r0, #1
   12dc0:	bx	lr
   12dc4:	adds	r1, r1, #0
   12dc8:	movne	r1, #1
   12dcc:	rsb	r0, r1, #0
   12dd0:	bx	lr

00012dd4 <table_compare_short@@Base>:
   12dd4:	cmp	r0, #0
   12dd8:	beq	12e08 <table_compare_short@@Base+0x34>
   12ddc:	cmp	r1, #0
   12de0:	beq	12e00 <table_compare_short@@Base+0x2c>
   12de4:	ldrsh	r2, [r0]
   12de8:	ldrsh	r3, [r1]
   12dec:	cmp	r2, r3
   12df0:	bgt	12e00 <table_compare_short@@Base+0x2c>
   12df4:	mvnlt	r0, #0
   12df8:	movge	r0, #0
   12dfc:	bx	lr
   12e00:	mov	r0, #1
   12e04:	bx	lr
   12e08:	adds	r1, r1, #0
   12e0c:	movne	r1, #1
   12e10:	rsb	r0, r1, #0
   12e14:	bx	lr

00012e18 <table_compare_ushort@@Base>:
   12e18:	cmp	r0, #0
   12e1c:	beq	12e4c <table_compare_ushort@@Base+0x34>
   12e20:	cmp	r1, #0
   12e24:	beq	12e44 <table_compare_ushort@@Base+0x2c>
   12e28:	ldrh	r2, [r0]
   12e2c:	ldrh	r3, [r1]
   12e30:	cmp	r2, r3
   12e34:	bhi	12e44 <table_compare_ushort@@Base+0x2c>
   12e38:	mvncc	r0, #0
   12e3c:	movcs	r0, #0
   12e40:	bx	lr
   12e44:	mov	r0, #1
   12e48:	bx	lr
   12e4c:	adds	r1, r1, #0
   12e50:	movne	r1, #1
   12e54:	rsb	r0, r1, #0
   12e58:	bx	lr

00012e5c <table_compare_llong@@Base>:
   12e5c:	cmp	r0, #0
   12e60:	beq	12ea4 <table_compare_llong@@Base+0x48>
   12e64:	cmp	r1, #0
   12e68:	beq	12eb4 <table_compare_llong@@Base+0x58>
   12e6c:	strd	r4, [sp, #-8]!
   12e70:	ldrd	r2, [r1]
   12e74:	ldrd	r4, [r0]
   12e78:	cmp	r2, r4
   12e7c:	sbcs	r1, r3, r5
   12e80:	movlt	r0, #1
   12e84:	blt	12e98 <table_compare_llong@@Base+0x3c>
   12e88:	cmp	r4, r2
   12e8c:	sbcs	r3, r5, r3
   12e90:	mvnlt	r0, #0
   12e94:	movge	r0, #0
   12e98:	ldrd	r4, [sp]
   12e9c:	add	sp, sp, #8
   12ea0:	bx	lr
   12ea4:	adds	r1, r1, #0
   12ea8:	movne	r1, #1
   12eac:	rsb	r0, r1, #0
   12eb0:	bx	lr
   12eb4:	mov	r0, #1
   12eb8:	bx	lr

00012ebc <table_compare_uint64@@Base>:
   12ebc:	cmp	r0, #0
   12ec0:	beq	12efc <table_compare_uint64@@Base+0x40>
   12ec4:	cmp	r1, #0
   12ec8:	beq	12f0c <table_compare_uint64@@Base+0x50>
   12ecc:	strd	r4, [sp, #-8]!
   12ed0:	ldrd	r2, [r1]
   12ed4:	ldrd	r4, [r0]
   12ed8:	cmp	r5, r3
   12edc:	cmpeq	r4, r2
   12ee0:	movhi	r0, #1
   12ee4:	bhi	12ef0 <table_compare_uint64@@Base+0x34>
   12ee8:	mvncc	r0, #0
   12eec:	movcs	r0, #0
   12ef0:	ldrd	r4, [sp]
   12ef4:	add	sp, sp, #8
   12ef8:	bx	lr
   12efc:	adds	r1, r1, #0
   12f00:	movne	r1, #1
   12f04:	rsb	r0, r1, #0
   12f08:	bx	lr
   12f0c:	mov	r0, #1
   12f10:	bx	lr

00012f14 <table_compare_long@@Base>:
   12f14:	cmp	r0, #0
   12f18:	beq	12f48 <table_compare_long@@Base+0x34>
   12f1c:	cmp	r1, #0
   12f20:	beq	12f40 <table_compare_long@@Base+0x2c>
   12f24:	ldr	r2, [r0]
   12f28:	ldr	r3, [r1]
   12f2c:	cmp	r2, r3
   12f30:	bgt	12f40 <table_compare_long@@Base+0x2c>
   12f34:	mvnlt	r0, #0
   12f38:	movge	r0, #0
   12f3c:	bx	lr
   12f40:	mov	r0, #1
   12f44:	bx	lr
   12f48:	adds	r1, r1, #0
   12f4c:	movne	r1, #1
   12f50:	rsb	r0, r1, #0
   12f54:	bx	lr

00012f58 <table_compare_ullong@@Base>:
   12f58:	cmp	r0, #0
   12f5c:	beq	12f8c <table_compare_ullong@@Base+0x34>
   12f60:	cmp	r1, #0
   12f64:	beq	12f84 <table_compare_ullong@@Base+0x2c>
   12f68:	ldr	r2, [r0]
   12f6c:	ldr	r3, [r1]
   12f70:	cmp	r2, r3
   12f74:	bhi	12f84 <table_compare_ullong@@Base+0x2c>
   12f78:	mvncc	r0, #0
   12f7c:	movcs	r0, #0
   12f80:	bx	lr
   12f84:	mov	r0, #1
   12f88:	bx	lr
   12f8c:	adds	r1, r1, #0
   12f90:	movne	r1, #1
   12f94:	rsb	r0, r1, #0
   12f98:	bx	lr

00012f9c <table_compare_float@@Base>:
   12f9c:	cmp	r0, #0
   12fa0:	beq	12fd4 <table_compare_float@@Base+0x38>
   12fa4:	cmp	r1, #0
   12fa8:	beq	12fcc <table_compare_float@@Base+0x30>
   12fac:	vldr	s14, [r0]
   12fb0:	vldr	s15, [r1]
   12fb4:	vcmpe.f32	s14, s15
   12fb8:	vmrs	APSR_nzcv, fpscr
   12fbc:	bgt	12fcc <table_compare_float@@Base+0x30>
   12fc0:	mvnmi	r0, #0
   12fc4:	movpl	r0, #0
   12fc8:	bx	lr
   12fcc:	mov	r0, #1
   12fd0:	bx	lr
   12fd4:	adds	r1, r1, #0
   12fd8:	movne	r1, #1
   12fdc:	rsb	r0, r1, #0
   12fe0:	bx	lr

00012fe4 <table_compare_double@@Base>:
   12fe4:	cmp	r0, #0
   12fe8:	beq	1301c <table_compare_double@@Base+0x38>
   12fec:	cmp	r1, #0
   12ff0:	beq	13014 <table_compare_double@@Base+0x30>
   12ff4:	vldr	d6, [r0]
   12ff8:	vldr	d7, [r1]
   12ffc:	vcmpe.f64	d6, d7
   13000:	vmrs	APSR_nzcv, fpscr
   13004:	bgt	13014 <table_compare_double@@Base+0x30>
   13008:	mvnmi	r0, #0
   1300c:	movpl	r0, #0
   13010:	bx	lr
   13014:	mov	r0, #1
   13018:	bx	lr
   1301c:	adds	r1, r1, #0
   13020:	movne	r1, #1
   13024:	rsb	r0, r1, #0
   13028:	bx	lr

0001302c <table_compare_ldouble@@Base>:
   1302c:	cmp	r0, #0
   13030:	beq	13064 <table_compare_ldouble@@Base+0x38>
   13034:	cmp	r1, #0
   13038:	beq	1305c <table_compare_ldouble@@Base+0x30>
   1303c:	vldr	d6, [r0]
   13040:	vldr	d7, [r1]
   13044:	vcmpe.f64	d6, d7
   13048:	vmrs	APSR_nzcv, fpscr
   1304c:	bgt	1305c <table_compare_ldouble@@Base+0x30>
   13050:	mvnmi	r0, #0
   13054:	movpl	r0, #0
   13058:	bx	lr
   1305c:	mov	r0, #1
   13060:	bx	lr
   13064:	adds	r1, r1, #0
   13068:	movne	r1, #1
   1306c:	rsb	r0, r1, #0
   13070:	bx	lr

00013074 <table_compare_uchar@@Base>:
   13074:	cmp	r0, #0
   13078:	beq	130a8 <table_compare_uchar@@Base+0x34>
   1307c:	cmp	r1, #0
   13080:	beq	130a0 <table_compare_uchar@@Base+0x2c>
   13084:	ldrb	r2, [r0]
   13088:	ldrb	r3, [r1]
   1308c:	cmp	r2, r3
   13090:	bhi	130a0 <table_compare_uchar@@Base+0x2c>
   13094:	mvncc	r0, #0
   13098:	movcs	r0, #0
   1309c:	bx	lr
   130a0:	mov	r0, #1
   130a4:	bx	lr
   130a8:	adds	r1, r1, #0
   130ac:	movne	r1, #1
   130b0:	rsb	r0, r1, #0
   130b4:	bx	lr

000130b8 <table_compare_int@@Base>:
   130b8:	cmp	r0, #0
   130bc:	beq	130ec <table_compare_int@@Base+0x34>
   130c0:	cmp	r1, #0
   130c4:	beq	130e4 <table_compare_int@@Base+0x2c>
   130c8:	ldr	r2, [r0]
   130cc:	ldr	r3, [r1]
   130d0:	cmp	r2, r3
   130d4:	bgt	130e4 <table_compare_int@@Base+0x2c>
   130d8:	mvnlt	r0, #0
   130dc:	movge	r0, #0
   130e0:	bx	lr
   130e4:	mov	r0, #1
   130e8:	bx	lr
   130ec:	adds	r1, r1, #0
   130f0:	movne	r1, #1
   130f4:	rsb	r0, r1, #0
   130f8:	bx	lr

000130fc <table_compare_uint@@Base>:
   130fc:	cmp	r0, #0
   13100:	beq	13130 <table_compare_uint@@Base+0x34>
   13104:	cmp	r1, #0
   13108:	beq	13128 <table_compare_uint@@Base+0x2c>
   1310c:	ldr	r2, [r0]
   13110:	ldr	r3, [r1]
   13114:	cmp	r2, r3
   13118:	bhi	13128 <table_compare_uint@@Base+0x2c>
   1311c:	mvncc	r0, #0
   13120:	movcs	r0, #0
   13124:	bx	lr
   13128:	mov	r0, #1
   1312c:	bx	lr
   13130:	adds	r1, r1, #0
   13134:	movne	r1, #1
   13138:	rsb	r0, r1, #0
   1313c:	bx	lr

00013140 <table_compare_uint8@@Base>:
   13140:	cmp	r0, #0
   13144:	beq	13174 <table_compare_uint8@@Base+0x34>
   13148:	cmp	r1, #0
   1314c:	beq	1316c <table_compare_uint8@@Base+0x2c>
   13150:	ldrb	r2, [r0]
   13154:	ldrb	r3, [r1]
   13158:	cmp	r2, r3
   1315c:	bhi	1316c <table_compare_uint8@@Base+0x2c>
   13160:	mvncc	r0, #0
   13164:	movcs	r0, #0
   13168:	bx	lr
   1316c:	mov	r0, #1
   13170:	bx	lr
   13174:	adds	r1, r1, #0
   13178:	movne	r1, #1
   1317c:	rsb	r0, r1, #0
   13180:	bx	lr

00013184 <table_compare_int16@@Base>:
   13184:	cmp	r0, #0
   13188:	beq	131b8 <table_compare_int16@@Base+0x34>
   1318c:	cmp	r1, #0
   13190:	beq	131b0 <table_compare_int16@@Base+0x2c>
   13194:	ldrsh	r2, [r0]
   13198:	ldrsh	r3, [r1]
   1319c:	cmp	r2, r3
   131a0:	bgt	131b0 <table_compare_int16@@Base+0x2c>
   131a4:	mvnlt	r0, #0
   131a8:	movge	r0, #0
   131ac:	bx	lr
   131b0:	mov	r0, #1
   131b4:	bx	lr
   131b8:	adds	r1, r1, #0
   131bc:	movne	r1, #1
   131c0:	rsb	r0, r1, #0
   131c4:	bx	lr

000131c8 <table_compare_uint16@@Base>:
   131c8:	cmp	r0, #0
   131cc:	beq	131fc <table_compare_uint16@@Base+0x34>
   131d0:	cmp	r1, #0
   131d4:	beq	131f4 <table_compare_uint16@@Base+0x2c>
   131d8:	ldrh	r2, [r0]
   131dc:	ldrh	r3, [r1]
   131e0:	cmp	r2, r3
   131e4:	bhi	131f4 <table_compare_uint16@@Base+0x2c>
   131e8:	mvncc	r0, #0
   131ec:	movcs	r0, #0
   131f0:	bx	lr
   131f4:	mov	r0, #1
   131f8:	bx	lr
   131fc:	adds	r1, r1, #0
   13200:	movne	r1, #1
   13204:	rsb	r0, r1, #0
   13208:	bx	lr

0001320c <table_compare_ulong@@Base>:
   1320c:	cmp	r0, #0
   13210:	beq	13240 <table_compare_ulong@@Base+0x34>
   13214:	cmp	r1, #0
   13218:	beq	13238 <table_compare_ulong@@Base+0x2c>
   1321c:	ldr	r2, [r0]
   13220:	ldr	r3, [r1]
   13224:	cmp	r2, r3
   13228:	bhi	13238 <table_compare_ulong@@Base+0x2c>
   1322c:	mvncc	r0, #0
   13230:	movcs	r0, #0
   13234:	bx	lr
   13238:	mov	r0, #1
   1323c:	bx	lr
   13240:	adds	r1, r1, #0
   13244:	movne	r1, #1
   13248:	rsb	r0, r1, #0
   1324c:	bx	lr

00013250 <table_compare_int64@@Base>:
   13250:	cmp	r0, #0
   13254:	beq	13298 <table_compare_int64@@Base+0x48>
   13258:	cmp	r1, #0
   1325c:	beq	132a8 <table_compare_int64@@Base+0x58>
   13260:	strd	r4, [sp, #-8]!
   13264:	ldrd	r2, [r1]
   13268:	ldrd	r4, [r0]
   1326c:	cmp	r2, r4
   13270:	sbcs	r1, r3, r5
   13274:	movlt	r0, #1
   13278:	blt	1328c <table_compare_int64@@Base+0x3c>
   1327c:	cmp	r4, r2
   13280:	sbcs	r3, r5, r3
   13284:	mvnlt	r0, #0
   13288:	movge	r0, #0
   1328c:	ldrd	r4, [sp]
   13290:	add	sp, sp, #8
   13294:	bx	lr
   13298:	adds	r1, r1, #0
   1329c:	movne	r1, #1
   132a0:	rsb	r0, r1, #0
   132a4:	bx	lr
   132a8:	mov	r0, #1
   132ac:	bx	lr

000132b0 <table_get_default_compare_function_for_data_type@@Base>:
   132b0:	cmp	r0, #23
   132b4:	movwls	r3, #22296	; 0x5718
   132b8:	movtls	r3, #1
   132bc:	ldrls	r0, [r3, r0, lsl #2]
   132c0:	movhi	r0, #0
   132c4:	bx	lr

000132c8 <table_get@@Base>:
   132c8:	str	r4, [sp, #-8]!
   132cc:	str	lr, [sp, #4]
   132d0:	bl	1557c <table_get_cell_ptr@@Base>
   132d4:	ldr	r4, [sp]
   132d8:	add	sp, sp, #4
   132dc:	ldr	r0, [r0]
   132e0:	pop	{pc}		; (ldr pc, [sp], #4)

000132e4 <table_get_bool@@Base>:
   132e4:	str	r4, [sp, #-8]!
   132e8:	str	lr, [sp, #4]
   132ec:	bl	1557c <table_get_cell_ptr@@Base>
   132f0:	ldr	r3, [r0]
   132f4:	ldr	r4, [sp]
   132f8:	add	sp, sp, #4
   132fc:	ldrb	r0, [r3]
   13300:	pop	{pc}		; (ldr pc, [sp], #4)

00013304 <table_get_int@@Base>:
   13304:	str	r4, [sp, #-8]!
   13308:	str	lr, [sp, #4]
   1330c:	bl	1557c <table_get_cell_ptr@@Base>
   13310:	ldr	r3, [r0]
   13314:	ldr	r4, [sp]
   13318:	add	sp, sp, #4
   1331c:	ldr	r0, [r3]
   13320:	pop	{pc}		; (ldr pc, [sp], #4)

00013324 <table_get_uint@@Base>:
   13324:	str	r4, [sp, #-8]!
   13328:	str	lr, [sp, #4]
   1332c:	bl	1557c <table_get_cell_ptr@@Base>
   13330:	ldr	r3, [r0]
   13334:	ldr	r4, [sp]
   13338:	add	sp, sp, #4
   1333c:	ldr	r0, [r3]
   13340:	pop	{pc}		; (ldr pc, [sp], #4)

00013344 <table_get_int8@@Base>:
   13344:	str	r4, [sp, #-8]!
   13348:	str	lr, [sp, #4]
   1334c:	bl	1557c <table_get_cell_ptr@@Base>
   13350:	ldr	r3, [r0]
   13354:	ldr	r4, [sp]
   13358:	add	sp, sp, #4
   1335c:	ldrsb	r0, [r3]
   13360:	pop	{pc}		; (ldr pc, [sp], #4)

00013364 <table_get_uint8@@Base>:
   13364:	str	r4, [sp, #-8]!
   13368:	str	lr, [sp, #4]
   1336c:	bl	1557c <table_get_cell_ptr@@Base>
   13370:	ldr	r3, [r0]
   13374:	ldr	r4, [sp]
   13378:	add	sp, sp, #4
   1337c:	ldrb	r0, [r3]
   13380:	pop	{pc}		; (ldr pc, [sp], #4)

00013384 <table_get_int16@@Base>:
   13384:	str	r4, [sp, #-8]!
   13388:	str	lr, [sp, #4]
   1338c:	bl	1557c <table_get_cell_ptr@@Base>
   13390:	ldr	r3, [r0]
   13394:	ldr	r4, [sp]
   13398:	add	sp, sp, #4
   1339c:	ldrsh	r0, [r3]
   133a0:	pop	{pc}		; (ldr pc, [sp], #4)

000133a4 <table_get_uint16@@Base>:
   133a4:	str	r4, [sp, #-8]!
   133a8:	str	lr, [sp, #4]
   133ac:	bl	1557c <table_get_cell_ptr@@Base>
   133b0:	ldr	r3, [r0]
   133b4:	ldr	r4, [sp]
   133b8:	add	sp, sp, #4
   133bc:	ldrh	r0, [r3]
   133c0:	pop	{pc}		; (ldr pc, [sp], #4)

000133c4 <table_get_int32@@Base>:
   133c4:	str	r4, [sp, #-8]!
   133c8:	str	lr, [sp, #4]
   133cc:	bl	1557c <table_get_cell_ptr@@Base>
   133d0:	ldr	r3, [r0]
   133d4:	ldr	r4, [sp]
   133d8:	add	sp, sp, #4
   133dc:	ldr	r0, [r3]
   133e0:	pop	{pc}		; (ldr pc, [sp], #4)

000133e4 <table_get_uint32@@Base>:
   133e4:	str	r4, [sp, #-8]!
   133e8:	str	lr, [sp, #4]
   133ec:	bl	1557c <table_get_cell_ptr@@Base>
   133f0:	ldr	r3, [r0]
   133f4:	ldr	r4, [sp]
   133f8:	add	sp, sp, #4
   133fc:	ldr	r0, [r3]
   13400:	pop	{pc}		; (ldr pc, [sp], #4)

00013404 <table_get_int64@@Base>:
   13404:	str	r4, [sp, #-8]!
   13408:	str	lr, [sp, #4]
   1340c:	bl	1557c <table_get_cell_ptr@@Base>
   13410:	ldr	r3, [r0]
   13414:	ldr	r4, [sp]
   13418:	add	sp, sp, #4
   1341c:	ldrd	r0, [r3]
   13420:	pop	{pc}		; (ldr pc, [sp], #4)

00013424 <table_get_uint64@@Base>:
   13424:	str	r4, [sp, #-8]!
   13428:	str	lr, [sp, #4]
   1342c:	bl	1557c <table_get_cell_ptr@@Base>
   13430:	ldr	r3, [r0]
   13434:	ldr	r4, [sp]
   13438:	add	sp, sp, #4
   1343c:	ldrd	r0, [r3]
   13440:	pop	{pc}		; (ldr pc, [sp], #4)

00013444 <table_get_short@@Base>:
   13444:	str	r4, [sp, #-8]!
   13448:	str	lr, [sp, #4]
   1344c:	bl	1557c <table_get_cell_ptr@@Base>
   13450:	ldr	r3, [r0]
   13454:	ldr	r4, [sp]
   13458:	add	sp, sp, #4
   1345c:	ldrsh	r0, [r3]
   13460:	pop	{pc}		; (ldr pc, [sp], #4)

00013464 <table_get_ushort@@Base>:
   13464:	str	r4, [sp, #-8]!
   13468:	str	lr, [sp, #4]
   1346c:	bl	1557c <table_get_cell_ptr@@Base>
   13470:	ldr	r3, [r0]
   13474:	ldr	r4, [sp]
   13478:	add	sp, sp, #4
   1347c:	ldrh	r0, [r3]
   13480:	pop	{pc}		; (ldr pc, [sp], #4)

00013484 <table_get_long@@Base>:
   13484:	str	r4, [sp, #-8]!
   13488:	str	lr, [sp, #4]
   1348c:	bl	1557c <table_get_cell_ptr@@Base>
   13490:	ldr	r3, [r0]
   13494:	ldr	r4, [sp]
   13498:	add	sp, sp, #4
   1349c:	ldr	r0, [r3]
   134a0:	pop	{pc}		; (ldr pc, [sp], #4)

000134a4 <table_get_ulong@@Base>:
   134a4:	str	r4, [sp, #-8]!
   134a8:	str	lr, [sp, #4]
   134ac:	bl	1557c <table_get_cell_ptr@@Base>
   134b0:	ldr	r3, [r0]
   134b4:	ldr	r4, [sp]
   134b8:	add	sp, sp, #4
   134bc:	ldr	r0, [r3]
   134c0:	pop	{pc}		; (ldr pc, [sp], #4)

000134c4 <table_get_llong@@Base>:
   134c4:	str	r4, [sp, #-8]!
   134c8:	str	lr, [sp, #4]
   134cc:	bl	1557c <table_get_cell_ptr@@Base>
   134d0:	ldr	r3, [r0]
   134d4:	ldr	r4, [sp]
   134d8:	add	sp, sp, #4
   134dc:	ldrd	r0, [r3]
   134e0:	pop	{pc}		; (ldr pc, [sp], #4)

000134e4 <table_get_ullong@@Base>:
   134e4:	str	r4, [sp, #-8]!
   134e8:	str	lr, [sp, #4]
   134ec:	bl	1557c <table_get_cell_ptr@@Base>
   134f0:	ldr	r3, [r0]
   134f4:	ldr	r4, [sp]
   134f8:	add	sp, sp, #4
   134fc:	ldrd	r0, [r3]
   13500:	pop	{pc}		; (ldr pc, [sp], #4)

00013504 <table_get_float@@Base>:
   13504:	str	r4, [sp, #-8]!
   13508:	str	lr, [sp, #4]
   1350c:	bl	1557c <table_get_cell_ptr@@Base>
   13510:	ldr	r3, [r0]
   13514:	ldr	r4, [sp]
   13518:	add	sp, sp, #4
   1351c:	vldr	s0, [r3]
   13520:	pop	{pc}		; (ldr pc, [sp], #4)

00013524 <table_get_double@@Base>:
   13524:	str	r4, [sp, #-8]!
   13528:	str	lr, [sp, #4]
   1352c:	bl	1557c <table_get_cell_ptr@@Base>
   13530:	ldr	r3, [r0]
   13534:	ldr	r4, [sp]
   13538:	add	sp, sp, #4
   1353c:	vldr	d0, [r3]
   13540:	pop	{pc}		; (ldr pc, [sp], #4)

00013544 <table_get_ldouble@@Base>:
   13544:	str	r4, [sp, #-8]!
   13548:	str	lr, [sp, #4]
   1354c:	bl	1557c <table_get_cell_ptr@@Base>
   13550:	ldr	r3, [r0]
   13554:	ldr	r4, [sp]
   13558:	add	sp, sp, #4
   1355c:	vldr	d0, [r3]
   13560:	pop	{pc}		; (ldr pc, [sp], #4)

00013564 <table_get_char@@Base>:
   13564:	str	r4, [sp, #-8]!
   13568:	str	lr, [sp, #4]
   1356c:	bl	1557c <table_get_cell_ptr@@Base>
   13570:	ldr	r3, [r0]
   13574:	ldr	r4, [sp]
   13578:	add	sp, sp, #4
   1357c:	ldrb	r0, [r3]
   13580:	pop	{pc}		; (ldr pc, [sp], #4)

00013584 <table_get_uchar@@Base>:
   13584:	str	r4, [sp, #-8]!
   13588:	str	lr, [sp, #4]
   1358c:	bl	1557c <table_get_cell_ptr@@Base>
   13590:	ldr	r3, [r0]
   13594:	ldr	r4, [sp]
   13598:	add	sp, sp, #4
   1359c:	ldrb	r0, [r3]
   135a0:	pop	{pc}		; (ldr pc, [sp], #4)

000135a4 <table_get_string@@Base>:
   135a4:	str	r4, [sp, #-8]!
   135a8:	str	lr, [sp, #4]
   135ac:	bl	1557c <table_get_cell_ptr@@Base>
   135b0:	ldr	r4, [sp]
   135b4:	add	sp, sp, #4
   135b8:	ldr	r0, [r0]
   135bc:	pop	{pc}		; (ldr pc, [sp], #4)

000135c0 <table_get_ptr@@Base>:
   135c0:	str	r4, [sp, #-8]!
   135c4:	str	lr, [sp, #4]
   135c8:	bl	1557c <table_get_cell_ptr@@Base>
   135cc:	ldr	r4, [sp]
   135d0:	add	sp, sp, #4
   135d4:	ldr	r0, [r0]
   135d8:	pop	{pc}		; (ldr pc, [sp], #4)

000135dc <table_row_init@@Base>:
   135dc:	ldr	r3, [r0, #12]
   135e0:	strd	r4, [sp, #-16]!
   135e4:	mov	r5, r1
   135e8:	ldr	r4, [r0, #16]
   135ec:	str	r6, [sp, #8]
   135f0:	str	lr, [sp, #12]
   135f4:	lsl	r0, r3, #2
   135f8:	bl	11ab4 <malloc@plt>
   135fc:	str	r0, [r4, r5, lsl #2]
   13600:	ldrd	r4, [sp]
   13604:	ldr	r6, [sp, #8]
   13608:	add	sp, sp, #12
   1360c:	pop	{pc}		; (ldr pc, [sp], #4)

00013610 <table_row_destroy@@Base>:
   13610:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13614:	mov	r5, r1
   13618:	strd	r6, [sp, #8]
   1361c:	mov	r6, r0
   13620:	str	r8, [sp, #16]
   13624:	str	lr, [sp, #20]
   13628:	bl	12854 <table_get_column_length@@Base>
   1362c:	subs	r7, r0, #0
   13630:	ldr	r8, [r6, #16]
   13634:	ble	13658 <table_row_destroy@@Base+0x48>
   13638:	mov	r4, #0
   1363c:	mov	r2, r4
   13640:	mov	r1, r5
   13644:	add	r4, r4, #1
   13648:	mov	r0, r6
   1364c:	bl	14ac0 <table_cell_destroy@@Base>
   13650:	cmp	r7, r4
   13654:	bne	1363c <table_row_destroy@@Base+0x2c>
   13658:	ldr	r0, [r8, r5, lsl #2]
   1365c:	cmp	r0, #0
   13660:	beq	1367c <table_row_destroy@@Base+0x6c>
   13664:	ldrd	r4, [sp]
   13668:	ldrd	r6, [sp, #8]
   1366c:	ldr	r8, [sp, #16]
   13670:	ldr	lr, [sp, #20]
   13674:	add	sp, sp, #24
   13678:	b	11a84 <free@plt>
   1367c:	ldrd	r4, [sp]
   13680:	ldrd	r6, [sp, #8]
   13684:	ldr	r8, [sp, #16]
   13688:	add	sp, sp, #20
   1368c:	pop	{pc}		; (ldr pc, [sp], #4)

00013690 <table_get_row_length@@Base>:
   13690:	ldr	r0, [r0, #20]
   13694:	bx	lr

00013698 <table_add_row@@Base>:
   13698:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1369c:	mov	r4, r0
   136a0:	ldr	r5, [r0, #20]
   136a4:	ldr	r3, [r0, #24]
   136a8:	strd	r6, [sp, #8]
   136ac:	str	r8, [sp, #16]
   136b0:	str	lr, [sp, #20]
   136b4:	udiv	r2, r5, r3
   136b8:	mls	r2, r3, r2, r5
   136bc:	cmp	r2, #0
   136c0:	beq	13740 <table_add_row@@Base+0xa8>
   136c4:	mov	r0, r4
   136c8:	bl	12854 <table_get_column_length@@Base>
   136cc:	mov	r7, r0
   136d0:	ldr	r0, [r4, #12]
   136d4:	ldr	r6, [r4, #16]
   136d8:	lsl	r0, r0, #2
   136dc:	bl	11ab4 <malloc@plt>
   136e0:	cmp	r7, #0
   136e4:	str	r0, [r6, r5, lsl #2]
   136e8:	ble	1370c <table_add_row@@Base+0x74>
   136ec:	mov	r6, #0
   136f0:	mov	r2, r6
   136f4:	mov	r1, r5
   136f8:	add	r6, r6, #1
   136fc:	mov	r0, r4
   13700:	bl	14a98 <table_cell_init@@Base>
   13704:	cmp	r7, r6
   13708:	bne	136f0 <table_add_row@@Base+0x58>
   1370c:	mov	r0, r4
   13710:	mov	r3, #2
   13714:	ldr	r1, [r4, #20]
   13718:	mvn	r2, #0
   1371c:	bl	1271c <table_notify@@Base>
   13720:	ldr	r0, [r4, #20]
   13724:	ldrd	r6, [sp, #8]
   13728:	ldr	r8, [sp, #16]
   1372c:	add	r3, r0, #1
   13730:	str	r3, [r4, #20]
   13734:	ldrd	r4, [sp]
   13738:	add	sp, sp, #20
   1373c:	pop	{pc}		; (ldr pc, [sp], #4)
   13740:	ldr	r2, [r4, #28]
   13744:	ldr	r0, [r0, #16]
   13748:	add	r3, r3, r2
   1374c:	lsl	r1, r3, #2
   13750:	str	r3, [r4, #28]
   13754:	bl	11a90 <realloc@plt>
   13758:	str	r0, [r4, #16]
   1375c:	ldr	r5, [r4, #20]
   13760:	b	136c4 <table_add_row@@Base+0x2c>

00013764 <table_remove_row@@Base>:
   13764:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13768:	mov	r4, r0
   1376c:	mov	r5, r1
   13770:	strd	r6, [sp, #8]
   13774:	str	r8, [sp, #16]
   13778:	str	lr, [sp, #20]
   1377c:	ldr	r7, [r0, #20]
   13780:	bl	12854 <table_get_column_length@@Base>
   13784:	subs	r8, r0, #0
   13788:	ble	137d0 <table_remove_row@@Base+0x6c>
   1378c:	mov	r6, #0
   13790:	mov	r1, r6
   13794:	mov	r0, r4
   13798:	bl	128d8 <table_get_column_data_type@@Base>
   1379c:	cmp	r0, #23
   137a0:	mov	r2, r6
   137a4:	mov	r1, r5
   137a8:	add	r6, r6, #1
   137ac:	mov	r0, r4
   137b0:	beq	137c8 <table_remove_row@@Base+0x64>
   137b4:	bl	1557c <table_get_cell_ptr@@Base>
   137b8:	ldr	r3, [r0]
   137bc:	subs	r0, r3, #0
   137c0:	beq	137c8 <table_remove_row@@Base+0x64>
   137c4:	bl	11a84 <free@plt>
   137c8:	cmp	r8, r6
   137cc:	bne	13790 <table_remove_row@@Base+0x2c>
   137d0:	ldr	r3, [r4, #16]
   137d4:	lsl	r6, r5, #2
   137d8:	ldr	r0, [r3, r5, lsl #2]
   137dc:	cmp	r0, #0
   137e0:	beq	137e8 <table_remove_row@@Base+0x84>
   137e4:	bl	11a84 <free@plt>
   137e8:	sub	r3, r7, #1
   137ec:	cmp	r5, r3
   137f0:	bge	13818 <table_remove_row@@Base+0xb4>
   137f4:	mov	r2, r5
   137f8:	ldr	r1, [r4, #16]
   137fc:	add	r2, r2, #1
   13800:	cmp	r2, r3
   13804:	add	r0, r1, r6
   13808:	add	r6, r6, #4
   1380c:	ldr	r1, [r1, r6]
   13810:	str	r1, [r0]
   13814:	bne	137f8 <table_remove_row@@Base+0x94>
   13818:	ldr	r3, [r4, #20]
   1381c:	ldr	r1, [r4, #24]
   13820:	sub	r3, r3, #1
   13824:	udiv	r2, r3, r1
   13828:	str	r3, [r4, #20]
   1382c:	mls	r3, r1, r2, r3
   13830:	cmp	r3, #0
   13834:	beq	13864 <table_remove_row@@Base+0x100>
   13838:	mov	r0, r4
   1383c:	mov	r1, r5
   13840:	mov	r3, #4
   13844:	mvn	r2, #0
   13848:	bl	1271c <table_notify@@Base>
   1384c:	ldrd	r4, [sp]
   13850:	mov	r0, #0
   13854:	ldrd	r6, [sp, #8]
   13858:	ldr	r8, [sp, #16]
   1385c:	add	sp, sp, #20
   13860:	pop	{pc}		; (ldr pc, [sp], #4)
   13864:	ldr	r0, [r4, #16]
   13868:	ldr	r3, [r4, #28]
   1386c:	sub	r3, r3, r1
   13870:	lsl	r1, r3, #2
   13874:	str	r3, [r4, #28]
   13878:	bl	11a90 <realloc@plt>
   1387c:	str	r0, [r4, #16]
   13880:	b	13838 <table_remove_row@@Base+0xd4>

00013884 <table_get_row_ptr@@Base>:
   13884:	ldr	r0, [r0, #16]
   13888:	add	r0, r0, r1, lsl #2
   1388c:	bx	lr

00013890 <table_set_row_ptr@@Base>:
   13890:	ldr	r2, [r2]
   13894:	ldr	r3, [r0, #16]
   13898:	str	r2, [r3, r1, lsl #2]
   1389c:	bx	lr

000138a0 <table_set@@Base>:
   138a0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   138a4:	mov	r5, r0
   138a8:	ldr	r4, [sp, #32]
   138ac:	strd	r6, [sp, #8]
   138b0:	mov	r6, r2
   138b4:	mov	r7, r3
   138b8:	strd	r8, [sp, #16]
   138bc:	mov	r9, r1
   138c0:	str	sl, [sp, #24]
   138c4:	str	lr, [sp, #28]
   138c8:	bl	1557c <table_get_cell_ptr@@Base>
   138cc:	mov	r8, r0
   138d0:	mov	r1, r6
   138d4:	mov	r0, r5
   138d8:	bl	12c00 <table_get_col_ptr@@Base>
   138dc:	cmp	r4, #23
   138e0:	ldrls	pc, [pc, r4, lsl #2]
   138e4:	b	13954 <table_set@@Base+0xb4>
   138e8:	andeq	r3, r1, ip, lsl #22
   138ec:	strdeq	r3, [r1], -ip
   138f0:	andeq	r3, r1, ip, ror #21
   138f4:	ldrdeq	r3, [r1], -ip
   138f8:	andeq	r3, r1, ip, asr #21
   138fc:	andeq	r3, r1, r8, lsr #21
   13900:	muleq	r1, r8, sl
   13904:	andeq	r3, r1, r8, lsl #21
   13908:	andeq	r3, r1, ip, asr #22
   1390c:	andeq	r3, r1, ip, lsr fp
   13910:	andeq	r3, r1, ip, lsr #22
   13914:	andeq	r3, r1, ip, lsl fp
   13918:	andeq	r3, r1, r8, lsl #23
   1391c:	andeq	r3, r1, r8, ror fp
   13920:	andeq	r3, r1, r8, asr #18
   13924:	andeq	r3, r1, r8, ror sl
   13928:	andeq	r3, r1, r4, asr sl
   1392c:	andeq	r3, r1, r4, asr #20
   13930:	andeq	r3, r1, r8, lsl sl
   13934:	andeq	r3, r1, r8, lsl #20
   13938:	strdeq	r3, [r1], -r8
   1393c:	andeq	r3, r1, r0, asr #19
   13940:	muleq	r1, ip, r9
   13944:	andeq	r3, r1, r0, ror r9
   13948:	ldr	r3, [r0, #4]
   1394c:	cmp	r3, #14
   13950:	beq	13a24 <table_set@@Base+0x184>
   13954:	mvn	r0, #0
   13958:	ldrd	r4, [sp]
   1395c:	ldrd	r6, [sp, #8]
   13960:	ldrd	r8, [sp, #16]
   13964:	ldr	sl, [sp, #24]
   13968:	add	sp, sp, #28
   1396c:	pop	{pc}		; (ldr pc, [sp], #4)
   13970:	ldr	r3, [r0, #4]
   13974:	cmp	r3, #23
   13978:	bne	13954 <table_set@@Base+0xb4>
   1397c:	str	r7, [r8]
   13980:	mov	r0, r5
   13984:	mov	r2, r6
   13988:	mov	r1, r9
   1398c:	mov	r3, #1
   13990:	bl	1271c <table_notify@@Base>
   13994:	mov	r0, #0
   13998:	b	13958 <table_set@@Base+0xb8>
   1399c:	ldr	r3, [r0, #4]
   139a0:	cmp	r3, #22
   139a4:	bne	13954 <table_set@@Base+0xb4>
   139a8:	ldr	r0, [r8]
   139ac:	cmp	r0, #0
   139b0:	beq	13bc8 <table_set@@Base+0x328>
   139b4:	ldrb	r3, [r7]
   139b8:	strb	r3, [r0]
   139bc:	b	13980 <table_set@@Base+0xe0>
   139c0:	ldr	r3, [r0, #4]
   139c4:	cmp	r3, #21
   139c8:	bne	13954 <table_set@@Base+0xb4>
   139cc:	mov	r0, r7
   139d0:	bl	11ad8 <strlen@plt>
   139d4:	add	r1, r0, #1
   139d8:	ldr	r0, [r8]
   139dc:	bl	11a90 <realloc@plt>
   139e0:	cmp	r0, #0
   139e4:	str	r0, [r8]
   139e8:	beq	13954 <table_set@@Base+0xb4>
   139ec:	mov	r1, r7
   139f0:	bl	11a9c <strcpy@plt>
   139f4:	b	13980 <table_set@@Base+0xe0>
   139f8:	ldr	r3, [r0, #4]
   139fc:	cmp	r3, #20
   13a00:	bne	13954 <table_set@@Base+0xb4>
   13a04:	b	139a8 <table_set@@Base+0x108>
   13a08:	ldr	r3, [r0, #4]
   13a0c:	cmp	r3, #19
   13a10:	bne	13954 <table_set@@Base+0xb4>
   13a14:	b	139a8 <table_set@@Base+0x108>
   13a18:	ldr	r3, [r0, #4]
   13a1c:	cmp	r3, #18
   13a20:	bne	13954 <table_set@@Base+0xb4>
   13a24:	ldr	r0, [r8]
   13a28:	cmp	r0, #0
   13a2c:	beq	13be0 <table_set@@Base+0x340>
   13a30:	ldr	r2, [r7]
   13a34:	ldr	r3, [r7, #4]
   13a38:	str	r2, [r0]
   13a3c:	str	r3, [r0, #4]
   13a40:	b	13980 <table_set@@Base+0xe0>
   13a44:	ldr	r3, [r0, #4]
   13a48:	cmp	r3, #17
   13a4c:	bne	13954 <table_set@@Base+0xb4>
   13a50:	b	13a24 <table_set@@Base+0x184>
   13a54:	ldr	r3, [r0, #4]
   13a58:	cmp	r3, #16
   13a5c:	bne	13954 <table_set@@Base+0xb4>
   13a60:	ldr	r0, [r8]
   13a64:	cmp	r0, #0
   13a68:	beq	13b98 <table_set@@Base+0x2f8>
   13a6c:	ldr	r3, [r7]
   13a70:	str	r3, [r0]
   13a74:	b	13980 <table_set@@Base+0xe0>
   13a78:	ldr	r3, [r0, #4]
   13a7c:	cmp	r3, #15
   13a80:	bne	13954 <table_set@@Base+0xb4>
   13a84:	b	13a24 <table_set@@Base+0x184>
   13a88:	ldr	r3, [r0, #4]
   13a8c:	cmp	r3, #7
   13a90:	beq	13a60 <table_set@@Base+0x1c0>
   13a94:	b	13954 <table_set@@Base+0xb4>
   13a98:	ldr	r3, [r0, #4]
   13a9c:	cmp	r3, #6
   13aa0:	beq	13a60 <table_set@@Base+0x1c0>
   13aa4:	b	13954 <table_set@@Base+0xb4>
   13aa8:	ldr	r3, [r0, #4]
   13aac:	cmp	r3, #5
   13ab0:	bne	13954 <table_set@@Base+0xb4>
   13ab4:	ldr	r0, [r8]
   13ab8:	cmp	r0, #0
   13abc:	beq	13bb0 <table_set@@Base+0x310>
   13ac0:	ldrh	r3, [r7]
   13ac4:	strh	r3, [r0]
   13ac8:	b	13980 <table_set@@Base+0xe0>
   13acc:	ldr	r3, [r0, #4]
   13ad0:	cmp	r3, #4
   13ad4:	beq	13ab4 <table_set@@Base+0x214>
   13ad8:	b	13954 <table_set@@Base+0xb4>
   13adc:	ldr	r3, [r0, #4]
   13ae0:	cmp	r3, #3
   13ae4:	beq	139a8 <table_set@@Base+0x108>
   13ae8:	b	13954 <table_set@@Base+0xb4>
   13aec:	ldr	r3, [r0, #4]
   13af0:	cmp	r3, #2
   13af4:	beq	139a8 <table_set@@Base+0x108>
   13af8:	b	13954 <table_set@@Base+0xb4>
   13afc:	ldr	r3, [r0, #4]
   13b00:	cmp	r3, #1
   13b04:	beq	13a60 <table_set@@Base+0x1c0>
   13b08:	b	13954 <table_set@@Base+0xb4>
   13b0c:	ldr	r3, [r0, #4]
   13b10:	cmp	r3, #0
   13b14:	beq	13a60 <table_set@@Base+0x1c0>
   13b18:	b	13954 <table_set@@Base+0xb4>
   13b1c:	ldr	r3, [r0, #4]
   13b20:	cmp	r3, #11
   13b24:	beq	13ab4 <table_set@@Base+0x214>
   13b28:	b	13954 <table_set@@Base+0xb4>
   13b2c:	ldr	r3, [r0, #4]
   13b30:	cmp	r3, #10
   13b34:	beq	13ab4 <table_set@@Base+0x214>
   13b38:	b	13954 <table_set@@Base+0xb4>
   13b3c:	ldr	r3, [r0, #4]
   13b40:	cmp	r3, #9
   13b44:	beq	13a24 <table_set@@Base+0x184>
   13b48:	b	13954 <table_set@@Base+0xb4>
   13b4c:	ldr	r0, [r0, #4]
   13b50:	cmp	r0, #8
   13b54:	bne	13954 <table_set@@Base+0xb4>
   13b58:	ldr	r3, [r8]
   13b5c:	cmp	r3, #0
   13b60:	beq	13bf8 <table_set@@Base+0x358>
   13b64:	ldr	r1, [r7]
   13b68:	ldr	r2, [r7, #4]
   13b6c:	str	r1, [r3]
   13b70:	str	r2, [r3, #4]
   13b74:	b	13980 <table_set@@Base+0xe0>
   13b78:	ldr	r3, [r0, #4]
   13b7c:	cmp	r3, #13
   13b80:	bne	13954 <table_set@@Base+0xb4>
   13b84:	b	13a60 <table_set@@Base+0x1c0>
   13b88:	ldr	r3, [r0, #4]
   13b8c:	cmp	r3, #12
   13b90:	bne	13954 <table_set@@Base+0xb4>
   13b94:	b	13a60 <table_set@@Base+0x1c0>
   13b98:	mov	r0, #4
   13b9c:	bl	11ab4 <malloc@plt>
   13ba0:	cmp	r0, #0
   13ba4:	str	r0, [r8]
   13ba8:	bne	13a6c <table_set@@Base+0x1cc>
   13bac:	b	13954 <table_set@@Base+0xb4>
   13bb0:	mov	r0, #2
   13bb4:	bl	11ab4 <malloc@plt>
   13bb8:	cmp	r0, #0
   13bbc:	str	r0, [r8]
   13bc0:	bne	13ac0 <table_set@@Base+0x220>
   13bc4:	b	13954 <table_set@@Base+0xb4>
   13bc8:	mov	r0, #1
   13bcc:	bl	11ab4 <malloc@plt>
   13bd0:	cmp	r0, #0
   13bd4:	str	r0, [r8]
   13bd8:	bne	139b4 <table_set@@Base+0x114>
   13bdc:	b	13954 <table_set@@Base+0xb4>
   13be0:	mov	r0, #8
   13be4:	bl	11ab4 <malloc@plt>
   13be8:	cmp	r0, #0
   13bec:	str	r0, [r8]
   13bf0:	bne	13a30 <table_set@@Base+0x190>
   13bf4:	b	13954 <table_set@@Base+0xb4>
   13bf8:	bl	11ab4 <malloc@plt>
   13bfc:	cmp	r0, #0
   13c00:	mov	r3, r0
   13c04:	str	r0, [r8]
   13c08:	bne	13b64 <table_set@@Base+0x2c4>
   13c0c:	b	13954 <table_set@@Base+0xb4>

00013c10 <table_set_bool@@Base>:
   13c10:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13c14:	mov	r5, r2
   13c18:	mov	r4, r0
   13c1c:	strd	r6, [sp, #8]
   13c20:	mov	r7, r3
   13c24:	str	r8, [sp, #16]
   13c28:	mov	r8, r1
   13c2c:	str	lr, [sp, #20]
   13c30:	bl	1557c <table_get_cell_ptr@@Base>
   13c34:	mov	r6, r0
   13c38:	mov	r1, r5
   13c3c:	mov	r0, r4
   13c40:	bl	12c00 <table_get_col_ptr@@Base>
   13c44:	ldr	r2, [r0, #4]
   13c48:	cmp	r2, #22
   13c4c:	bne	13ca0 <table_set_bool@@Base+0x90>
   13c50:	ldr	r0, [r6]
   13c54:	cmp	r0, #0
   13c58:	beq	13c8c <table_set_bool@@Base+0x7c>
   13c5c:	mov	r2, r5
   13c60:	mov	r1, r8
   13c64:	strb	r7, [r0]
   13c68:	mov	r3, #1
   13c6c:	mov	r0, r4
   13c70:	bl	1271c <table_notify@@Base>
   13c74:	mov	r0, #0
   13c78:	ldrd	r4, [sp]
   13c7c:	ldrd	r6, [sp, #8]
   13c80:	ldr	r8, [sp, #16]
   13c84:	add	sp, sp, #20
   13c88:	pop	{pc}		; (ldr pc, [sp], #4)
   13c8c:	mov	r0, #1
   13c90:	bl	11ab4 <malloc@plt>
   13c94:	cmp	r0, #0
   13c98:	str	r0, [r6]
   13c9c:	bne	13c5c <table_set_bool@@Base+0x4c>
   13ca0:	mvn	r0, #0
   13ca4:	b	13c78 <table_set_bool@@Base+0x68>

00013ca8 <table_set_int@@Base>:
   13ca8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13cac:	mov	r5, r2
   13cb0:	mov	r4, r0
   13cb4:	strd	r6, [sp, #8]
   13cb8:	mov	r7, r3
   13cbc:	str	r8, [sp, #16]
   13cc0:	mov	r8, r1
   13cc4:	str	lr, [sp, #20]
   13cc8:	bl	1557c <table_get_cell_ptr@@Base>
   13ccc:	mov	r6, r0
   13cd0:	mov	r1, r5
   13cd4:	mov	r0, r4
   13cd8:	bl	12c00 <table_get_col_ptr@@Base>
   13cdc:	ldr	r2, [r0, #4]
   13ce0:	cmp	r2, #0
   13ce4:	bne	13d38 <table_set_int@@Base+0x90>
   13ce8:	ldr	r0, [r6]
   13cec:	cmp	r0, #0
   13cf0:	beq	13d24 <table_set_int@@Base+0x7c>
   13cf4:	mov	r2, r5
   13cf8:	mov	r1, r8
   13cfc:	str	r7, [r0]
   13d00:	mov	r3, #1
   13d04:	mov	r0, r4
   13d08:	bl	1271c <table_notify@@Base>
   13d0c:	mov	r0, #0
   13d10:	ldrd	r4, [sp]
   13d14:	ldrd	r6, [sp, #8]
   13d18:	ldr	r8, [sp, #16]
   13d1c:	add	sp, sp, #20
   13d20:	pop	{pc}		; (ldr pc, [sp], #4)
   13d24:	mov	r0, #4
   13d28:	bl	11ab4 <malloc@plt>
   13d2c:	cmp	r0, #0
   13d30:	str	r0, [r6]
   13d34:	bne	13cf4 <table_set_int@@Base+0x4c>
   13d38:	mvn	r0, #0
   13d3c:	b	13d10 <table_set_int@@Base+0x68>

00013d40 <table_set_uint@@Base>:
   13d40:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13d44:	mov	r5, r2
   13d48:	mov	r4, r0
   13d4c:	strd	r6, [sp, #8]
   13d50:	mov	r7, r3
   13d54:	str	r8, [sp, #16]
   13d58:	mov	r8, r1
   13d5c:	str	lr, [sp, #20]
   13d60:	bl	1557c <table_get_cell_ptr@@Base>
   13d64:	mov	r6, r0
   13d68:	mov	r1, r5
   13d6c:	mov	r0, r4
   13d70:	bl	12c00 <table_get_col_ptr@@Base>
   13d74:	ldr	r2, [r0, #4]
   13d78:	cmp	r2, #1
   13d7c:	bne	13dd0 <table_set_uint@@Base+0x90>
   13d80:	ldr	r0, [r6]
   13d84:	cmp	r0, #0
   13d88:	beq	13dbc <table_set_uint@@Base+0x7c>
   13d8c:	mov	r2, r5
   13d90:	mov	r1, r8
   13d94:	str	r7, [r0]
   13d98:	mov	r3, #1
   13d9c:	mov	r0, r4
   13da0:	bl	1271c <table_notify@@Base>
   13da4:	mov	r0, #0
   13da8:	ldrd	r4, [sp]
   13dac:	ldrd	r6, [sp, #8]
   13db0:	ldr	r8, [sp, #16]
   13db4:	add	sp, sp, #20
   13db8:	pop	{pc}		; (ldr pc, [sp], #4)
   13dbc:	mov	r0, #4
   13dc0:	bl	11ab4 <malloc@plt>
   13dc4:	cmp	r0, #0
   13dc8:	str	r0, [r6]
   13dcc:	bne	13d8c <table_set_uint@@Base+0x4c>
   13dd0:	mvn	r0, #0
   13dd4:	b	13da8 <table_set_uint@@Base+0x68>

00013dd8 <table_set_int8@@Base>:
   13dd8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13ddc:	mov	r5, r2
   13de0:	mov	r4, r0
   13de4:	strd	r6, [sp, #8]
   13de8:	mov	r7, r3
   13dec:	str	r8, [sp, #16]
   13df0:	mov	r8, r1
   13df4:	str	lr, [sp, #20]
   13df8:	bl	1557c <table_get_cell_ptr@@Base>
   13dfc:	mov	r6, r0
   13e00:	mov	r1, r5
   13e04:	mov	r0, r4
   13e08:	bl	12c00 <table_get_col_ptr@@Base>
   13e0c:	ldr	r2, [r0, #4]
   13e10:	cmp	r2, #2
   13e14:	bne	13e68 <table_set_int8@@Base+0x90>
   13e18:	ldr	r0, [r6]
   13e1c:	cmp	r0, #0
   13e20:	beq	13e54 <table_set_int8@@Base+0x7c>
   13e24:	mov	r2, r5
   13e28:	mov	r1, r8
   13e2c:	strb	r7, [r0]
   13e30:	mov	r3, #1
   13e34:	mov	r0, r4
   13e38:	bl	1271c <table_notify@@Base>
   13e3c:	mov	r0, #0
   13e40:	ldrd	r4, [sp]
   13e44:	ldrd	r6, [sp, #8]
   13e48:	ldr	r8, [sp, #16]
   13e4c:	add	sp, sp, #20
   13e50:	pop	{pc}		; (ldr pc, [sp], #4)
   13e54:	mov	r0, #1
   13e58:	bl	11ab4 <malloc@plt>
   13e5c:	cmp	r0, #0
   13e60:	str	r0, [r6]
   13e64:	bne	13e24 <table_set_int8@@Base+0x4c>
   13e68:	mvn	r0, #0
   13e6c:	b	13e40 <table_set_int8@@Base+0x68>

00013e70 <table_set_uint8@@Base>:
   13e70:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13e74:	mov	r5, r2
   13e78:	mov	r4, r0
   13e7c:	strd	r6, [sp, #8]
   13e80:	mov	r7, r3
   13e84:	str	r8, [sp, #16]
   13e88:	mov	r8, r1
   13e8c:	str	lr, [sp, #20]
   13e90:	bl	1557c <table_get_cell_ptr@@Base>
   13e94:	mov	r6, r0
   13e98:	mov	r1, r5
   13e9c:	mov	r0, r4
   13ea0:	bl	12c00 <table_get_col_ptr@@Base>
   13ea4:	ldr	r2, [r0, #4]
   13ea8:	cmp	r2, #3
   13eac:	bne	13f00 <table_set_uint8@@Base+0x90>
   13eb0:	ldr	r0, [r6]
   13eb4:	cmp	r0, #0
   13eb8:	beq	13eec <table_set_uint8@@Base+0x7c>
   13ebc:	mov	r2, r5
   13ec0:	mov	r1, r8
   13ec4:	strb	r7, [r0]
   13ec8:	mov	r3, #1
   13ecc:	mov	r0, r4
   13ed0:	bl	1271c <table_notify@@Base>
   13ed4:	mov	r0, #0
   13ed8:	ldrd	r4, [sp]
   13edc:	ldrd	r6, [sp, #8]
   13ee0:	ldr	r8, [sp, #16]
   13ee4:	add	sp, sp, #20
   13ee8:	pop	{pc}		; (ldr pc, [sp], #4)
   13eec:	mov	r0, #1
   13ef0:	bl	11ab4 <malloc@plt>
   13ef4:	cmp	r0, #0
   13ef8:	str	r0, [r6]
   13efc:	bne	13ebc <table_set_uint8@@Base+0x4c>
   13f00:	mvn	r0, #0
   13f04:	b	13ed8 <table_set_uint8@@Base+0x68>

00013f08 <table_set_int16@@Base>:
   13f08:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13f0c:	mov	r5, r2
   13f10:	mov	r4, r0
   13f14:	strd	r6, [sp, #8]
   13f18:	mov	r7, r3
   13f1c:	str	r8, [sp, #16]
   13f20:	mov	r8, r1
   13f24:	str	lr, [sp, #20]
   13f28:	bl	1557c <table_get_cell_ptr@@Base>
   13f2c:	mov	r6, r0
   13f30:	mov	r1, r5
   13f34:	mov	r0, r4
   13f38:	bl	12c00 <table_get_col_ptr@@Base>
   13f3c:	ldr	r2, [r0, #4]
   13f40:	cmp	r2, #4
   13f44:	bne	13f98 <table_set_int16@@Base+0x90>
   13f48:	ldr	r0, [r6]
   13f4c:	cmp	r0, #0
   13f50:	beq	13f84 <table_set_int16@@Base+0x7c>
   13f54:	mov	r2, r5
   13f58:	mov	r1, r8
   13f5c:	strh	r7, [r0]
   13f60:	mov	r3, #1
   13f64:	mov	r0, r4
   13f68:	bl	1271c <table_notify@@Base>
   13f6c:	mov	r0, #0
   13f70:	ldrd	r4, [sp]
   13f74:	ldrd	r6, [sp, #8]
   13f78:	ldr	r8, [sp, #16]
   13f7c:	add	sp, sp, #20
   13f80:	pop	{pc}		; (ldr pc, [sp], #4)
   13f84:	mov	r0, #2
   13f88:	bl	11ab4 <malloc@plt>
   13f8c:	cmp	r0, #0
   13f90:	str	r0, [r6]
   13f94:	bne	13f54 <table_set_int16@@Base+0x4c>
   13f98:	mvn	r0, #0
   13f9c:	b	13f70 <table_set_int16@@Base+0x68>

00013fa0 <table_set_uint16@@Base>:
   13fa0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13fa4:	mov	r5, r2
   13fa8:	mov	r4, r0
   13fac:	strd	r6, [sp, #8]
   13fb0:	mov	r7, r3
   13fb4:	str	r8, [sp, #16]
   13fb8:	mov	r8, r1
   13fbc:	str	lr, [sp, #20]
   13fc0:	bl	1557c <table_get_cell_ptr@@Base>
   13fc4:	mov	r6, r0
   13fc8:	mov	r1, r5
   13fcc:	mov	r0, r4
   13fd0:	bl	12c00 <table_get_col_ptr@@Base>
   13fd4:	ldr	r2, [r0, #4]
   13fd8:	cmp	r2, #5
   13fdc:	bne	14030 <table_set_uint16@@Base+0x90>
   13fe0:	ldr	r0, [r6]
   13fe4:	cmp	r0, #0
   13fe8:	beq	1401c <table_set_uint16@@Base+0x7c>
   13fec:	mov	r2, r5
   13ff0:	mov	r1, r8
   13ff4:	strh	r7, [r0]
   13ff8:	mov	r3, #1
   13ffc:	mov	r0, r4
   14000:	bl	1271c <table_notify@@Base>
   14004:	mov	r0, #0
   14008:	ldrd	r4, [sp]
   1400c:	ldrd	r6, [sp, #8]
   14010:	ldr	r8, [sp, #16]
   14014:	add	sp, sp, #20
   14018:	pop	{pc}		; (ldr pc, [sp], #4)
   1401c:	mov	r0, #2
   14020:	bl	11ab4 <malloc@plt>
   14024:	cmp	r0, #0
   14028:	str	r0, [r6]
   1402c:	bne	13fec <table_set_uint16@@Base+0x4c>
   14030:	mvn	r0, #0
   14034:	b	14008 <table_set_uint16@@Base+0x68>

00014038 <table_set_int32@@Base>:
   14038:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1403c:	mov	r5, r2
   14040:	mov	r4, r0
   14044:	strd	r6, [sp, #8]
   14048:	mov	r7, r3
   1404c:	str	r8, [sp, #16]
   14050:	mov	r8, r1
   14054:	str	lr, [sp, #20]
   14058:	bl	1557c <table_get_cell_ptr@@Base>
   1405c:	mov	r6, r0
   14060:	mov	r1, r5
   14064:	mov	r0, r4
   14068:	bl	12c00 <table_get_col_ptr@@Base>
   1406c:	ldr	r2, [r0, #4]
   14070:	cmp	r2, #6
   14074:	bne	140c8 <table_set_int32@@Base+0x90>
   14078:	ldr	r0, [r6]
   1407c:	cmp	r0, #0
   14080:	beq	140b4 <table_set_int32@@Base+0x7c>
   14084:	mov	r2, r5
   14088:	mov	r1, r8
   1408c:	str	r7, [r0]
   14090:	mov	r3, #1
   14094:	mov	r0, r4
   14098:	bl	1271c <table_notify@@Base>
   1409c:	mov	r0, #0
   140a0:	ldrd	r4, [sp]
   140a4:	ldrd	r6, [sp, #8]
   140a8:	ldr	r8, [sp, #16]
   140ac:	add	sp, sp, #20
   140b0:	pop	{pc}		; (ldr pc, [sp], #4)
   140b4:	mov	r0, #4
   140b8:	bl	11ab4 <malloc@plt>
   140bc:	cmp	r0, #0
   140c0:	str	r0, [r6]
   140c4:	bne	14084 <table_set_int32@@Base+0x4c>
   140c8:	mvn	r0, #0
   140cc:	b	140a0 <table_set_int32@@Base+0x68>

000140d0 <table_set_uint32@@Base>:
   140d0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   140d4:	mov	r5, r2
   140d8:	mov	r4, r0
   140dc:	strd	r6, [sp, #8]
   140e0:	mov	r7, r3
   140e4:	str	r8, [sp, #16]
   140e8:	mov	r8, r1
   140ec:	str	lr, [sp, #20]
   140f0:	bl	1557c <table_get_cell_ptr@@Base>
   140f4:	mov	r6, r0
   140f8:	mov	r1, r5
   140fc:	mov	r0, r4
   14100:	bl	12c00 <table_get_col_ptr@@Base>
   14104:	ldr	r2, [r0, #4]
   14108:	cmp	r2, #7
   1410c:	bne	14160 <table_set_uint32@@Base+0x90>
   14110:	ldr	r0, [r6]
   14114:	cmp	r0, #0
   14118:	beq	1414c <table_set_uint32@@Base+0x7c>
   1411c:	mov	r2, r5
   14120:	mov	r1, r8
   14124:	str	r7, [r0]
   14128:	mov	r3, #1
   1412c:	mov	r0, r4
   14130:	bl	1271c <table_notify@@Base>
   14134:	mov	r0, #0
   14138:	ldrd	r4, [sp]
   1413c:	ldrd	r6, [sp, #8]
   14140:	ldr	r8, [sp, #16]
   14144:	add	sp, sp, #20
   14148:	pop	{pc}		; (ldr pc, [sp], #4)
   1414c:	mov	r0, #4
   14150:	bl	11ab4 <malloc@plt>
   14154:	cmp	r0, #0
   14158:	str	r0, [r6]
   1415c:	bne	1411c <table_set_uint32@@Base+0x4c>
   14160:	mvn	r0, #0
   14164:	b	14138 <table_set_uint32@@Base+0x68>

00014168 <table_set_int64@@Base>:
   14168:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1416c:	mov	r5, r2
   14170:	mov	r4, r0
   14174:	strd	r6, [sp, #8]
   14178:	mov	r7, r1
   1417c:	str	r8, [sp, #16]
   14180:	str	lr, [sp, #20]
   14184:	bl	1557c <table_get_cell_ptr@@Base>
   14188:	mov	r6, r0
   1418c:	mov	r1, r5
   14190:	mov	r0, r4
   14194:	bl	12c00 <table_get_col_ptr@@Base>
   14198:	ldr	r0, [r0, #4]
   1419c:	cmp	r0, #8
   141a0:	bne	14200 <table_set_int64@@Base+0x98>
   141a4:	ldr	ip, [r6]
   141a8:	cmp	ip, #0
   141ac:	beq	141ec <table_set_int64@@Base+0x84>
   141b0:	ldr	r6, [sp, #24]
   141b4:	mov	r0, r4
   141b8:	mov	r2, r5
   141bc:	mov	r1, r7
   141c0:	mov	r3, #1
   141c4:	ldr	lr, [sp, #28]
   141c8:	str	r6, [ip]
   141cc:	str	lr, [ip, #4]
   141d0:	bl	1271c <table_notify@@Base>
   141d4:	mov	r0, #0
   141d8:	ldrd	r4, [sp]
   141dc:	ldrd	r6, [sp, #8]
   141e0:	ldr	r8, [sp, #16]
   141e4:	add	sp, sp, #20
   141e8:	pop	{pc}		; (ldr pc, [sp], #4)
   141ec:	bl	11ab4 <malloc@plt>
   141f0:	cmp	r0, #0
   141f4:	mov	ip, r0
   141f8:	str	r0, [r6]
   141fc:	bne	141b0 <table_set_int64@@Base+0x48>
   14200:	mvn	r0, #0
   14204:	b	141d8 <table_set_int64@@Base+0x70>

00014208 <table_set_uint64@@Base>:
   14208:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1420c:	mov	r5, r2
   14210:	mov	r4, r0
   14214:	strd	r6, [sp, #8]
   14218:	mov	r7, r1
   1421c:	str	r8, [sp, #16]
   14220:	str	lr, [sp, #20]
   14224:	bl	1557c <table_get_cell_ptr@@Base>
   14228:	mov	r6, r0
   1422c:	mov	r1, r5
   14230:	mov	r0, r4
   14234:	bl	12c00 <table_get_col_ptr@@Base>
   14238:	ldr	r3, [r0, #4]
   1423c:	cmp	r3, #9
   14240:	bne	142a4 <table_set_uint64@@Base+0x9c>
   14244:	ldr	ip, [r6]
   14248:	cmp	ip, #0
   1424c:	beq	1428c <table_set_uint64@@Base+0x84>
   14250:	ldr	r6, [sp, #24]
   14254:	mov	r0, r4
   14258:	mov	r2, r5
   1425c:	mov	r1, r7
   14260:	mov	r3, #1
   14264:	ldr	lr, [sp, #28]
   14268:	str	r6, [ip]
   1426c:	str	lr, [ip, #4]
   14270:	bl	1271c <table_notify@@Base>
   14274:	mov	r0, #0
   14278:	ldrd	r4, [sp]
   1427c:	ldrd	r6, [sp, #8]
   14280:	ldr	r8, [sp, #16]
   14284:	add	sp, sp, #20
   14288:	pop	{pc}		; (ldr pc, [sp], #4)
   1428c:	mov	r0, #8
   14290:	bl	11ab4 <malloc@plt>
   14294:	cmp	r0, #0
   14298:	mov	ip, r0
   1429c:	str	r0, [r6]
   142a0:	bne	14250 <table_set_uint64@@Base+0x48>
   142a4:	mvn	r0, #0
   142a8:	b	14278 <table_set_uint64@@Base+0x70>

000142ac <table_set_short@@Base>:
   142ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   142b0:	mov	r5, r2
   142b4:	mov	r4, r0
   142b8:	strd	r6, [sp, #8]
   142bc:	mov	r7, r3
   142c0:	str	r8, [sp, #16]
   142c4:	mov	r8, r1
   142c8:	str	lr, [sp, #20]
   142cc:	bl	1557c <table_get_cell_ptr@@Base>
   142d0:	mov	r6, r0
   142d4:	mov	r1, r5
   142d8:	mov	r0, r4
   142dc:	bl	12c00 <table_get_col_ptr@@Base>
   142e0:	ldr	r2, [r0, #4]
   142e4:	cmp	r2, #10
   142e8:	bne	1433c <table_set_short@@Base+0x90>
   142ec:	ldr	r0, [r6]
   142f0:	cmp	r0, #0
   142f4:	beq	14328 <table_set_short@@Base+0x7c>
   142f8:	mov	r2, r5
   142fc:	mov	r1, r8
   14300:	strh	r7, [r0]
   14304:	mov	r3, #1
   14308:	mov	r0, r4
   1430c:	bl	1271c <table_notify@@Base>
   14310:	mov	r0, #0
   14314:	ldrd	r4, [sp]
   14318:	ldrd	r6, [sp, #8]
   1431c:	ldr	r8, [sp, #16]
   14320:	add	sp, sp, #20
   14324:	pop	{pc}		; (ldr pc, [sp], #4)
   14328:	mov	r0, #2
   1432c:	bl	11ab4 <malloc@plt>
   14330:	cmp	r0, #0
   14334:	str	r0, [r6]
   14338:	bne	142f8 <table_set_short@@Base+0x4c>
   1433c:	mvn	r0, #0
   14340:	b	14314 <table_set_short@@Base+0x68>

00014344 <table_set_ushort@@Base>:
   14344:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14348:	mov	r5, r2
   1434c:	mov	r4, r0
   14350:	strd	r6, [sp, #8]
   14354:	mov	r7, r3
   14358:	str	r8, [sp, #16]
   1435c:	mov	r8, r1
   14360:	str	lr, [sp, #20]
   14364:	bl	1557c <table_get_cell_ptr@@Base>
   14368:	mov	r6, r0
   1436c:	mov	r1, r5
   14370:	mov	r0, r4
   14374:	bl	12c00 <table_get_col_ptr@@Base>
   14378:	ldr	r2, [r0, #4]
   1437c:	cmp	r2, #11
   14380:	bne	143d4 <table_set_ushort@@Base+0x90>
   14384:	ldr	r0, [r6]
   14388:	cmp	r0, #0
   1438c:	beq	143c0 <table_set_ushort@@Base+0x7c>
   14390:	mov	r2, r5
   14394:	mov	r1, r8
   14398:	strh	r7, [r0]
   1439c:	mov	r3, #1
   143a0:	mov	r0, r4
   143a4:	bl	1271c <table_notify@@Base>
   143a8:	mov	r0, #0
   143ac:	ldrd	r4, [sp]
   143b0:	ldrd	r6, [sp, #8]
   143b4:	ldr	r8, [sp, #16]
   143b8:	add	sp, sp, #20
   143bc:	pop	{pc}		; (ldr pc, [sp], #4)
   143c0:	mov	r0, #2
   143c4:	bl	11ab4 <malloc@plt>
   143c8:	cmp	r0, #0
   143cc:	str	r0, [r6]
   143d0:	bne	14390 <table_set_ushort@@Base+0x4c>
   143d4:	mvn	r0, #0
   143d8:	b	143ac <table_set_ushort@@Base+0x68>

000143dc <table_set_long@@Base>:
   143dc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   143e0:	mov	r5, r2
   143e4:	mov	r4, r0
   143e8:	strd	r6, [sp, #8]
   143ec:	mov	r6, r3
   143f0:	mov	r7, r1
   143f4:	str	r8, [sp, #16]
   143f8:	str	lr, [sp, #20]
   143fc:	bl	1557c <table_get_cell_ptr@@Base>
   14400:	mov	r8, r0
   14404:	mov	r1, r5
   14408:	mov	r0, r4
   1440c:	bl	12c00 <table_get_col_ptr@@Base>
   14410:	ldr	r3, [r0, #4]
   14414:	cmp	r3, #12
   14418:	beq	14434 <table_set_long@@Base+0x58>
   1441c:	mvn	r0, #0
   14420:	ldrd	r4, [sp]
   14424:	ldrd	r6, [sp, #8]
   14428:	ldr	r8, [sp, #16]
   1442c:	add	sp, sp, #20
   14430:	pop	{pc}		; (ldr pc, [sp], #4)
   14434:	ldr	r0, [r8]
   14438:	cmp	r0, #0
   1443c:	beq	14460 <table_set_long@@Base+0x84>
   14440:	mov	r2, r5
   14444:	mov	r1, r7
   14448:	str	r6, [r0]
   1444c:	mov	r3, #1
   14450:	mov	r0, r4
   14454:	bl	1271c <table_notify@@Base>
   14458:	mov	r0, #0
   1445c:	b	14420 <table_set_long@@Base+0x44>
   14460:	mov	r0, #4
   14464:	bl	11ab4 <malloc@plt>
   14468:	cmp	r0, #0
   1446c:	str	r0, [r8]
   14470:	bne	14440 <table_set_long@@Base+0x64>
   14474:	b	1441c <table_set_long@@Base+0x40>

00014478 <table_set_ulong@@Base>:
   14478:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1447c:	mov	r5, r2
   14480:	mov	r4, r0
   14484:	strd	r6, [sp, #8]
   14488:	mov	r6, r3
   1448c:	mov	r7, r1
   14490:	str	r8, [sp, #16]
   14494:	str	lr, [sp, #20]
   14498:	bl	1557c <table_get_cell_ptr@@Base>
   1449c:	mov	r8, r0
   144a0:	mov	r1, r5
   144a4:	mov	r0, r4
   144a8:	bl	12c00 <table_get_col_ptr@@Base>
   144ac:	ldr	r3, [r0, #4]
   144b0:	cmp	r3, #13
   144b4:	beq	144d0 <table_set_ulong@@Base+0x58>
   144b8:	mvn	r0, #0
   144bc:	ldrd	r4, [sp]
   144c0:	ldrd	r6, [sp, #8]
   144c4:	ldr	r8, [sp, #16]
   144c8:	add	sp, sp, #20
   144cc:	pop	{pc}		; (ldr pc, [sp], #4)
   144d0:	ldr	r0, [r8]
   144d4:	cmp	r0, #0
   144d8:	beq	144fc <table_set_ulong@@Base+0x84>
   144dc:	mov	r2, r5
   144e0:	mov	r1, r7
   144e4:	str	r6, [r0]
   144e8:	mov	r3, #1
   144ec:	mov	r0, r4
   144f0:	bl	1271c <table_notify@@Base>
   144f4:	mov	r0, #0
   144f8:	b	144bc <table_set_ulong@@Base+0x44>
   144fc:	mov	r0, #4
   14500:	bl	11ab4 <malloc@plt>
   14504:	cmp	r0, #0
   14508:	str	r0, [r8]
   1450c:	bne	144dc <table_set_ulong@@Base+0x64>
   14510:	b	144b8 <table_set_ulong@@Base+0x40>

00014514 <table_set_llong@@Base>:
   14514:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14518:	mov	r5, r2
   1451c:	mov	r4, r0
   14520:	strd	r6, [sp, #8]
   14524:	mov	r6, r1
   14528:	str	r8, [sp, #16]
   1452c:	str	lr, [sp, #20]
   14530:	bl	1557c <table_get_cell_ptr@@Base>
   14534:	mov	r7, r0
   14538:	mov	r1, r5
   1453c:	mov	r0, r4
   14540:	bl	12c00 <table_get_col_ptr@@Base>
   14544:	ldr	r3, [r0, #4]
   14548:	cmp	r3, #14
   1454c:	beq	14568 <table_set_llong@@Base+0x54>
   14550:	mvn	r0, #0
   14554:	ldrd	r4, [sp]
   14558:	ldrd	r6, [sp, #8]
   1455c:	ldr	r8, [sp, #16]
   14560:	add	sp, sp, #20
   14564:	pop	{pc}		; (ldr pc, [sp], #4)
   14568:	ldr	ip, [r7]
   1456c:	cmp	ip, #0
   14570:	beq	145a0 <table_set_llong@@Base+0x8c>
   14574:	ldr	r7, [sp, #24]
   14578:	mov	r0, r4
   1457c:	mov	r2, r5
   14580:	mov	r1, r6
   14584:	mov	r3, #1
   14588:	ldr	lr, [sp, #28]
   1458c:	str	r7, [ip]
   14590:	str	lr, [ip, #4]
   14594:	bl	1271c <table_notify@@Base>
   14598:	mov	r0, #0
   1459c:	b	14554 <table_set_llong@@Base+0x40>
   145a0:	mov	r0, #8
   145a4:	bl	11ab4 <malloc@plt>
   145a8:	cmp	r0, #0
   145ac:	mov	ip, r0
   145b0:	str	r0, [r7]
   145b4:	bne	14574 <table_set_llong@@Base+0x60>
   145b8:	b	14550 <table_set_llong@@Base+0x3c>

000145bc <table_set_ullong@@Base>:
   145bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   145c0:	mov	r5, r2
   145c4:	mov	r4, r0
   145c8:	strd	r6, [sp, #8]
   145cc:	mov	r6, r1
   145d0:	str	r8, [sp, #16]
   145d4:	str	lr, [sp, #20]
   145d8:	bl	1557c <table_get_cell_ptr@@Base>
   145dc:	mov	r7, r0
   145e0:	mov	r1, r5
   145e4:	mov	r0, r4
   145e8:	bl	12c00 <table_get_col_ptr@@Base>
   145ec:	ldr	r3, [r0, #4]
   145f0:	cmp	r3, #15
   145f4:	beq	14610 <table_set_ullong@@Base+0x54>
   145f8:	mvn	r0, #0
   145fc:	ldrd	r4, [sp]
   14600:	ldrd	r6, [sp, #8]
   14604:	ldr	r8, [sp, #16]
   14608:	add	sp, sp, #20
   1460c:	pop	{pc}		; (ldr pc, [sp], #4)
   14610:	ldr	ip, [r7]
   14614:	cmp	ip, #0
   14618:	beq	14648 <table_set_ullong@@Base+0x8c>
   1461c:	ldr	r7, [sp, #24]
   14620:	mov	r0, r4
   14624:	mov	r2, r5
   14628:	mov	r1, r6
   1462c:	mov	r3, #1
   14630:	ldr	lr, [sp, #28]
   14634:	str	r7, [ip]
   14638:	str	lr, [ip, #4]
   1463c:	bl	1271c <table_notify@@Base>
   14640:	mov	r0, #0
   14644:	b	145fc <table_set_ullong@@Base+0x40>
   14648:	mov	r0, #8
   1464c:	bl	11ab4 <malloc@plt>
   14650:	cmp	r0, #0
   14654:	mov	ip, r0
   14658:	str	r0, [r7]
   1465c:	bne	1461c <table_set_ullong@@Base+0x60>
   14660:	b	145f8 <table_set_ullong@@Base+0x3c>

00014664 <table_set_float@@Base>:
   14664:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14668:	mov	r5, r2
   1466c:	mov	r4, r0
   14670:	strd	r6, [sp, #8]
   14674:	mov	r7, r1
   14678:	vmov	r6, s0
   1467c:	str	r8, [sp, #16]
   14680:	str	lr, [sp, #20]
   14684:	bl	1557c <table_get_cell_ptr@@Base>
   14688:	mov	r8, r0
   1468c:	mov	r1, r5
   14690:	mov	r0, r4
   14694:	bl	12c00 <table_get_col_ptr@@Base>
   14698:	ldr	r3, [r0, #4]
   1469c:	cmp	r3, #16
   146a0:	beq	146bc <table_set_float@@Base+0x58>
   146a4:	mvn	r0, #0
   146a8:	ldrd	r4, [sp]
   146ac:	ldrd	r6, [sp, #8]
   146b0:	ldr	r8, [sp, #16]
   146b4:	add	sp, sp, #20
   146b8:	pop	{pc}		; (ldr pc, [sp], #4)
   146bc:	ldr	r0, [r8]
   146c0:	cmp	r0, #0
   146c4:	beq	146e8 <table_set_float@@Base+0x84>
   146c8:	mov	r2, r5
   146cc:	mov	r1, r7
   146d0:	str	r6, [r0]
   146d4:	mov	r3, #1
   146d8:	mov	r0, r4
   146dc:	bl	1271c <table_notify@@Base>
   146e0:	mov	r0, #0
   146e4:	b	146a8 <table_set_float@@Base+0x44>
   146e8:	mov	r0, #4
   146ec:	bl	11ab4 <malloc@plt>
   146f0:	cmp	r0, #0
   146f4:	str	r0, [r8]
   146f8:	bne	146c8 <table_set_float@@Base+0x64>
   146fc:	b	146a4 <table_set_float@@Base+0x40>

00014700 <table_set_double@@Base>:
   14700:	strd	r4, [sp, #-20]!	; 0xffffffec
   14704:	mov	r5, r2
   14708:	mov	r4, r0
   1470c:	strd	r6, [sp, #8]
   14710:	mov	r6, r1
   14714:	str	lr, [sp, #16]
   14718:	sub	sp, sp, #12
   1471c:	vstr	d0, [sp]
   14720:	bl	1557c <table_get_cell_ptr@@Base>
   14724:	mov	r7, r0
   14728:	mov	r1, r5
   1472c:	mov	r0, r4
   14730:	bl	12c00 <table_get_col_ptr@@Base>
   14734:	ldr	r3, [r0, #4]
   14738:	cmp	r3, #17
   1473c:	beq	14758 <table_set_double@@Base+0x58>
   14740:	mvn	r0, #0
   14744:	add	sp, sp, #12
   14748:	ldrd	r4, [sp]
   1474c:	ldrd	r6, [sp, #8]
   14750:	add	sp, sp, #16
   14754:	pop	{pc}		; (ldr pc, [sp], #4)
   14758:	ldr	ip, [r7]
   1475c:	cmp	ip, #0
   14760:	beq	1478c <table_set_double@@Base+0x8c>
   14764:	ldm	sp, {r7, lr}
   14768:	mov	r0, r4
   1476c:	mov	r2, r5
   14770:	mov	r1, r6
   14774:	mov	r3, #1
   14778:	str	r7, [ip]
   1477c:	str	lr, [ip, #4]
   14780:	bl	1271c <table_notify@@Base>
   14784:	mov	r0, #0
   14788:	b	14744 <table_set_double@@Base+0x44>
   1478c:	mov	r0, #8
   14790:	bl	11ab4 <malloc@plt>
   14794:	cmp	r0, #0
   14798:	mov	ip, r0
   1479c:	str	r0, [r7]
   147a0:	bne	14764 <table_set_double@@Base+0x64>
   147a4:	b	14740 <table_set_double@@Base+0x40>

000147a8 <table_set_ldouble@@Base>:
   147a8:	strd	r4, [sp, #-20]!	; 0xffffffec
   147ac:	mov	r5, r2
   147b0:	mov	r4, r0
   147b4:	strd	r6, [sp, #8]
   147b8:	mov	r6, r1
   147bc:	str	lr, [sp, #16]
   147c0:	sub	sp, sp, #12
   147c4:	vstr	d0, [sp]
   147c8:	bl	1557c <table_get_cell_ptr@@Base>
   147cc:	mov	r7, r0
   147d0:	mov	r1, r5
   147d4:	mov	r0, r4
   147d8:	bl	12c00 <table_get_col_ptr@@Base>
   147dc:	ldr	r3, [r0, #4]
   147e0:	cmp	r3, #18
   147e4:	beq	14800 <table_set_ldouble@@Base+0x58>
   147e8:	mvn	r0, #0
   147ec:	add	sp, sp, #12
   147f0:	ldrd	r4, [sp]
   147f4:	ldrd	r6, [sp, #8]
   147f8:	add	sp, sp, #16
   147fc:	pop	{pc}		; (ldr pc, [sp], #4)
   14800:	ldr	ip, [r7]
   14804:	cmp	ip, #0
   14808:	beq	14834 <table_set_ldouble@@Base+0x8c>
   1480c:	ldm	sp, {r7, lr}
   14810:	mov	r0, r4
   14814:	mov	r2, r5
   14818:	mov	r1, r6
   1481c:	mov	r3, #1
   14820:	str	r7, [ip]
   14824:	str	lr, [ip, #4]
   14828:	bl	1271c <table_notify@@Base>
   1482c:	mov	r0, #0
   14830:	b	147ec <table_set_ldouble@@Base+0x44>
   14834:	mov	r0, #8
   14838:	bl	11ab4 <malloc@plt>
   1483c:	cmp	r0, #0
   14840:	mov	ip, r0
   14844:	str	r0, [r7]
   14848:	bne	1480c <table_set_ldouble@@Base+0x64>
   1484c:	b	147e8 <table_set_ldouble@@Base+0x40>

00014850 <table_set_string@@Base>:
   14850:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14854:	mov	r5, r2
   14858:	mov	r4, r0
   1485c:	strd	r6, [sp, #8]
   14860:	mov	r6, r3
   14864:	mov	r7, r1
   14868:	str	r8, [sp, #16]
   1486c:	str	lr, [sp, #20]
   14870:	bl	1557c <table_get_cell_ptr@@Base>
   14874:	mov	r8, r0
   14878:	mov	r1, r5
   1487c:	mov	r0, r4
   14880:	bl	12c00 <table_get_col_ptr@@Base>
   14884:	ldr	r3, [r0, #4]
   14888:	cmp	r3, #21
   1488c:	beq	148a8 <table_set_string@@Base+0x58>
   14890:	mvn	r0, #0
   14894:	ldrd	r4, [sp]
   14898:	ldrd	r6, [sp, #8]
   1489c:	ldr	r8, [sp, #16]
   148a0:	add	sp, sp, #20
   148a4:	pop	{pc}		; (ldr pc, [sp], #4)
   148a8:	mov	r0, r6
   148ac:	bl	11ad8 <strlen@plt>
   148b0:	add	r1, r0, #1
   148b4:	ldr	r0, [r8]
   148b8:	bl	11a90 <realloc@plt>
   148bc:	cmp	r0, #0
   148c0:	str	r0, [r8]
   148c4:	beq	14890 <table_set_string@@Base+0x40>
   148c8:	mov	r1, r6
   148cc:	bl	11a9c <strcpy@plt>
   148d0:	mov	r0, r4
   148d4:	mov	r2, r5
   148d8:	mov	r1, r7
   148dc:	mov	r3, #1
   148e0:	bl	1271c <table_notify@@Base>
   148e4:	mov	r0, #0
   148e8:	b	14894 <table_set_string@@Base+0x44>

000148ec <table_set_char@@Base>:
   148ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   148f0:	mov	r5, r2
   148f4:	mov	r4, r0
   148f8:	strd	r6, [sp, #8]
   148fc:	mov	r6, r3
   14900:	mov	r7, r1
   14904:	str	r8, [sp, #16]
   14908:	str	lr, [sp, #20]
   1490c:	bl	1557c <table_get_cell_ptr@@Base>
   14910:	mov	r8, r0
   14914:	mov	r1, r5
   14918:	mov	r0, r4
   1491c:	bl	12c00 <table_get_col_ptr@@Base>
   14920:	ldr	r3, [r0, #4]
   14924:	cmp	r3, #19
   14928:	beq	14944 <table_set_char@@Base+0x58>
   1492c:	mvn	r0, #0
   14930:	ldrd	r4, [sp]
   14934:	ldrd	r6, [sp, #8]
   14938:	ldr	r8, [sp, #16]
   1493c:	add	sp, sp, #20
   14940:	pop	{pc}		; (ldr pc, [sp], #4)
   14944:	ldr	r0, [r8]
   14948:	cmp	r0, #0
   1494c:	beq	14970 <table_set_char@@Base+0x84>
   14950:	mov	r2, r5
   14954:	mov	r1, r7
   14958:	strb	r6, [r0]
   1495c:	mov	r3, #1
   14960:	mov	r0, r4
   14964:	bl	1271c <table_notify@@Base>
   14968:	mov	r0, #0
   1496c:	b	14930 <table_set_char@@Base+0x44>
   14970:	mov	r0, #1
   14974:	bl	11ab4 <malloc@plt>
   14978:	cmp	r0, #0
   1497c:	str	r0, [r8]
   14980:	bne	14950 <table_set_char@@Base+0x64>
   14984:	b	1492c <table_set_char@@Base+0x40>

00014988 <table_set_uchar@@Base>:
   14988:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1498c:	mov	r5, r2
   14990:	mov	r4, r0
   14994:	strd	r6, [sp, #8]
   14998:	mov	r6, r3
   1499c:	mov	r7, r1
   149a0:	str	r8, [sp, #16]
   149a4:	str	lr, [sp, #20]
   149a8:	bl	1557c <table_get_cell_ptr@@Base>
   149ac:	mov	r8, r0
   149b0:	mov	r1, r5
   149b4:	mov	r0, r4
   149b8:	bl	12c00 <table_get_col_ptr@@Base>
   149bc:	ldr	r3, [r0, #4]
   149c0:	cmp	r3, #20
   149c4:	beq	149e0 <table_set_uchar@@Base+0x58>
   149c8:	mvn	r0, #0
   149cc:	ldrd	r4, [sp]
   149d0:	ldrd	r6, [sp, #8]
   149d4:	ldr	r8, [sp, #16]
   149d8:	add	sp, sp, #20
   149dc:	pop	{pc}		; (ldr pc, [sp], #4)
   149e0:	ldr	r0, [r8]
   149e4:	cmp	r0, #0
   149e8:	beq	14a0c <table_set_uchar@@Base+0x84>
   149ec:	mov	r2, r5
   149f0:	mov	r1, r7
   149f4:	strb	r6, [r0]
   149f8:	mov	r3, #1
   149fc:	mov	r0, r4
   14a00:	bl	1271c <table_notify@@Base>
   14a04:	mov	r0, #0
   14a08:	b	149cc <table_set_uchar@@Base+0x44>
   14a0c:	mov	r0, #1
   14a10:	bl	11ab4 <malloc@plt>
   14a14:	cmp	r0, #0
   14a18:	str	r0, [r8]
   14a1c:	bne	149ec <table_set_uchar@@Base+0x64>
   14a20:	b	149c8 <table_set_uchar@@Base+0x40>

00014a24 <table_set_ptr@@Base>:
   14a24:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14a28:	mov	r5, r2
   14a2c:	mov	r4, r0
   14a30:	strd	r6, [sp, #8]
   14a34:	mov	r7, r3
   14a38:	str	r8, [sp, #16]
   14a3c:	mov	r8, r1
   14a40:	str	lr, [sp, #20]
   14a44:	bl	1557c <table_get_cell_ptr@@Base>
   14a48:	mov	r6, r0
   14a4c:	mov	r1, r5
   14a50:	mov	r0, r4
   14a54:	bl	12c00 <table_get_col_ptr@@Base>
   14a58:	ldr	r2, [r0, #4]
   14a5c:	cmp	r2, #23
   14a60:	mvnne	r0, #0
   14a64:	bne	14a84 <table_set_ptr@@Base+0x60>
   14a68:	mov	r0, r4
   14a6c:	mov	r2, r5
   14a70:	str	r7, [r6]
   14a74:	mov	r1, r8
   14a78:	mov	r3, #1
   14a7c:	bl	1271c <table_notify@@Base>
   14a80:	mov	r0, #0
   14a84:	ldrd	r4, [sp]
   14a88:	ldrd	r6, [sp, #8]
   14a8c:	ldr	r8, [sp, #16]
   14a90:	add	sp, sp, #20
   14a94:	pop	{pc}		; (ldr pc, [sp], #4)

00014a98 <table_cell_init@@Base>:
   14a98:	str	r4, [sp, #-8]!
   14a9c:	mov	r4, r2
   14aa0:	str	lr, [sp, #4]
   14aa4:	bl	13884 <table_get_row_ptr@@Base>
   14aa8:	ldr	r3, [r0]
   14aac:	mov	r2, #0
   14ab0:	str	r2, [r3, r4, lsl #2]
   14ab4:	ldr	r4, [sp]
   14ab8:	add	sp, sp, #4
   14abc:	pop	{pc}		; (ldr pc, [sp], #4)

00014ac0 <table_cell_destroy@@Base>:
   14ac0:	strd	r4, [sp, #-16]!
   14ac4:	mov	r4, r2
   14ac8:	mov	r5, r0
   14acc:	str	r6, [sp, #8]
   14ad0:	mov	r6, r1
   14ad4:	mov	r1, r2
   14ad8:	str	lr, [sp, #12]
   14adc:	bl	128d8 <table_get_column_data_type@@Base>
   14ae0:	cmp	r0, #23
   14ae4:	bne	14af8 <table_cell_destroy@@Base+0x38>
   14ae8:	ldrd	r4, [sp]
   14aec:	ldr	r6, [sp, #8]
   14af0:	add	sp, sp, #12
   14af4:	pop	{pc}		; (ldr pc, [sp], #4)
   14af8:	mov	r1, r6
   14afc:	mov	r0, r5
   14b00:	bl	13884 <table_get_row_ptr@@Base>
   14b04:	ldr	r3, [r0]
   14b08:	ldr	r0, [r3, r4, lsl #2]
   14b0c:	cmp	r0, #0
   14b10:	beq	14ae8 <table_cell_destroy@@Base+0x28>
   14b14:	ldrd	r4, [sp]
   14b18:	ldr	r6, [sp, #8]
   14b1c:	ldr	lr, [sp, #12]
   14b20:	add	sp, sp, #16
   14b24:	b	11a84 <free@plt>

00014b28 <table_cell_to_buffer@@Base>:
   14b28:	strd	r4, [sp, #-20]!	; 0xffffffec
   14b2c:	mov	r4, r2
   14b30:	mov	r5, r3
   14b34:	strd	r6, [sp, #8]
   14b38:	mov	r7, r1
   14b3c:	mov	r1, r2
   14b40:	str	lr, [sp, #16]
   14b44:	sub	sp, sp, #12
   14b48:	mov	r6, r0
   14b4c:	bl	128d8 <table_get_column_data_type@@Base>
   14b50:	cmp	r0, #23
   14b54:	ldrls	pc, [pc, r0, lsl #2]
   14b58:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14b5c:	strdeq	r4, [r1], -r0
   14b60:	ldrdeq	r4, [r1], -ip
   14b64:	andeq	r4, r1, r8, asr #29
   14b68:			; <UNDEFINED> instruction: 0x00014eb4
   14b6c:	andeq	r4, r1, r0, lsr #29
   14b70:	andeq	r4, r1, ip, lsl #29
   14b74:	andeq	r4, r1, r8, ror lr
   14b78:	andeq	r4, r1, ip, asr #28
   14b7c:	andeq	r4, r1, r8, lsr lr
   14b80:	andeq	r4, r1, r4, lsr #28
   14b84:	strdeq	r4, [r1], -r8
   14b88:	andeq	r4, r1, ip, asr #27
   14b8c:	andeq	r4, r1, r0, lsr #27
   14b90:	andeq	r4, r1, r4, ror sp
   14b94:	andeq	r4, r1, r8, asr #26
   14b98:	andeq	r4, r1, ip, lsl sp
   14b9c:	andeq	r4, r1, ip, ror #25
   14ba0:	andeq	r4, r1, r0, asr #25
   14ba4:	muleq	r1, r4, ip
   14ba8:	andeq	r4, r1, r0, lsl #25
   14bac:			; <UNDEFINED> instruction: 0x00014bbc
   14bb0:	andeq	r4, r1, r4, asr ip
   14bb4:	andeq	r4, r1, r8, lsr #24
   14bb8:	strdeq	r4, [r1], -ip
   14bbc:	mov	r2, r4
   14bc0:	mov	r1, r7
   14bc4:	mov	r0, r6
   14bc8:	bl	13584 <table_get_uchar@@Base>
   14bcc:	mov	r3, r0
   14bd0:	movw	r2, #22448	; 0x57b0
   14bd4:	movt	r2, #1
   14bd8:	mov	r0, r5
   14bdc:	ldr	r1, [sp, #32]
   14be0:	bl	11ae4 <snprintf@plt>
   14be4:	mov	r0, #0
   14be8:	add	sp, sp, #12
   14bec:	ldrd	r4, [sp]
   14bf0:	ldrd	r6, [sp, #8]
   14bf4:	add	sp, sp, #16
   14bf8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bfc:	mov	r2, r4
   14c00:	mov	r1, r7
   14c04:	mov	r0, r6
   14c08:	bl	135c0 <table_get_ptr@@Base>
   14c0c:	mov	r3, r0
   14c10:	movw	r2, #22452	; 0x57b4
   14c14:	movt	r2, #1
   14c18:	mov	r0, r5
   14c1c:	ldr	r1, [sp, #32]
   14c20:	bl	11ae4 <snprintf@plt>
   14c24:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14c28:	mov	r2, r4
   14c2c:	mov	r1, r7
   14c30:	mov	r0, r6
   14c34:	bl	132e4 <table_get_bool@@Base>
   14c38:	mov	r3, r0
   14c3c:	movw	r2, #22392	; 0x5778
   14c40:	movt	r2, #1
   14c44:	mov	r0, r5
   14c48:	ldr	r1, [sp, #32]
   14c4c:	bl	11ae4 <snprintf@plt>
   14c50:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14c54:	mov	r2, r4
   14c58:	mov	r1, r7
   14c5c:	mov	r0, r6
   14c60:	bl	135a4 <table_get_string@@Base>
   14c64:	mov	r3, r0
   14c68:	movw	r2, #22432	; 0x57a0
   14c6c:	movt	r2, #1
   14c70:	mov	r0, r5
   14c74:	ldr	r1, [sp, #32]
   14c78:	bl	11ae4 <snprintf@plt>
   14c7c:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14c80:	mov	r2, r4
   14c84:	mov	r1, r7
   14c88:	mov	r0, r6
   14c8c:	bl	13564 <table_get_char@@Base>
   14c90:	b	14bcc <table_cell_to_buffer@@Base+0xa4>
   14c94:	mov	r2, r4
   14c98:	mov	r1, r7
   14c9c:	mov	r0, r6
   14ca0:	bl	13544 <table_get_ldouble@@Base>
   14ca4:	mov	r0, r5
   14ca8:	movw	r2, #22444	; 0x57ac
   14cac:	movt	r2, #1
   14cb0:	vstr	d0, [sp]
   14cb4:	ldr	r1, [sp, #32]
   14cb8:	bl	11ae4 <snprintf@plt>
   14cbc:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14cc0:	mov	r2, r4
   14cc4:	mov	r1, r7
   14cc8:	mov	r0, r6
   14ccc:	bl	13524 <table_get_double@@Base>
   14cd0:	mov	r0, r5
   14cd4:	movw	r2, #22440	; 0x57a8
   14cd8:	movt	r2, #1
   14cdc:	vstr	d0, [sp]
   14ce0:	ldr	r1, [sp, #32]
   14ce4:	bl	11ae4 <snprintf@plt>
   14ce8:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14cec:	mov	r2, r4
   14cf0:	mov	r1, r7
   14cf4:	mov	r0, r6
   14cf8:	bl	13504 <table_get_float@@Base>
   14cfc:	vcvt.f64.f32	d0, s0
   14d00:	mov	r0, r5
   14d04:	movw	r2, #22436	; 0x57a4
   14d08:	movt	r2, #1
   14d0c:	ldr	r1, [sp, #32]
   14d10:	vstr	d0, [sp]
   14d14:	bl	11ae4 <snprintf@plt>
   14d18:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14d1c:	mov	r2, r4
   14d20:	mov	r1, r7
   14d24:	mov	r0, r6
   14d28:	bl	134e4 <table_get_ullong@@Base>
   14d2c:	movw	r2, #22408	; 0x5788
   14d30:	movt	r2, #1
   14d34:	strd	r0, [sp]
   14d38:	mov	r0, r5
   14d3c:	ldr	r1, [sp, #32]
   14d40:	bl	11ae4 <snprintf@plt>
   14d44:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14d48:	mov	r2, r4
   14d4c:	mov	r1, r7
   14d50:	mov	r0, r6
   14d54:	bl	134c4 <table_get_llong@@Base>
   14d58:	movw	r2, #22400	; 0x5780
   14d5c:	movt	r2, #1
   14d60:	strd	r0, [sp]
   14d64:	mov	r0, r5
   14d68:	ldr	r1, [sp, #32]
   14d6c:	bl	11ae4 <snprintf@plt>
   14d70:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14d74:	mov	r2, r4
   14d78:	mov	r1, r7
   14d7c:	mov	r0, r6
   14d80:	bl	134a4 <table_get_ulong@@Base>
   14d84:	mov	r3, r0
   14d88:	movw	r2, #22428	; 0x579c
   14d8c:	movt	r2, #1
   14d90:	mov	r0, r5
   14d94:	ldr	r1, [sp, #32]
   14d98:	bl	11ae4 <snprintf@plt>
   14d9c:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14da0:	mov	r2, r4
   14da4:	mov	r1, r7
   14da8:	mov	r0, r6
   14dac:	bl	13484 <table_get_long@@Base>
   14db0:	mov	r3, r0
   14db4:	movw	r2, #22424	; 0x5798
   14db8:	movt	r2, #1
   14dbc:	mov	r0, r5
   14dc0:	ldr	r1, [sp, #32]
   14dc4:	bl	11ae4 <snprintf@plt>
   14dc8:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14dcc:	mov	r2, r4
   14dd0:	mov	r1, r7
   14dd4:	mov	r0, r6
   14dd8:	bl	13464 <table_get_ushort@@Base>
   14ddc:	mov	r3, r0
   14de0:	movw	r2, #22420	; 0x5794
   14de4:	movt	r2, #1
   14de8:	mov	r0, r5
   14dec:	ldr	r1, [sp, #32]
   14df0:	bl	11ae4 <snprintf@plt>
   14df4:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14df8:	mov	r2, r4
   14dfc:	mov	r1, r7
   14e00:	mov	r0, r6
   14e04:	bl	13444 <table_get_short@@Base>
   14e08:	mov	r3, r0
   14e0c:	movw	r2, #22416	; 0x5790
   14e10:	movt	r2, #1
   14e14:	mov	r0, r5
   14e18:	ldr	r1, [sp, #32]
   14e1c:	bl	11ae4 <snprintf@plt>
   14e20:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14e24:	mov	r2, r4
   14e28:	mov	r1, r7
   14e2c:	mov	r0, r6
   14e30:	bl	13424 <table_get_uint64@@Base>
   14e34:	b	14d2c <table_cell_to_buffer@@Base+0x204>
   14e38:	mov	r2, r4
   14e3c:	mov	r1, r7
   14e40:	mov	r0, r6
   14e44:	bl	13404 <table_get_int64@@Base>
   14e48:	b	14d58 <table_cell_to_buffer@@Base+0x230>
   14e4c:	mov	r2, r4
   14e50:	mov	r1, r7
   14e54:	mov	r0, r6
   14e58:	bl	133e4 <table_get_uint32@@Base>
   14e5c:	mov	r3, r0
   14e60:	movw	r2, #22396	; 0x577c
   14e64:	movt	r2, #1
   14e68:	mov	r0, r5
   14e6c:	ldr	r1, [sp, #32]
   14e70:	bl	11ae4 <snprintf@plt>
   14e74:	b	14be4 <table_cell_to_buffer@@Base+0xbc>
   14e78:	mov	r2, r4
   14e7c:	mov	r1, r7
   14e80:	mov	r0, r6
   14e84:	bl	133c4 <table_get_int32@@Base>
   14e88:	b	14c38 <table_cell_to_buffer@@Base+0x110>
   14e8c:	mov	r2, r4
   14e90:	mov	r1, r7
   14e94:	mov	r0, r6
   14e98:	bl	133a4 <table_get_uint16@@Base>
   14e9c:	b	14e5c <table_cell_to_buffer@@Base+0x334>
   14ea0:	mov	r2, r4
   14ea4:	mov	r1, r7
   14ea8:	mov	r0, r6
   14eac:	bl	13384 <table_get_int16@@Base>
   14eb0:	b	14c38 <table_cell_to_buffer@@Base+0x110>
   14eb4:	mov	r2, r4
   14eb8:	mov	r1, r7
   14ebc:	mov	r0, r6
   14ec0:	bl	13364 <table_get_uint8@@Base>
   14ec4:	b	14e5c <table_cell_to_buffer@@Base+0x334>
   14ec8:	mov	r2, r4
   14ecc:	mov	r1, r7
   14ed0:	mov	r0, r6
   14ed4:	bl	13344 <table_get_int8@@Base>
   14ed8:	b	14c38 <table_cell_to_buffer@@Base+0x110>
   14edc:	mov	r2, r4
   14ee0:	mov	r1, r7
   14ee4:	mov	r0, r6
   14ee8:	bl	13324 <table_get_uint@@Base>
   14eec:	b	14e5c <table_cell_to_buffer@@Base+0x334>
   14ef0:	mov	r2, r4
   14ef4:	mov	r1, r7
   14ef8:	mov	r0, r6
   14efc:	bl	13304 <table_get_int@@Base>
   14f00:	b	14c38 <table_cell_to_buffer@@Base+0x110>

00014f04 <table_cell_from_buffer@@Base>:
   14f04:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14f08:	mov	r4, r2
   14f0c:	mov	r5, r3
   14f10:	strd	r6, [sp, #8]
   14f14:	strd	r8, [sp, #16]
   14f18:	mov	r9, r1
   14f1c:	mov	r1, r2
   14f20:	str	lr, [sp, #24]
   14f24:	sub	sp, sp, #268	; 0x10c
   14f28:	mov	r8, r0
   14f2c:	bl	128d8 <table_get_column_data_type@@Base>
   14f30:	cmp	r0, #23
   14f34:	ldrls	pc, [pc, r0, lsl #2]
   14f38:	b	15530 <table_cell_from_buffer@@Base+0x62c>
   14f3c:	andeq	r5, r1, r4, asr #9
   14f40:	andeq	r5, r1, ip, lsl #9
   14f44:	andeq	r5, r1, r4, asr r4
   14f48:	andeq	r5, r1, ip, lsl r4
   14f4c:	andeq	r5, r1, r4, ror #7
   14f50:	andeq	r5, r1, ip, lsr #7
   14f54:	andeq	r5, r1, r4, ror r3
   14f58:	andeq	r5, r1, ip, lsr r3
   14f5c:	andeq	r5, r1, r0, lsl #6
   14f60:	andeq	r5, r1, r4, asr #5
   14f64:	andeq	r5, r1, ip, lsl #5
   14f68:	andeq	r5, r1, r4, asr r2
   14f6c:	andeq	r5, r1, ip, lsl r2
   14f70:	andeq	r5, r1, r4, ror #3
   14f74:	andeq	r5, r1, r8, lsr #3
   14f78:	andeq	r5, r1, ip, ror #2
   14f7c:	strdeq	r5, [r1], -ip
   14f80:	andeq	r5, r1, r4, asr #1
   14f84:	andeq	r5, r1, r4, lsr r1
   14f88:	andeq	r5, r1, ip, lsl r0
   14f8c:	andeq	r5, r1, ip, lsl #1
   14f90:	andeq	r5, r1, r4, asr r0
   14f94:	ldrdeq	r4, [r1], -r8
   14f98:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14f9c:	mov	r0, r5
   14fa0:	movw	r1, #22452	; 0x57b4
   14fa4:	movt	r1, #1
   14fa8:	add	r2, sp, #8
   14fac:	bl	11af0 <__isoc99_sscanf@plt>
   14fb0:	cmp	r0, #1
   14fb4:	beq	154fc <table_cell_from_buffer@@Base+0x5f8>
   14fb8:	mvn	r5, #0
   14fbc:	mov	r0, r5
   14fc0:	add	sp, sp, #268	; 0x10c
   14fc4:	ldrd	r4, [sp]
   14fc8:	ldrd	r6, [sp, #8]
   14fcc:	ldrd	r8, [sp, #16]
   14fd0:	add	sp, sp, #24
   14fd4:	pop	{pc}		; (ldr pc, [sp], #4)
   14fd8:	mov	r0, r5
   14fdc:	movw	r1, #22392	; 0x5778
   14fe0:	movt	r1, #1
   14fe4:	add	r2, sp, #8
   14fe8:	bl	11af0 <__isoc99_sscanf@plt>
   14fec:	cmp	r0, #1
   14ff0:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   14ff4:	ldr	r5, [sp, #8]
   14ff8:	cmp	r5, #0
   14ffc:	beq	15518 <table_cell_from_buffer@@Base+0x614>
   15000:	mov	r3, r0
   15004:	mov	r2, r4
   15008:	mov	r1, r9
   1500c:	mov	r0, r8
   15010:	bl	13c10 <table_set_bool@@Base>
   15014:	mov	r5, #0
   15018:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1501c:	mov	r0, r5
   15020:	movw	r1, #22448	; 0x57b0
   15024:	movt	r1, #1
   15028:	add	r2, sp, #8
   1502c:	bl	11af0 <__isoc99_sscanf@plt>
   15030:	cmp	r0, #1
   15034:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15038:	mov	r2, r4
   1503c:	mov	r1, r9
   15040:	ldrb	r3, [sp, #8]
   15044:	mov	r0, r8
   15048:	mov	r5, #0
   1504c:	bl	148ec <table_set_char@@Base>
   15050:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15054:	mov	r0, r5
   15058:	add	r2, sp, #8
   1505c:	movw	r1, #22432	; 0x57a0
   15060:	movt	r1, #1
   15064:	bl	11af0 <__isoc99_sscanf@plt>
   15068:	cmp	r0, #1
   1506c:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15070:	add	r3, sp, #8
   15074:	mov	r2, r4
   15078:	mov	r1, r9
   1507c:	mov	r0, r8
   15080:	bl	14850 <table_set_string@@Base>
   15084:	mov	r5, #0
   15088:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1508c:	mov	r0, r5
   15090:	movw	r1, #22448	; 0x57b0
   15094:	movt	r1, #1
   15098:	add	r2, sp, #8
   1509c:	bl	11af0 <__isoc99_sscanf@plt>
   150a0:	cmp	r0, #1
   150a4:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   150a8:	mov	r2, r4
   150ac:	mov	r1, r9
   150b0:	ldrb	r3, [sp, #8]
   150b4:	mov	r0, r8
   150b8:	mov	r5, #0
   150bc:	bl	14988 <table_set_uchar@@Base>
   150c0:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   150c4:	mov	r0, r5
   150c8:	movw	r1, #22440	; 0x57a8
   150cc:	movt	r1, #1
   150d0:	add	r2, sp, #8
   150d4:	bl	11af0 <__isoc99_sscanf@plt>
   150d8:	cmp	r0, #1
   150dc:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   150e0:	mov	r2, r4
   150e4:	mov	r1, r9
   150e8:	vldr	d0, [sp, #8]
   150ec:	mov	r0, r8
   150f0:	mov	r5, #0
   150f4:	bl	14700 <table_set_double@@Base>
   150f8:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   150fc:	mov	r0, r5
   15100:	movw	r1, #22436	; 0x57a4
   15104:	movt	r1, #1
   15108:	add	r2, sp, #8
   1510c:	bl	11af0 <__isoc99_sscanf@plt>
   15110:	cmp	r0, #1
   15114:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15118:	mov	r2, r4
   1511c:	mov	r1, r9
   15120:	vldr	s0, [sp, #8]
   15124:	mov	r0, r8
   15128:	mov	r5, #0
   1512c:	bl	14664 <table_set_float@@Base>
   15130:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15134:	mov	r0, r5
   15138:	movw	r1, #22444	; 0x57ac
   1513c:	movt	r1, #1
   15140:	add	r2, sp, #8
   15144:	bl	11af0 <__isoc99_sscanf@plt>
   15148:	cmp	r0, #1
   1514c:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15150:	mov	r2, r4
   15154:	mov	r1, r9
   15158:	vldr	d0, [sp, #8]
   1515c:	mov	r0, r8
   15160:	mov	r5, #0
   15164:	bl	147a8 <table_set_ldouble@@Base>
   15168:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1516c:	mov	r0, r5
   15170:	add	r2, sp, #8
   15174:	movw	r1, #22408	; 0x5788
   15178:	movt	r1, #1
   1517c:	bl	11af0 <__isoc99_sscanf@plt>
   15180:	cmp	r0, #1
   15184:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15188:	ldrd	r6, [sp, #8]
   1518c:	mov	r2, r4
   15190:	mov	r1, r9
   15194:	mov	r0, r8
   15198:	mov	r5, #0
   1519c:	strd	r6, [sp]
   151a0:	bl	145bc <table_set_ullong@@Base>
   151a4:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   151a8:	mov	r0, r5
   151ac:	add	r2, sp, #8
   151b0:	movw	r1, #22400	; 0x5780
   151b4:	movt	r1, #1
   151b8:	bl	11af0 <__isoc99_sscanf@plt>
   151bc:	cmp	r0, #1
   151c0:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   151c4:	ldrd	r6, [sp, #8]
   151c8:	mov	r2, r4
   151cc:	mov	r1, r9
   151d0:	mov	r0, r8
   151d4:	mov	r5, #0
   151d8:	strd	r6, [sp]
   151dc:	bl	14514 <table_set_llong@@Base>
   151e0:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   151e4:	mov	r0, r5
   151e8:	movw	r1, #22428	; 0x579c
   151ec:	movt	r1, #1
   151f0:	add	r2, sp, #8
   151f4:	bl	11af0 <__isoc99_sscanf@plt>
   151f8:	cmp	r0, #1
   151fc:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15200:	mov	r2, r4
   15204:	mov	r1, r9
   15208:	ldr	r3, [sp, #8]
   1520c:	mov	r0, r8
   15210:	mov	r5, #0
   15214:	bl	14478 <table_set_ulong@@Base>
   15218:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1521c:	mov	r0, r5
   15220:	movw	r1, #22424	; 0x5798
   15224:	movt	r1, #1
   15228:	add	r2, sp, #8
   1522c:	bl	11af0 <__isoc99_sscanf@plt>
   15230:	cmp	r0, #1
   15234:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15238:	mov	r2, r4
   1523c:	mov	r1, r9
   15240:	ldr	r3, [sp, #8]
   15244:	mov	r0, r8
   15248:	mov	r5, #0
   1524c:	bl	143dc <table_set_long@@Base>
   15250:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15254:	mov	r0, r5
   15258:	add	r2, sp, #8
   1525c:	movw	r1, #22420	; 0x5794
   15260:	movt	r1, #1
   15264:	bl	11af0 <__isoc99_sscanf@plt>
   15268:	cmp	r0, #1
   1526c:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15270:	ldrh	r3, [sp, #8]
   15274:	mov	r2, r4
   15278:	mov	r1, r9
   1527c:	mov	r0, r8
   15280:	mov	r5, #0
   15284:	bl	14344 <table_set_ushort@@Base>
   15288:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1528c:	mov	r0, r5
   15290:	add	r2, sp, #8
   15294:	movw	r1, #22416	; 0x5790
   15298:	movt	r1, #1
   1529c:	bl	11af0 <__isoc99_sscanf@plt>
   152a0:	cmp	r0, #1
   152a4:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   152a8:	ldrsh	r3, [sp, #8]
   152ac:	mov	r2, r4
   152b0:	mov	r1, r9
   152b4:	mov	r0, r8
   152b8:	mov	r5, #0
   152bc:	bl	142ac <table_set_short@@Base>
   152c0:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   152c4:	mov	r0, r5
   152c8:	add	r2, sp, #8
   152cc:	movw	r1, #22408	; 0x5788
   152d0:	movt	r1, #1
   152d4:	bl	11af0 <__isoc99_sscanf@plt>
   152d8:	cmp	r0, #1
   152dc:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   152e0:	ldrd	r6, [sp, #8]
   152e4:	mov	r2, r4
   152e8:	mov	r1, r9
   152ec:	mov	r0, r8
   152f0:	mov	r5, #0
   152f4:	strd	r6, [sp]
   152f8:	bl	14208 <table_set_uint64@@Base>
   152fc:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15300:	mov	r0, r5
   15304:	add	r2, sp, #8
   15308:	movw	r1, #22400	; 0x5780
   1530c:	movt	r1, #1
   15310:	bl	11af0 <__isoc99_sscanf@plt>
   15314:	cmp	r0, #1
   15318:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   1531c:	ldrd	r6, [sp, #8]
   15320:	mov	r2, r4
   15324:	mov	r1, r9
   15328:	mov	r0, r8
   1532c:	mov	r5, #0
   15330:	strd	r6, [sp]
   15334:	bl	14168 <table_set_int64@@Base>
   15338:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1533c:	mov	r0, r5
   15340:	movw	r1, #22396	; 0x577c
   15344:	movt	r1, #1
   15348:	add	r2, sp, #8
   1534c:	bl	11af0 <__isoc99_sscanf@plt>
   15350:	cmp	r0, #1
   15354:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15358:	mov	r2, r4
   1535c:	mov	r1, r9
   15360:	ldr	r3, [sp, #8]
   15364:	mov	r0, r8
   15368:	mov	r5, #0
   1536c:	bl	140d0 <table_set_uint32@@Base>
   15370:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15374:	mov	r0, r5
   15378:	movw	r1, #22392	; 0x5778
   1537c:	movt	r1, #1
   15380:	add	r2, sp, #8
   15384:	bl	11af0 <__isoc99_sscanf@plt>
   15388:	cmp	r0, #1
   1538c:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15390:	mov	r2, r4
   15394:	mov	r1, r9
   15398:	ldr	r3, [sp, #8]
   1539c:	mov	r0, r8
   153a0:	mov	r5, #0
   153a4:	bl	14038 <table_set_int32@@Base>
   153a8:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   153ac:	mov	r0, r5
   153b0:	add	r2, sp, #8
   153b4:	movw	r1, #22420	; 0x5794
   153b8:	movt	r1, #1
   153bc:	bl	11af0 <__isoc99_sscanf@plt>
   153c0:	cmp	r0, #1
   153c4:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   153c8:	ldrh	r3, [sp, #8]
   153cc:	mov	r2, r4
   153d0:	mov	r1, r9
   153d4:	mov	r0, r8
   153d8:	mov	r5, #0
   153dc:	bl	13fa0 <table_set_uint16@@Base>
   153e0:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   153e4:	mov	r0, r5
   153e8:	add	r2, sp, #8
   153ec:	movw	r1, #22416	; 0x5790
   153f0:	movt	r1, #1
   153f4:	bl	11af0 <__isoc99_sscanf@plt>
   153f8:	cmp	r0, #1
   153fc:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15400:	ldrsh	r3, [sp, #8]
   15404:	mov	r2, r4
   15408:	mov	r1, r9
   1540c:	mov	r0, r8
   15410:	mov	r5, #0
   15414:	bl	13f08 <table_set_int16@@Base>
   15418:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1541c:	mov	r0, r5
   15420:	movw	r1, #22464	; 0x57c0
   15424:	movt	r1, #1
   15428:	add	r2, sp, #8
   1542c:	bl	11af0 <__isoc99_sscanf@plt>
   15430:	cmp	r0, #1
   15434:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15438:	mov	r2, r4
   1543c:	mov	r1, r9
   15440:	ldrb	r3, [sp, #8]
   15444:	mov	r0, r8
   15448:	mov	r5, #0
   1544c:	bl	13e70 <table_set_uint8@@Base>
   15450:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15454:	mov	r0, r5
   15458:	add	r2, sp, #8
   1545c:	movw	r1, #22456	; 0x57b8
   15460:	movt	r1, #1
   15464:	bl	11af0 <__isoc99_sscanf@plt>
   15468:	cmp	r0, #1
   1546c:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   15470:	ldrsb	r3, [sp, #8]
   15474:	mov	r2, r4
   15478:	mov	r1, r9
   1547c:	mov	r0, r8
   15480:	mov	r5, #0
   15484:	bl	13dd8 <table_set_int8@@Base>
   15488:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   1548c:	mov	r0, r5
   15490:	movw	r1, #22396	; 0x577c
   15494:	movt	r1, #1
   15498:	add	r2, sp, #8
   1549c:	bl	11af0 <__isoc99_sscanf@plt>
   154a0:	cmp	r0, #1
   154a4:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   154a8:	mov	r2, r4
   154ac:	mov	r1, r9
   154b0:	ldr	r3, [sp, #8]
   154b4:	mov	r0, r8
   154b8:	mov	r5, #0
   154bc:	bl	13d40 <table_set_uint@@Base>
   154c0:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   154c4:	mov	r0, r5
   154c8:	movw	r1, #22392	; 0x5778
   154cc:	movt	r1, #1
   154d0:	add	r2, sp, #8
   154d4:	bl	11af0 <__isoc99_sscanf@plt>
   154d8:	cmp	r0, #1
   154dc:	bne	14fb8 <table_cell_from_buffer@@Base+0xb4>
   154e0:	mov	r2, r4
   154e4:	mov	r1, r9
   154e8:	ldr	r3, [sp, #8]
   154ec:	mov	r0, r8
   154f0:	mov	r5, #0
   154f4:	bl	13ca8 <table_set_int@@Base>
   154f8:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   154fc:	mov	r2, r4
   15500:	mov	r1, r9
   15504:	ldr	r3, [sp, #8]
   15508:	mov	r0, r8
   1550c:	mov	r5, #0
   15510:	bl	14a24 <table_set_ptr@@Base>
   15514:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15518:	mov	r2, r4
   1551c:	mov	r1, r9
   15520:	mov	r0, r8
   15524:	mov	r3, r5
   15528:	bl	13c10 <table_set_bool@@Base>
   1552c:	b	14fbc <table_cell_from_buffer@@Base+0xb8>
   15530:	mov	r5, #0
   15534:	b	14fbc <table_cell_from_buffer@@Base+0xb8>

00015538 <table_cell_nullify@@Base>:
   15538:	strd	r4, [sp, #-16]!
   1553c:	mov	r5, r2
   15540:	str	r6, [sp, #8]
   15544:	str	lr, [sp, #12]
   15548:	bl	13884 <table_get_row_ptr@@Base>
   1554c:	ldr	r4, [r0]
   15550:	ldr	r0, [r4, r5, lsl #2]
   15554:	cmp	r0, #0
   15558:	beq	15568 <table_cell_nullify@@Base+0x30>
   1555c:	bl	11a84 <free@plt>
   15560:	mov	r3, #0
   15564:	str	r3, [r4, r5, lsl #2]
   15568:	ldrd	r4, [sp]
   1556c:	mov	r0, #0
   15570:	ldr	r6, [sp, #8]
   15574:	add	sp, sp, #12
   15578:	pop	{pc}		; (ldr pc, [sp], #4)

0001557c <table_get_cell_ptr@@Base>:
   1557c:	str	r4, [sp, #-8]!
   15580:	mov	r4, r2
   15584:	str	lr, [sp, #4]
   15588:	bl	13884 <table_get_row_ptr@@Base>
   1558c:	ldr	r0, [r0]
   15590:	add	r0, r0, r4, lsl #2
   15594:	ldr	r4, [sp]
   15598:	add	sp, sp, #4
   1559c:	pop	{pc}		; (ldr pc, [sp], #4)

000155a0 <__libc_csu_init@@Base>:
   155a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   155a4:	mov	r7, r0
   155a8:	ldr	r6, [pc, #72]	; 155f8 <__libc_csu_init@@Base+0x58>
   155ac:	ldr	r5, [pc, #72]	; 155fc <__libc_csu_init@@Base+0x5c>
   155b0:	add	r6, pc, r6
   155b4:	add	r5, pc, r5
   155b8:	sub	r6, r6, r5
   155bc:	mov	r8, r1
   155c0:	mov	r9, r2
   155c4:	bl	11a4c <strcmp@plt-0x20>
   155c8:	asrs	r6, r6, #2
   155cc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   155d0:	mov	r4, #0
   155d4:	add	r4, r4, #1
   155d8:	ldr	r3, [r5], #4
   155dc:	mov	r2, r9
   155e0:	mov	r1, r8
   155e4:	mov	r0, r7
   155e8:	blx	r3
   155ec:	cmp	r6, r4
   155f0:	bne	155d4 <__libc_csu_init@@Base+0x34>
   155f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   155f8:	andeq	r0, r1, ip, asr r9
   155fc:	andeq	r0, r1, r4, asr r9

00015600 <__libc_csu_fini@@Base>:
   15600:	bx	lr

Disassembly of section .fini:

00015604 <.fini>:
   15604:	push	{r3, lr}
   15608:	pop	{r3, pc}
