Fitter report for ADC
Mon Jan 15 15:35:36 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Fitter Incremental Compilation Conflicts
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Dual Purpose and Dedicated Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. PLL Summary
 16. PLL Usage
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Mon Jan 15 15:35:36 2018           ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ADC                                         ;
; Top-level Entity Name              ; LTC1744_T01_TOP                             ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,802 / 6,272 ( 29 % )                      ;
;     Total combinational functions  ; 1,208 / 6,272 ( 19 % )                      ;
;     Dedicated logic registers      ; 1,277 / 6,272 ( 20 % )                      ;
; Total registers                    ; 1277                                        ;
; Total pins                         ; 73 / 92 ( 79 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 180,224 / 276,480 ( 65 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; FST3253_0[0]  ; Missing drive strength ;
; FST3253_0[1]  ; Missing drive strength ;
; FST3253_OEN_0 ; Missing drive strength ;
; ENC_P_0       ; Missing drive strength ;
; ENC_N_0       ; Missing drive strength ;
; FST3253_1[0]  ; Missing drive strength ;
; FST3253_1[1]  ; Missing drive strength ;
; FST3253_OEN_1 ; Missing drive strength ;
; ENC_P_1       ; Missing drive strength ;
; ENC_N_1       ; Missing drive strength ;
; FST3253_2[0]  ; Missing drive strength ;
; FST3253_2[1]  ; Missing drive strength ;
; FST3253_OEN_2 ; Missing drive strength ;
; ENC_P_2       ; Missing drive strength ;
; ENC_N_2       ; Missing drive strength ;
; led           ; Missing drive strength ;
; Cs_n          ; Missing drive strength ;
; Clk_out       ; Missing drive strength ;
; MOSI          ; Missing drive strength ;
; finish_n_led  ; Missing drive strength ;
+---------------+------------------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Incremental Compilation Conflicts                                                                                                  ;
+-----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; Ignored Target  ; Ignored Setting ; Ignored Value ; Ignored Type   ; Honored Target ; Honored Setting ; Honored Value ; Honored Type      ;
+-----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; FST3253_0[0]    ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_0[0]   ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; FST3253_0[1]    ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_0[1]   ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; FST3253_OEN_0   ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_OEN_0  ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; ENC_P_0         ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; ENC_P_0        ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; ENC_N_0         ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; ENC_N_0        ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; OF_0            ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; OF_0           ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; OF_0            ; PCI I/O         ; OFF           ; QSF Assignment ; OF_0           ; PCI I/O         ; ON            ; Post-Fit Property ;
; OF_0~input      ; PCI I/O         ; OFF           ; QSF Assignment ; OF_0           ; PCI I/O         ; ON            ; Post-Fit Property ;
; FST3253_1[0]    ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_1[0]   ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; FST3253_1[1]    ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_1[1]   ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; FST3253_OEN_1   ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_OEN_1  ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; ENC_P_1         ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; ENC_P_1        ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; ENC_N_1         ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; ENC_N_1        ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; OF_1            ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; OF_1           ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; OF_1            ; PCI I/O         ; OFF           ; QSF Assignment ; OF_1           ; PCI I/O         ; ON            ; Post-Fit Property ;
; OF_1~input      ; PCI I/O         ; OFF           ; QSF Assignment ; OF_1           ; PCI I/O         ; ON            ; Post-Fit Property ;
; FST3253_2[0]    ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_2[0]   ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; FST3253_2[1]    ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_2[1]   ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; FST3253_OEN_2   ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; FST3253_OEN_2  ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; ENC_P_2         ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; ENC_P_2        ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; ENC_N_2         ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; ENC_N_2        ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; OF_2            ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; OF_2           ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; OF_2            ; PCI I/O         ; OFF           ; QSF Assignment ; OF_2           ; PCI I/O         ; ON            ; Post-Fit Property ;
; OF_2~input      ; PCI I/O         ; OFF           ; QSF Assignment ; OF_2           ; PCI I/O         ; ON            ; Post-Fit Property ;
; led             ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; led            ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; Cs_n            ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; Cs_n           ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; Clk_out         ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; Clk_out        ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; MOSI            ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; MOSI           ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; finish_n_led    ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; finish_n_led   ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; Rst_n           ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; Rst_n          ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; Rst_n           ; PCI I/O         ; OFF           ; QSF Assignment ; Rst_n          ; PCI I/O         ; ON            ; Post-Fit Property ;
; Rst_n~input     ; PCI I/O         ; OFF           ; QSF Assignment ; Rst_n          ; PCI I/O         ; ON            ; Post-Fit Property ;
; Clk             ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; Clk            ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; Clk             ; PCI I/O         ; OFF           ; QSF Assignment ; Clk            ; PCI I/O         ; ON            ; Post-Fit Property ;
; Clk~input       ; PCI I/O         ; OFF           ; QSF Assignment ; Clk            ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[5]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[5]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[5]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[5]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[5]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[5]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[5]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[5]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[5]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[5]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[5]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[5]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[6]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[6]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[6]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[6]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[6]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[6]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[6]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[6]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[6]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[6]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[6]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[6]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[7]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[7]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[7]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[7]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[7]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[7]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[7]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[7]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[7]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[7]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[7]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[7]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[4]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[4]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[4]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[4]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[4]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[4]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[4]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[4]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[4]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[4]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[4]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[4]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[10]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[10]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[10]       ; PCI I/O         ; OFF           ; QSF Assignment ; data1[10]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[10]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data1[10]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[10]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[10]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[10]       ; PCI I/O         ; OFF           ; QSF Assignment ; data2[10]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[10]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data2[10]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[10]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[10]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[10]       ; PCI I/O         ; OFF           ; QSF Assignment ; data0[10]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[10]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data0[10]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[9]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[9]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[9]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[9]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[9]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[9]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[9]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[9]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[9]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[9]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[9]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[9]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[9]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[9]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[9]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[9]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[9]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[9]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[11]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[11]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[11]       ; PCI I/O         ; OFF           ; QSF Assignment ; data2[11]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[11]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data2[11]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[11]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[11]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[11]       ; PCI I/O         ; OFF           ; QSF Assignment ; data1[11]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[11]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data1[11]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[11]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[11]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[11]       ; PCI I/O         ; OFF           ; QSF Assignment ; data0[11]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[11]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data0[11]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[8]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[8]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[8]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[8]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[8]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[8]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[8]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[8]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[8]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[8]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[8]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[8]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[8]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[8]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[8]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[8]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[8]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[8]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[13]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[13]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[13]       ; PCI I/O         ; OFF           ; QSF Assignment ; data2[13]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[13]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data2[13]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[13]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[13]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[13]       ; PCI I/O         ; OFF           ; QSF Assignment ; data1[13]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[13]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data1[13]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[13]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[13]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[13]       ; PCI I/O         ; OFF           ; QSF Assignment ; data0[13]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[13]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data0[13]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[14]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[14]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[14]       ; PCI I/O         ; OFF           ; QSF Assignment ; data2[14]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[14]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data2[14]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[14]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[14]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[14]       ; PCI I/O         ; OFF           ; QSF Assignment ; data1[14]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[14]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data1[14]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[14]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[14]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[14]       ; PCI I/O         ; OFF           ; QSF Assignment ; data0[14]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[14]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data0[14]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[15]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[15]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[15]       ; PCI I/O         ; OFF           ; QSF Assignment ; data1[15]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[15]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data1[15]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[15]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[15]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[15]       ; PCI I/O         ; OFF           ; QSF Assignment ; data2[15]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[15]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data2[15]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[15]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[15]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[15]       ; PCI I/O         ; OFF           ; QSF Assignment ; data0[15]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[15]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data0[15]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[12]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[12]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[12]       ; PCI I/O         ; OFF           ; QSF Assignment ; data2[12]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[12]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data2[12]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[12]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[12]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[12]       ; PCI I/O         ; OFF           ; QSF Assignment ; data1[12]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[12]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data1[12]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[12]       ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[12]      ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[12]       ; PCI I/O         ; OFF           ; QSF Assignment ; data0[12]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[12]~input ; PCI I/O         ; OFF           ; QSF Assignment ; data0[12]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[2]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[2]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[2]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[2]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[2]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[2]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[2]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[2]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[2]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[2]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[2]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[2]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[1]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[1]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[1]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[1]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[1]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[1]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[1]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[1]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[1]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[1]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[1]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[1]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[3]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[3]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[3]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[3]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[3]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[3]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[3]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[3]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[3]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[3]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[3]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[3]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[0]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data0[0]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data0[0]        ; PCI I/O         ; OFF           ; QSF Assignment ; data0[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data0[0]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data0[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[0]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data1[0]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data1[0]        ; PCI I/O         ; OFF           ; QSF Assignment ; data1[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data1[0]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data1[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[0]        ; I/O Standard    ; 3.3-V LVCMOS  ; QSF Assignment ; data2[0]       ; I/O Standard    ; 3.3-V LVTTL   ; Post-Fit Property ;
; data2[0]        ; PCI I/O         ; OFF           ; QSF Assignment ; data2[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; data2[0]~input  ; PCI I/O         ; OFF           ; QSF Assignment ; data2[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
+-----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,802 / 6,272 ( 29 % )     ;
;     -- Combinational with no register       ; 525                        ;
;     -- Register only                        ; 594                        ;
;     -- Combinational with a register        ; 683                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 549                        ;
;     -- 3 input functions                    ; 278                        ;
;     -- <=2 input functions                  ; 381                        ;
;     -- Register only                        ; 594                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 877                        ;
;     -- arithmetic mode                      ; 331                        ;
;                                             ;                            ;
; Total registers*                            ; 1,277 / 6,684 ( 19 % )     ;
;     -- Dedicated logic registers            ; 1,277 / 6,272 ( 20 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs                                  ; Not available              ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 73 / 92 ( 79 % )           ;
;     -- Clock pins                           ; 0 / 3 ( 0 % )              ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 2                          ;
; M9Ks                                        ; 22 / 30 ( 73 % )           ;
; Total block memory bits                     ; 180,224 / 276,480 ( 65 % ) ;
; Total block memory implementation bits      ; 202,752 / 276,480 ( 73 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 2 / 10 ( 20 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Maximum fan-out                             ; 597                        ;
; Highest non-global fan-out                  ; 477                        ;
; Total fan-out                               ; 9007                       ;
; Average fan-out                             ; 3.27                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                             ;
+-----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Clk       ; Unassigned ; --       ; 26                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; OF_0      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; OF_1      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; OF_2      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; Rst_n     ; Unassigned ; --       ; 477                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[0]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[10] ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[11] ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[12] ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[13] ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[14] ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; data0[15] ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; data0[1]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[2]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[3]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[4]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[5]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[6]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[7]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[8]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data0[9]  ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[0]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[10] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[11] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[12] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[13] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[14] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; data1[15] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; data1[1]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[2]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[3]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[4]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[5]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[6]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[7]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[8]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data1[9]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[0]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[10] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[11] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[12] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[13] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[14] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; data2[15] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; data2[1]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[2]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[3]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[4]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[5]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[6]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[7]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[8]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; data2[9]  ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+-----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Clk_out       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Cs_n          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENC_N_0       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENC_N_1       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENC_N_2       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENC_P_0       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENC_P_1       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENC_P_2       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_0[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_0[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_1[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_1[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_2[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_2[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_OEN_0 ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_OEN_1 ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FST3253_OEN_2 ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MOSI          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; finish_n_led  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; 9        ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; 14       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; 21       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; 92       ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 11 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 10 ( 0 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 81             ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; 13       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; pll_200_0|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ;
; Nominal VCO frequency         ; 600.0 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                            ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 208 ps                                                                       ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                    ;
; M VCO Tap                     ; 0                                                                            ;
; M Initial                     ; 1                                                                            ;
; M value                       ; 12                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; Unassigned                                                                   ;
; Inclk0 signal                 ; Clk                                                                          ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 1   ; 200.0 MHz        ; 0 (0 ps)    ; 15.00 (208 ps)   ; 50/50      ; C0      ; 3             ; 2/1 Odd    ; --            ; 1       ; 0       ; pll_200_0|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LTC1744_T01_TOP                                                                                        ; 0 (0)       ; 1277 (0)                  ; 0 (0)         ; 180224      ; 0            ; 0       ; 0         ; 73   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |LTC1744_T01:LTC1744_T01_00|                                                                         ; 0 (0)       ; 87 (87)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_00                                                                                                                                                                                                                                                                                                           ; work         ;
;    |LTC1744_T01:LTC1744_T01_01|                                                                         ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_01                                                                                                                                                                                                                                                                                                           ; work         ;
;    |LTC1744_T01:LTC1744_T01_02|                                                                         ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_02                                                                                                                                                                                                                                                                                                           ; work         ;
;    |dpram:dpram0|                                                                                       ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |scfifo:scfifo_component|                                                                         ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                 ; work         ;
;          |scfifo_9531:auto_generated|                                                                   ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;             |a_dpfifo_gb31:dpfifo|                                                                      ; 0 (0)       ; 44 (15)                   ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_h7e1:FIFOram|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram                                                                                                                                                                                                                         ; work         ;
;                |cntr_2ab:rd_ptr_msb|                                                                    ; 0 (0)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb                                                                                                                                                                                                                             ; work         ;
;                |cntr_abb:wr_ptr|                                                                        ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr                                                                                                                                                                                                                                 ; work         ;
;                |cntr_mb7:usedw_counter|                                                                 ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter                                                                                                                                                                                                                          ; work         ;
;    |dpram:dpram1|                                                                                       ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |scfifo:scfifo_component|                                                                         ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                 ; work         ;
;          |scfifo_9531:auto_generated|                                                                   ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;             |a_dpfifo_gb31:dpfifo|                                                                      ; 0 (0)       ; 44 (15)                   ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_h7e1:FIFOram|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram                                                                                                                                                                                                                         ; work         ;
;                |cntr_2ab:rd_ptr_msb|                                                                    ; 0 (0)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb                                                                                                                                                                                                                             ; work         ;
;                |cntr_abb:wr_ptr|                                                                        ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr                                                                                                                                                                                                                                 ; work         ;
;                |cntr_mb7:usedw_counter|                                                                 ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter                                                                                                                                                                                                                          ; work         ;
;    |dpram:dpram2|                                                                                       ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |scfifo:scfifo_component|                                                                         ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                 ; work         ;
;          |scfifo_9531:auto_generated|                                                                   ; 0 (0)       ; 44 (0)                    ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;             |a_dpfifo_gb31:dpfifo|                                                                      ; 0 (0)       ; 44 (15)                   ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_h7e1:FIFOram|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram                                                                                                                                                                                                                         ; work         ;
;                |cntr_2ab:rd_ptr_msb|                                                                    ; 0 (0)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb                                                                                                                                                                                                                             ; work         ;
;                |cntr_abb:wr_ptr|                                                                        ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr                                                                                                                                                                                                                                 ; work         ;
;                |cntr_mb7:usedw_counter|                                                                 ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter                                                                                                                                                                                                                          ; work         ;
;    |find_start:find_start_00|                                                                           ; 0 (0)       ; 86 (86)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|find_start:find_start_00                                                                                                                                                                                                                                                                                                             ; work         ;
;    |led_control:led_control01|                                                                          ; 0 (0)       ; 25 (25)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|led_control:led_control01                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pll_200:pll_200_0|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|pll_200:pll_200_0                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|pll_200:pll_200_0|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |pll_200_altpll:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 0 (0)       ; 90 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 0 (0)       ; 90 (62)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 0 (0)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 0 (0)       ; 578 (32)                  ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 0 (0)       ; 546 (0)                   ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 0 (0)       ; 546 (150)                 ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |LPM_SHIFTREG:segment_offset_config_deserialize|                                            ; 0 (0)       ; 13 (13)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |LPM_SHIFTREG:status_register|                                                              ; 0 (0)       ; 17 (17)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register                                                                                                                                                                                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 0 (0)       ; 82 (82)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_vsc:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_9124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated                                                                                                                                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 0 (0)       ; 13 (13)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 0 (0)       ; 74 (74)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 0 (0)       ; 96 (1)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |LPM_SHIFTREG:trigger_config_deserialize|                                                ; 0 (0)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)       ; 80 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |LPM_SHIFTREG:trigger_condition_deserialize|                                          ; 0 (0)       ; 48 (48)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 0 (0)       ; 32 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 0 (0)       ; 11 (1)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |LPM_SHIFTREG:trigger_config_deserialize|                                             ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 0 (0)       ; 93 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|                              ; 0 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_pgi:auto_generated|                                                             ; 0 (0)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated                                                       ; work         ;
;                |LPM_COUNTER:read_pointer_counter|                                                       ; 0 (0)       ; 13 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_o9j:auto_generated|                                                             ; 0 (0)       ; 13 (13)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated                                                                                ; work         ;
;                |LPM_COUNTER:status_advance_pointer_counter|                                             ; 0 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_jgi:auto_generated|                                                             ; 0 (0)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                      ; work         ;
;                |LPM_COUNTER:status_read_pointer_counter|                                                ; 0 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |LPM_SHIFTREG:info_data_shift_out|                                                       ; 0 (0)       ; 27 (27)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out                                                                                                        ; work         ;
;                |LPM_SHIFTREG:ram_data_shift_out|                                                        ; 0 (0)       ; 16 (16)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out                                                                                                         ; work         ;
;                |LPM_SHIFTREG:status_data_shift_out|                                                     ; 0 (0)       ; 27 (27)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |spi_master:spi_master0|                                                                             ; 0 (0)       ; 72 (72)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|spi_master:spi_master0                                                                                                                                                                                                                                                                                                               ; work         ;
;    |timer:timer0|                                                                                       ; 0 (0)       ; 45 (45)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|timer:timer0                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |timer:timer1|                                                                                       ; 0 (0)       ; 16 (16)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|timer:timer1                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |timer:timer2|                                                                                       ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LTC1744_T01_TOP|timer:timer2                                                                                                                                                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; FST3253_0[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_0[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_OEN_0 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENC_P_0       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENC_N_0       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OF_0          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_OEN_1 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENC_P_1       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENC_N_1       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OF_1          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FST3253_OEN_2 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENC_P_2       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENC_N_2       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OF_2          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; led           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Cs_n          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Clk_out       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MOSI          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; finish_n_led  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rst_n         ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; Clk           ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; data2[5]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[5]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[5]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[6]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data1[6]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[6]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[7]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[7]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data0[7]      ; Input    ; 0             ; 6             ; --                    ; --  ; --   ;
; data1[4]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data2[4]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[4]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[10]     ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data2[10]     ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data0[10]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[9]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[9]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[9]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[11]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[11]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[11]     ; Input    ; 0             ; 6             ; --                    ; --  ; --   ;
; data1[8]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data2[8]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[8]      ; Input    ; 0             ; 6             ; --                    ; --  ; --   ;
; data2[13]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[13]     ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data0[13]     ; Input    ; 0             ; 6             ; --                    ; --  ; --   ;
; data2[14]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[14]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[14]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[15]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[15]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[15]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[12]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[12]     ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data0[12]     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[2]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data2[2]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[2]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[1]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[1]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[1]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[3]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[3]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[3]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data0[0]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data1[0]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data2[0]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                        ;
+---------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------+-------------------+---------+
; OF_0                                                    ;                   ;         ;
; OF_1                                                    ;                   ;         ;
; OF_2                                                    ;                   ;         ;
; Rst_n                                                   ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|ENC_P                 ; 1                 ; 6       ;
;      - spi_master:spi_master0|MOSI                      ; 1                 ; 6       ;
;      - spi_master:spi_master0|finish_n                  ; 1                 ; 6       ;
;      - spi_master:spi_master0|flag_Clk_out              ; 1                 ; 6       ;
;      - find_start:find_start_00|find_ok                 ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[0]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[1]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[2]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[3]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[4]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[5]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[6]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[7]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[8]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[9]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[10]           ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[11]           ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[12]           ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|counter[13]           ; 1                 ; 6       ;
;      - led_control:led_control01|counter[5]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[6]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[7]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[8]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[9]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[10]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[11]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[12]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[13]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[14]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[15]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[16]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[17]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[18]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[19]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[20]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[21]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[22]            ; 1                 ; 6       ;
;      - led_control:led_control01|counter[23]            ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[1]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[2]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[4]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[5]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[6]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[7]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[8]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[9]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[10]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[11]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[0]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk[3]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_bit[1]           ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_bit[0]           ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_bit[3]           ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_bit[2]           ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[0]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[1]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[2]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[3]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[4]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[5]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[6]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[7]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[8]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[9]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[10]        ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_words[11]        ; 1                 ; 6       ;
;      - led_control:led_control01|counter[4]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[0]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[1]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[2]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[3]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[4]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[5]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[6]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[7]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[8]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[9]          ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[10]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[11]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[12]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[13]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[14]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_Cs_n_35us[15]         ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_send_bit[4]           ; 1                 ; 6       ;
;      - led_control:led_control01|counter[3]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[2]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[1]             ; 1                 ; 6       ;
;      - led_control:led_control01|counter[0]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[7]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[4]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[10]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[8]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[15]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[2]              ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|FST3253[0]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|FST3253[1]            ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|OE_n                  ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|ENC_N                 ; 1                 ; 6       ;
;      - led_control:led_control01|led                    ; 1                 ; 6       ;
;      - spi_master:spi_master0|Cs_n                      ; 1                 ; 6       ;
;      - spi_master:spi_master0|Clk_out                   ; 1                 ; 6       ;
;      - spi_master:spi_master0|start_send_1              ; 1                 ; 6       ;
;      - spi_master:spi_master0|start_send_0              ; 1                 ; 6       ;
;      - spi_master:spi_master0|cnt_table_clk_max[1]      ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[5]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[6]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[9]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[11]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[13]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[14]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[12]             ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[1]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[3]              ; 1                 ; 6       ;
;      - spi_master:spi_master0|data_temp[0]              ; 1                 ; 6       ;
;      - timer:timer0|start_send                          ; 1                 ; 6       ;
;      - timer:timer0|start_store1                        ; 1                 ; 6       ;
;      - timer:timer0|start_store0                        ; 1                 ; 6       ;
;      - timer:timer0|wrreq_fifo                          ; 1                 ; 6       ;
;      - spi_master:spi_master0|rdreq2                    ; 1                 ; 6       ;
;      - timer:timer2|data_out[5]                         ; 1                 ; 6       ;
;      - spi_master:spi_master0|rdreq1                    ; 1                 ; 6       ;
;      - timer:timer1|data_out[5]                         ; 1                 ; 6       ;
;      - spi_master:spi_master0|rdreq0                    ; 1                 ; 6       ;
;      - timer:timer0|data_out[5]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[6]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[6]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[6]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[7]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[7]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[7]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[4]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[4]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[4]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[10]                        ; 1                 ; 6       ;
;      - timer:timer2|data_out[10]                        ; 1                 ; 6       ;
;      - timer:timer0|data_out[10]                        ; 1                 ; 6       ;
;      - timer:timer2|data_out[9]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[9]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[9]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[11]                        ; 1                 ; 6       ;
;      - timer:timer1|data_out[11]                        ; 1                 ; 6       ;
;      - timer:timer0|data_out[11]                        ; 1                 ; 6       ;
;      - timer:timer1|data_out[8]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[8]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[8]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[13]                        ; 1                 ; 6       ;
;      - timer:timer1|data_out[13]                        ; 1                 ; 6       ;
;      - timer:timer0|data_out[13]                        ; 1                 ; 6       ;
;      - timer:timer2|data_out[14]                        ; 1                 ; 6       ;
;      - timer:timer1|data_out[14]                        ; 1                 ; 6       ;
;      - timer:timer0|data_out[14]                        ; 1                 ; 6       ;
;      - timer:timer1|data_out[15]                        ; 1                 ; 6       ;
;      - timer:timer2|data_out[15]                        ; 1                 ; 6       ;
;      - timer:timer0|data_out[15]                        ; 1                 ; 6       ;
;      - timer:timer2|data_out[12]                        ; 1                 ; 6       ;
;      - timer:timer1|data_out[12]                        ; 1                 ; 6       ;
;      - timer:timer0|data_out[12]                        ; 1                 ; 6       ;
;      - timer:timer1|data_out[2]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[2]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[2]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[1]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[1]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[1]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[3]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[3]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[3]                         ; 1                 ; 6       ;
;      - timer:timer0|data_out[0]                         ; 1                 ; 6       ;
;      - timer:timer1|data_out[0]                         ; 1                 ; 6       ;
;      - timer:timer2|data_out[0]                         ; 1                 ; 6       ;
;      - timer:timer0|start_store                         ; 1                 ; 6       ;
;      - timer:timer0|en_store_4point                     ; 1                 ; 6       ;
;      - timer:timer2|Samp_en_0                           ; 1                 ; 6       ;
;      - timer:timer2|Samp_en_1                           ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[5]          ; 1                 ; 6       ;
;      - timer:timer0|cnt_store_4point[0]                 ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[5]          ; 1                 ; 6       ;
;      - timer:timer0|cnt_store_4point[1]                 ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[5]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[9]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[14]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[15]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[1]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[3]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[0]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[0]          ; 1                 ; 6       ;
;      - timer:timer0|cnt_start_store[0]                  ; 1                 ; 6       ;
;      - timer:timer0|cnt_start_store[1]                  ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[13]                  ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[12]                  ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[11]                  ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[10]                  ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[15]                  ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[8]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[6]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[2]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[7]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[4]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[14]                  ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[9]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[5]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[3]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[1]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_count[0]                   ; 1                 ; 6       ;
;      - timer:timer0|one_turn_1                          ; 1                 ; 6       ;
;      - timer:timer0|one_turn_2                          ; 1                 ; 6       ;
;      - find_start:find_start_00|Samp_en                 ; 1                 ; 6       ;
;      - timer:timer0|one_turn_0                          ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[3]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[2]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[1]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[0]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[19]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[18]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[17]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[16]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[15]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[14]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[13]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[12]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[11]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[10]             ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[9]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[8]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[7]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[5]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[6]              ; 1                 ; 6       ;
;      - find_start:find_start_00|counter[4]              ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|one_turn              ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[1] ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[0] ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[11]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[15]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[14]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[13]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[12]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[6]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[10]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[9]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[8]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[7]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[5]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[4]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[3]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[2]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[1]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_0[0]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[15]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[14]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[13]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[12]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[11]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[10]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[9]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[8]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[7]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[6]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[5]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[4]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[3]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[2]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[1]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_3[0]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[15]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[14]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[13]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[12]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[11]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[10]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[9]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[8]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[7]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[6]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[5]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[4]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[3]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[2]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[1]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_1[0]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[15]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[14]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[13]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[12]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[11]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[10]              ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[9]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[8]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[7]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[6]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[5]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[4]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[3]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[2]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[1]               ; 1                 ; 6       ;
;      - find_start:find_start_00|data_2[0]               ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|en_cnt_one_turn       ; 1                 ; 6       ;
; Clk                                                     ;                   ;         ;
; data2[5]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[5]~feeder   ; 0                 ; 6       ;
; data1[5]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[5]          ; 0                 ; 6       ;
; data0[5]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[5]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[5]~feeder   ; 0                 ; 6       ;
; data2[6]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[6]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[6]          ; 1                 ; 6       ;
; data1[6]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[6]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[6]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[6]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[6]~feeder   ; 0                 ; 6       ;
; data0[6]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[6]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[6]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[6]~feeder   ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[6]~feeder   ; 0                 ; 6       ;
; data1[7]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[7]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[7]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[7]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[7]~feeder   ; 0                 ; 6       ;
; data2[7]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[7]          ; 1                 ; 6       ;
; data0[7]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[7]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[7]          ; 1                 ; 6       ;
; data1[4]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[4]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[4]~feeder   ; 1                 ; 6       ;
; data2[4]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[4]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[4]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[4]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[4]~feeder   ; 0                 ; 6       ;
; data0[4]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[4]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[4]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[4]~feeder   ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[4]~feeder   ; 0                 ; 6       ;
; data1[10]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[10]~feeder  ; 1                 ; 6       ;
; data2[10]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[10]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[10]~feeder  ; 1                 ; 6       ;
; data0[10]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[10]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[10]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[10]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[10]         ; 0                 ; 6       ;
; data2[9]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[9]~feeder   ; 0                 ; 6       ;
; data1[9]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[9]~feeder   ; 0                 ; 6       ;
; data0[9]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[9]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[9]~feeder   ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[9]~feeder   ; 0                 ; 6       ;
; data2[11]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[11]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[11]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[11]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[11]         ; 0                 ; 6       ;
; data1[11]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[11]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[11]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[11]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[11]         ; 0                 ; 6       ;
; data0[11]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[11]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[11]~feeder  ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[11]~feeder  ; 1                 ; 6       ;
; data1[8]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[8]~feeder   ; 1                 ; 6       ;
; data2[8]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[8]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[8]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[8]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[8]~feeder   ; 0                 ; 6       ;
; data0[8]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[8]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[8]~feeder   ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[8]~feeder   ; 1                 ; 6       ;
; data2[13]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[13]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[13]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[13]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[13]         ; 0                 ; 6       ;
; data1[13]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[13]         ; 1                 ; 6       ;
; data0[13]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[13]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[13]~feeder  ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[13]~feeder  ; 1                 ; 6       ;
; data2[14]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[14]~feeder  ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[14]~feeder  ; 0                 ; 6       ;
; data1[14]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[14]~feeder  ; 0                 ; 6       ;
; data0[14]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[14]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[14]~feeder  ; 0                 ; 6       ;
; data1[15]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[15]         ; 0                 ; 6       ;
; data2[15]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[15]~feeder  ; 0                 ; 6       ;
; data0[15]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[15]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[15]~feeder  ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[15]~feeder  ; 0                 ; 6       ;
; data2[12]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[12]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[12]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[12]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[12]         ; 0                 ; 6       ;
; data1[12]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[12]         ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[12]~feeder  ; 1                 ; 6       ;
; data0[12]                                               ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[12]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[12]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[12]         ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[12]         ; 0                 ; 6       ;
; data1[2]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[2]          ; 1                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[2]~feeder   ; 1                 ; 6       ;
; data2[2]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[2]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[2]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[2]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[2]          ; 0                 ; 6       ;
; data0[2]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[2]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[2]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[2]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[2]~feeder   ; 0                 ; 6       ;
; data0[1]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[1]          ; 0                 ; 6       ;
; data1[1]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[1]~feeder   ; 0                 ; 6       ;
; data2[1]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[1]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[1]~feeder   ; 0                 ; 6       ;
; data0[3]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[3]~feeder   ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[3]~feeder   ; 0                 ; 6       ;
; data1[3]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[3]          ; 0                 ; 6       ;
; data2[3]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[3]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[3]          ; 0                 ; 6       ;
; data0[0]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_00|data_out0[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out1[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out3[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_00|data_out2[0]~feeder   ; 0                 ; 6       ;
; data1[0]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_01|data_out0[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out2[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out3[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_01|data_out1[0]~feeder   ; 0                 ; 6       ;
; data2[0]                                                ;                   ;         ;
;      - LTC1744_T01:LTC1744_T01_02|data_out0[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out1[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out3[0]          ; 0                 ; 6       ;
;      - LTC1744_T01:LTC1744_T01_02|data_out2[0]~feeder   ; 0                 ; 6       ;
+---------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Clk                                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Clk                                                                                                                                                                                                                                                                                  ; Unassigned ; 25      ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; LTC1744_T01:LTC1744_T01_00|ENC_N~_wirecell                                                                                                                                                                                                                                           ; Unassigned ; 311     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LTC1744_T01:LTC1744_T01_00|LessThan0~4                                                                                                                                                                                                                                               ; Unassigned ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LTC1744_T01:LTC1744_T01_00|Selector0~0                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~0                                                                                                                                                                                                                                                ; Unassigned ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~1                                                                                                                                                                                                                                                ; Unassigned ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~2                                                                                                                                                                                                                                                ; Unassigned ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~3                                                                                                                                                                                                                                                ; Unassigned ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Rst_n                                                                                                                                                                                                                                                                                ; Unassigned ; 477     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; Unassigned ; 390     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; Unassigned ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~10                                                                                                                                                                                            ; Unassigned ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~9                                                                                                                                                                                             ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_rreq                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_wreq                                                                                                                                                                                      ; Unassigned ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~10                                                                                                                                                                                            ; Unassigned ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~9                                                                                                                                                                                             ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_rreq                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_wreq                                                                                                                                                                                      ; Unassigned ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~10                                                                                                                                                                                            ; Unassigned ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~9                                                                                                                                                                                             ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_rreq                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_wreq                                                                                                                                                                                      ; Unassigned ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; find_start:find_start_00|always2~0                                                                                                                                                                                                                                                   ; Unassigned ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; find_start:find_start_00|find_ok                                                                                                                                                                                                                                                     ; Unassigned ; 67      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; led_control:led_control01|LessThan0~6                                                                                                                                                                                                                                                ; Unassigned ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                             ; Unassigned ; 590     ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; Unassigned ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; Unassigned ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; Unassigned ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; Unassigned ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; Unassigned ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                    ; Unassigned ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                  ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                             ; Unassigned ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; Unassigned ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; Unassigned ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; Unassigned ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; Unassigned ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; Unassigned ; 27      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; Unassigned ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; Unassigned ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; Unassigned ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; Unassigned ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                              ; Unassigned ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                              ; Unassigned ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ; Unassigned ; 224     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                        ; Unassigned ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; Unassigned ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; Unassigned ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                ; Unassigned ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]~0 ; Unassigned ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0    ; Unassigned ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; Unassigned ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; Unassigned ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; Unassigned ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~17                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~9                                                                                                                                  ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                    ; Unassigned ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]~34                                                                                                                                                    ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                               ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; Unassigned ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|Cs_n                                                                                                                                                                                                                                                          ; Unassigned ; 37      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|always10~7                                                                                                                                                                                                                                                    ; Unassigned ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|cnt_send_bit[2]~9                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|cnt_send_words[8]~14                                                                                                                                                                                                                                          ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|cnt_send_words[8]~15                                                                                                                                                                                                                                          ; Unassigned ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|cnt_table_clk[11]~16                                                                                                                                                                                                                                          ; Unassigned ; 17      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|cnt_table_clk[11]~17                                                                                                                                                                                                                                          ; Unassigned ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|data_temp[12]~11                                                                                                                                                                                                                                              ; Unassigned ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|data_temp[12]~13                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; spi_master:spi_master0|end_cnt_Cs_n_35us                                                                                                                                                                                                                                             ; Unassigned ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; timer:timer0|one_turn_count[15]~0                                                                                                                                                                                                                                                    ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk                                                                                      ; Unassigned ; 25      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated|wire_pll1_clk[0] ; Unassigned ; 590     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+------------------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                               ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rst_n~input                                                                                                                                                                                                                                                                                                                                        ; 477     ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                       ; 390     ;
; LTC1744_T01:LTC1744_T01_00|ENC_N~_wirecell                                                                                                                                                                                                                                                                                                         ; 310     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                              ; 224     ;
; timer:timer0|cnt_store_4point[0]                                                                                                                                                                                                                                                                                                                   ; 76      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                      ; 75      ;
; timer:timer0|cnt_store_4point[1]                                                                                                                                                                                                                                                                                                                   ; 75      ;
; find_start:find_start_00|find_ok                                                                                                                                                                                                                                                                                                                   ; 67      ;
; timer:timer0|start_store                                                                                                                                                                                                                                                                                                                           ; 54      ;
; timer:timer2|Samp_en_0                                                                                                                                                                                                                                                                                                                             ; 50      ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~3                                                                                                                                                                                                                                                                                                              ; 49      ;
; timer:timer2|Samp_en_1                                                                                                                                                                                                                                                                                                                             ; 49      ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~2                                                                                                                                                                                                                                                                                                              ; 48      ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~1                                                                                                                                                                                                                                                                                                              ; 48      ;
; LTC1744_T01:LTC1744_T01_02|Decoder0~0                                                                                                                                                                                                                                                                                                              ; 48      ;
; spi_master:spi_master0|Cs_n                                                                                                                                                                                                                                                                                                                        ; 37      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                            ; 35      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                   ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                                                                    ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                           ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                        ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                   ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]~34                                                                                                                                                                                                                  ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                            ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                            ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                    ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                         ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                               ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                              ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                              ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                               ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                  ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                  ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                              ; 26      ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_wreq                                                                                                                                                                                                                                                    ; 26      ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_wreq                                                                                                                                                                                                                                                    ; 26      ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_wreq                                                                                                                                                                                                                                                    ; 26      ;
; led_control:led_control01|LessThan0~6                                                                                                                                                                                                                                                                                                              ; 25      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                        ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                       ; 23      ;
; spi_master:spi_master0|data_temp[12]~11                                                                                                                                                                                                                                                                                                            ; 23      ;
; spi_master:spi_master0|always10~7                                                                                                                                                                                                                                                                                                                  ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                           ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                        ; 21      ;
; find_start:find_start_00|always2~0                                                                                                                                                                                                                                                                                                                 ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                       ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                       ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                       ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                 ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~5                                                                                                                                                                                    ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                  ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                          ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                          ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                                                          ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                           ; 17      ;
; spi_master:spi_master0|end_cnt_Cs_n_35us                                                                                                                                                                                                                                                                                                           ; 17      ;
; spi_master:spi_master0|cnt_table_clk[11]~16                                                                                                                                                                                                                                                                                                        ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                        ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                             ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                        ; 16      ;
; timer:timer0|one_turn_count[15]~0                                                                                                                                                                                                                                                                                                                  ; 16      ;
; spi_master:spi_master0|data_temp[12]~13                                                                                                                                                                                                                                                                                                            ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                 ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                   ; 15      ;
; spi_master:spi_master0|always10~6                                                                                                                                                                                                                                                                                                                  ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                          ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                     ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                         ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                       ; 14      ;
; LTC1744_T01:LTC1744_T01_00|LessThan0~4                                                                                                                                                                                                                                                                                                             ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                          ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                          ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                                                                                      ; 13      ;
; spi_master:spi_master0|rdreq0                                                                                                                                                                                                                                                                                                                      ; 13      ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|empty_dff                                                                                                                                                                                                                                                     ; 13      ;
; spi_master:spi_master0|rdreq1                                                                                                                                                                                                                                                                                                                      ; 13      ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|empty_dff                                                                                                                                                                                                                                                     ; 13      ;
; spi_master:spi_master0|rdreq2                                                                                                                                                                                                                                                                                                                      ; 13      ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|empty_dff                                                                                                                                                                                                                                                     ; 13      ;
; spi_master:spi_master0|cnt_send_words[11]                                                                                                                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                  ; 12      ;
; timer:timer0|wrreq_fifo                                                                                                                                                                                                                                                                                                                            ; 12      ;
; spi_master:spi_master0|cnt_send_words[8]~15                                                                                                                                                                                                                                                                                                        ; 12      ;
; spi_master:spi_master0|cnt_send_words[8]~14                                                                                                                                                                                                                                                                                                        ; 12      ;
; spi_master:spi_master0|cnt_table_clk[11]~17                                                                                                                                                                                                                                                                                                        ; 12      ;
; spi_master:spi_master0|cnt_send_words[10]                                                                                                                                                                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                    ; 11      ;
; find_start:find_start_00|Equal0~6                                                                                                                                                                                                                                                                                                                  ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                      ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                    ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                    ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                    ; 10      ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~10                                                                                                                                                                                                                                                          ; 10      ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~10                                                                                                                                                                                                                                                          ; 10      ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~10                                                                                                                                                                                                                                                          ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                        ; 9       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~9                                                                                                                                                                                                                                                           ; 9       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~9                                                                                                                                                                                                                                                           ; 9       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~9                                                                                                                                                                                                                                                           ; 9       ;
; LTC1744_T01:LTC1744_T01_00|FST3253[0]                                                                                                                                                                                                                                                                                                              ; 9       ;
; spi_master:spi_master0|cnt_send_words[9]                                                                                                                                                                                                                                                                                                           ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                    ; 8       ;
; LTC1744_T01:LTC1744_T01_00|Equal3~3                                                                                                                                                                                                                                                                                                                ; 8       ;
; LTC1744_T01:LTC1744_T01_00|FST3253[1]                                                                                                                                                                                                                                                                                                              ; 8       ;
; spi_master:spi_master0|cnt_send_bit[0]                                                                                                                                                                                                                                                                                                             ; 8       ;
; spi_master:spi_master0|cnt_send_bit[1]                                                                                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                          ; 7       ;
; spi_master:spi_master0|cnt_send_words[2]                                                                                                                                                                                                                                                                                                           ; 7       ;
; spi_master:spi_master0|cnt_send_words[4]                                                                                                                                                                                                                                                                                                           ; 7       ;
; spi_master:spi_master0|cnt_send_words[6]                                                                                                                                                                                                                                                                                                           ; 7       ;
; spi_master:spi_master0|cnt_send_words[0]                                                                                                                                                                                                                                                                                                           ; 7       ;
; spi_master:spi_master0|flag_Clk_out                                                                                                                                                                                                                                                                                                                ; 7       ;
; LTC1744_T01:LTC1744_T01_00|counter[1]                                                                                                                                                                                                                                                                                                              ; 7       ;
; LTC1744_T01:LTC1744_T01_00|counter[0]                                                                                                                                                                                                                                                                                                              ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                              ; 6       ;
; data0[0]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[3]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[1]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[2]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[12]~input                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; data0[15]~input                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; data0[14]~input                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; data0[13]~input                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; data0[8]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[11]~input                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; data0[9]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[10]~input                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; data0[4]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[7]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[6]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; data0[5]~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; timer:timer0|one_turn_count[4]~1                                                                                                                                                                                                                                                                                                                   ; 6       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_rreq                                                                                                                                                                                                                                                    ; 6       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_rreq                                                                                                                                                                                                                                                    ; 6       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|valid_rreq                                                                                                                                                                                                                                                    ; 6       ;
; spi_master:spi_master0|cnt_send_words[1]                                                                                                                                                                                                                                                                                                           ; 6       ;
; spi_master:spi_master0|cnt_send_words[5]                                                                                                                                                                                                                                                                                                           ; 6       ;
; spi_master:spi_master0|cnt_send_words[3]                                                                                                                                                                                                                                                                                                           ; 6       ;
; spi_master:spi_master0|cnt_send_words[8]                                                                                                                                                                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]~0                                                               ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                              ; 5       ;
; find_start:find_start_00|Samp_en                                                                                                                                                                                                                                                                                                                   ; 5       ;
; timer:timer0|one_turn_count[4]                                                                                                                                                                                                                                                                                                                     ; 5       ;
; timer:timer0|one_turn_count[6]                                                                                                                                                                                                                                                                                                                     ; 5       ;
; timer:timer0|one_turn_count[8]                                                                                                                                                                                                                                                                                                                     ; 5       ;
; spi_master:spi_master0|cnt_send_bit[2]~9                                                                                                                                                                                                                                                                                                           ; 5       ;
; spi_master:spi_master0|Equal10~3                                                                                                                                                                                                                                                                                                                   ; 5       ;
; spi_master:spi_master0|cnt_send_words[7]                                                                                                                                                                                                                                                                                                           ; 5       ;
; LTC1744_T01:LTC1744_T01_00|counter[4]                                                                                                                                                                                                                                                                                                              ; 5       ;
; LTC1744_T01:LTC1744_T01_00|counter[5]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~9                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~17                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~4                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                              ; 4       ;
; data2[0]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[0]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[3]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[3]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[1]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[1]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[2]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[2]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[12]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data2[12]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data2[15]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data1[15]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data1[14]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data2[14]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data1[13]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data2[13]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data2[8]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[8]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[11]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data2[11]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data1[9]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[9]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[10]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data1[10]~input                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; data2[4]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[4]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[7]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[7]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[6]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[6]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data1[5]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; data2[5]~input                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; spi_master:spi_master0|data_temp[12]~35                                                                                                                                                                                                                                                                                                            ; 4       ;
; timer:timer0|one_turn_1                                                                                                                                                                                                                                                                                                                            ; 4       ;
; timer:timer0|one_turn_count[9]                                                                                                                                                                                                                                                                                                                     ; 4       ;
; timer:timer0|one_turn_count[14]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; timer:timer0|one_turn_count[7]                                                                                                                                                                                                                                                                                                                     ; 4       ;
; timer:timer0|one_turn_count[2]                                                                                                                                                                                                                                                                                                                     ; 4       ;
; timer:timer0|one_turn_count[15]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; timer:timer0|en_store_4point                                                                                                                                                                                                                                                                                                                       ; 4       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|full_dff                                                                                                                                                                                                                                                      ; 4       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|full_dff                                                                                                                                                                                                                                                      ; 4       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|full_dff                                                                                                                                                                                                                                                      ; 4       ;
; spi_master:spi_master0|add_cnt_send_words                                                                                                                                                                                                                                                                                                          ; 4       ;
; spi_master:spi_master0|always10~4                                                                                                                                                                                                                                                                                                                  ; 4       ;
; spi_master:spi_master0|cnt_table_clk_max[1]                                                                                                                                                                                                                                                                                                        ; 4       ;
; LTC1744_T01:LTC1744_T01_00|Equal0~0                                                                                                                                                                                                                                                                                                                ; 4       ;
; LTC1744_T01:LTC1744_T01_00|ENC_N                                                                                                                                                                                                                                                                                                                   ; 4       ;
; LTC1744_T01:LTC1744_T01_00|OE_n                                                                                                                                                                                                                                                                                                                    ; 4       ;
; spi_master:spi_master0|cnt_send_bit[2]                                                                                                                                                                                                                                                                                                             ; 4       ;
; spi_master:spi_master0|cnt_send_bit[3]                                                                                                                                                                                                                                                                                                             ; 4       ;
; LTC1744_T01:LTC1744_T01_00|counter[3]                                                                                                                                                                                                                                                                                                              ; 4       ;
; LTC1744_T01:LTC1744_T01_00|counter[6]                                                                                                                                                                                                                                                                                                              ; 4       ;
; LTC1744_T01:LTC1744_T01_00|counter[2]                                                                                                                                                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~12                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[5]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[8]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[11]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[14]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[17]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[20]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[23]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[26]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[29]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[32]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[35]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[38]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[41]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[44]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[47]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[2]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize|dffs[0]                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated|counter_reg_bit[0]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[2]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[3]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[1]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[0]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                   ; 3       ;
; spi_master:spi_master0|data_temp~36                                                                                                                                                                                                                                                                                                                ; 3       ;
; LTC1744_T01:LTC1744_T01_00|en_cnt_one_turn                                                                                                                                                                                                                                                                                                         ; 3       ;
; find_start:find_start_00|data_3[0]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[1]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[2]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[3]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[4]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[5]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[6]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[7]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[8]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[9]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_3[10]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_3[11]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_3[12]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_3[13]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_3[14]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_3[15]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_0[0]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[1]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[2]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[3]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[4]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[5]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[7]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[8]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[9]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[10]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_0[6]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; find_start:find_start_00|data_0[12]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_0[13]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_0[14]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_0[15]                                                                                                                                                                                                                                                                                                                ; 3       ;
; find_start:find_start_00|data_0[11]                                                                                                                                                                                                                                                                                                                ; 3       ;
; LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[0]                                                                                                                                                                                                                                                                                                   ; 3       ;
; LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[1]                                                                                                                                                                                                                                                                                                   ; 3       ;
; timer:timer0|one_turn_2                                                                                                                                                                                                                                                                                                                            ; 3       ;
; timer:timer0|always5~4                                                                                                                                                                                                                                                                                                                             ; 3       ;
; timer:timer0|one_turn_count[0]                                                                                                                                                                                                                                                                                                                     ; 3       ;
; timer:timer0|one_turn_count[1]                                                                                                                                                                                                                                                                                                                     ; 3       ;
; timer:timer0|one_turn_count[3]                                                                                                                                                                                                                                                                                                                     ; 3       ;
; timer:timer0|one_turn_count[5]                                                                                                                                                                                                                                                                                                                     ; 3       ;
; timer:timer0|cnt_start_store[1]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; timer:timer0|cnt_start_store[0]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[6]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[7]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[8]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[5]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[9]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[5]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[6]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[7]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[8]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[9]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[5]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[6]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[7]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[8]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter|counter_reg_bit[9]                                                                                                                                                                                                                     ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[9]~9                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[8]~8                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[7]~7                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[6]~6                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[5]~5                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[4]~4                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[3]~3                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[2]~2                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[1]~1                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[0]~0                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                    ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[9]~9                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[8]~8                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[7]~7                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[6]~6                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[5]~5                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[4]~4                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[3]~3                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[2]~2                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[1]~1                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[0]~0                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                    ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[9]~9                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[8]~8                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[7]~7                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[6]~6                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[5]~5                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[4]~4                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[3]~3                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[2]~2                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[1]~1                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|ram_read_address[0]~0                                                                                                                                                                                                                                         ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                    ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                            ; 3       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|always10~5                                                                                                                                                                                                                                                                                                                  ; 3       ;
; spi_master:spi_master0|always10~0                                                                                                                                                                                                                                                                                                                  ; 3       ;
; spi_master:spi_master0|rdreq2~0                                                                                                                                                                                                                                                                                                                    ; 3       ;
; spi_master:spi_master0|Equal3~4                                                                                                                                                                                                                                                                                                                    ; 3       ;
; spi_master:spi_master0|start_send_0                                                                                                                                                                                                                                                                                                                ; 3       ;
; LTC1744_T01:LTC1744_T01_00|Equal3~2                                                                                                                                                                                                                                                                                                                ; 3       ;
; spi_master:spi_master0|finish_n                                                                                                                                                                                                                                                                                                                    ; 3       ;
; LTC1744_T01:LTC1744_T01_00|ENC_P                                                                                                                                                                                                                                                                                                                   ; 3       ;
; spi_master:spi_master0|cnt_send_bit[4]                                                                                                                                                                                                                                                                                                             ; 3       ;
; spi_master:spi_master0|cnt_table_clk[2]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[3]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[0]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[11]                                                                                                                                                                                                                                                                                                           ; 3       ;
; spi_master:spi_master0|cnt_table_clk[10]                                                                                                                                                                                                                                                                                                           ; 3       ;
; spi_master:spi_master0|cnt_table_clk[9]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[8]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[7]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[6]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[5]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[4]                                                                                                                                                                                                                                                                                                            ; 3       ;
; spi_master:spi_master0|cnt_table_clk[1]                                                                                                                                                                                                                                                                                                            ; 3       ;
; LTC1744_T01:LTC1744_T01_00|counter[12]                                                                                                                                                                                                                                                                                                             ; 3       ;
; LTC1744_T01:LTC1744_T01_00|counter[11]                                                                                                                                                                                                                                                                                                             ; 3       ;
; LTC1744_T01:LTC1744_T01_00|counter[13]                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[3]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[4]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[6]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[7]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[9]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[10]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[12]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[13]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[15]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[16]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[18]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[19]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[21]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[22]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[24]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[25]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[27]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[28]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[30]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[31]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[33]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[34]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[36]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[37]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[39]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[40]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[42]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[43]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[45]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[46]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[0]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[1]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize|dffs[0]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~9                                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4                                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated|counter_reg_bit[1]                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated|counter_reg_bit[2]                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated|counter_reg_bit[3]                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~24                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                   ; 2       ;
; find_start:find_start_00|data_2[0]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[1]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[2]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[3]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[4]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[5]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[6]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[7]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[8]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[9]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_2[10]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_2[11]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_2[12]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_2[13]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_2[14]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_2[15]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_1[0]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[1]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[2]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[3]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[4]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[5]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[6]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[7]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[8]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[9]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; find_start:find_start_00|data_1[10]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_1[11]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_1[12]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_1[13]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_1[14]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|data_1[15]                                                                                                                                                                                                                                                                                                                ; 2       ;
; LTC1744_T01:LTC1744_T01_00|one_turn                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[4]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[6]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[5]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[7]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[8]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[9]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[10]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[11]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[12]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[13]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[14]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[15]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[16]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[17]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[18]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[19]                                                                                                                                                                                                                                                                                                               ; 2       ;
; find_start:find_start_00|counter[0]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[1]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[2]                                                                                                                                                                                                                                                                                                                ; 2       ;
; find_start:find_start_00|counter[3]                                                                                                                                                                                                                                                                                                                ; 2       ;
; timer:timer0|Equal0~4                                                                                                                                                                                                                                                                                                                              ; 2       ;
; timer:timer0|Equal6~1                                                                                                                                                                                                                                                                                                                              ; 2       ;
; timer:timer0|Equal0~2                                                                                                                                                                                                                                                                                                                              ; 2       ;
; timer:timer0|always5~0                                                                                                                                                                                                                                                                                                                             ; 2       ;
; timer:timer0|one_turn_count[10]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; timer:timer0|one_turn_count[11]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; timer:timer0|one_turn_count[12]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; timer:timer0|one_turn_count[13]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[0]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[3]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[1]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[2]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[12]                                                                                                                                                                                                                                                                                                           ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[15]                                                                                                                                                                                                                                                                                                           ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[14]                                                                                                                                                                                                                                                                                                           ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[13]                                                                                                                                                                                                                                                                                                           ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[8]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[11]                                                                                                                                                                                                                                                                                                           ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[9]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[10]                                                                                                                                                                                                                                                                                                           ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[4]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[7]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[6]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LTC1744_T01:LTC1744_T01_00|data_out0[5]                                                                                                                                                                                                                                                                                                            ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_will_be_1~2                                                                                                                                                                                                                                             ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~6                                                                                                                                                                                                                                                           ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                ; 2       ;
; spi_master:spi_master0|LessThan5~0                                                                                                                                                                                                                                                                                                                 ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_will_be_1~2                                                                                                                                                                                                                                             ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~6                                                                                                                                                                                                                                                           ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                ; 2       ;
; spi_master:spi_master0|rdreq1~0                                                                                                                                                                                                                                                                                                                    ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_will_be_1~2                                                                                                                                                                                                                                             ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|_~6                                                                                                                                                                                                                                                           ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[8]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[7]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[6]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[5]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[4]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[3]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[2]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[8]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[7]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[6]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[5]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[4]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[3]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[2]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[8]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[7]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[6]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[5]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[4]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[3]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[2]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                                                                                                        ; 2       ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                                                                        ; 2       ;
; timer:timer0|start_store0                                                                                                                                                                                                                                                                                                                          ; 2       ;
; spi_master:spi_master0|add_cnt_send_words~0                                                                                                                                                                                                                                                                                                        ; 2       ;
; spi_master:spi_master0|Equal7~0                                                                                                                                                                                                                                                                                                                    ; 2       ;
; spi_master:spi_master0|Equal10~2                                                                                                                                                                                                                                                                                                                   ; 2       ;
; spi_master:spi_master0|LessThan2~1                                                                                                                                                                                                                                                                                                                 ; 2       ;
; spi_master:spi_master0|LessThan2~0                                                                                                                                                                                                                                                                                                                 ; 2       ;
; spi_master:spi_master0|Equal0~1                                                                                                                                                                                                                                                                                                                    ; 2       ;
; spi_master:spi_master0|Equal0~0                                                                                                                                                                                                                                                                                                                    ; 2       ;
; spi_master:spi_master0|Equal4~0                                                                                                                                                                                                                                                                                                                    ; 2       ;
; spi_master:spi_master0|start_send_1                                                                                                                                                                                                                                                                                                                ; 2       ;
; led_control:led_control01|LessThan0~2                                                                                                                                                                                                                                                                                                              ; 2       ;
; LTC1744_T01:LTC1744_T01_00|Selector0~0                                                                                                                                                                                                                                                                                                             ; 2       ;
; LTC1744_T01:LTC1744_T01_00|Equal0~1                                                                                                                                                                                                                                                                                                                ; 2       ;
; LTC1744_T01:LTC1744_T01_00|Equal2~0                                                                                                                                                                                                                                                                                                                ; 2       ;
; LTC1744_T01:LTC1744_T01_00|LessThan0~1                                                                                                                                                                                                                                                                                                             ; 2       ;
; LTC1744_T01:LTC1744_T01_00|Equal4~0                                                                                                                                                                                                                                                                                                                ; 2       ;
; LTC1744_T01:LTC1744_T01_00|LessThan0~0                                                                                                                                                                                                                                                                                                             ; 2       ;
; spi_master:spi_master0|MOSI                                                                                                                                                                                                                                                                                                                        ; 2       ;
; spi_master:spi_master0|Clk_out                                                                                                                                                                                                                                                                                                                     ; 2       ;
; led_control:led_control01|led                                                                                                                                                                                                                                                                                                                      ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[15]                                                                                                                                                                                                                                                                                                           ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[14]                                                                                                                                                                                                                                                                                                           ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[13]                                                                                                                                                                                                                                                                                                           ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[12]                                                                                                                                                                                                                                                                                                           ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[11]                                                                                                                                                                                                                                                                                                           ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[10]                                                                                                                                                                                                                                                                                                           ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[7]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[9]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[8]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[5]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[3]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[6]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[4]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[2]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[1]                                                                                                                                                                                                                                                                                                            ; 2       ;
; spi_master:spi_master0|cnt_Cs_n_35us[0]                                                                                                                                                                                                                                                                                                            ; 2       ;
; led_control:led_control01|counter[23]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[22]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[21]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[20]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[19]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[18]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[17]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[13]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[11]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[12]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[16]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[15]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[14]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[10]                                                                                                                                                                                                                                                                                                              ; 2       ;
; led_control:led_control01|counter[9]                                                                                                                                                                                                                                                                                                               ; 2       ;
; led_control:led_control01|counter[8]                                                                                                                                                                                                                                                                                                               ; 2       ;
; led_control:led_control01|counter[7]                                                                                                                                                                                                                                                                                                               ; 2       ;
; led_control:led_control01|counter[6]                                                                                                                                                                                                                                                                                                               ; 2       ;
; led_control:led_control01|counter[5]                                                                                                                                                                                                                                                                                                               ; 2       ;
; LTC1744_T01:LTC1744_T01_00|counter[10]                                                                                                                                                                                                                                                                                                             ; 2       ;
; LTC1744_T01:LTC1744_T01_00|counter[9]                                                                                                                                                                                                                                                                                                              ; 2       ;
; LTC1744_T01:LTC1744_T01_00|counter[8]                                                                                                                                                                                                                                                                                                              ; 2       ;
; LTC1744_T01:LTC1744_T01_00|counter[7]                                                                                                                                                                                                                                                                                                              ; 2       ;
; ~QIC_CREATED_GND~Id_2                                                                                                                                                                                                                                                                                                                              ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                          ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                          ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~19                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~10                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~15                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~14                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[15]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~13                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[14]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~12                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[13]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~11                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[12]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~10                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[11]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~9                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[10]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~8                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[9]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~7                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[8]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|_~6                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[7]                                                                                                               ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+---------------+
; dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ; Yes           ;
; dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ; Yes           ;
; dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ; Yes           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8192         ; 16           ; 8192         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 8192                        ; 16                          ; 8192                        ; 16                          ; 131072              ; 16   ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 66           ; 0            ; 66           ; 0            ; 0            ; 77        ; 66           ; 0            ; 77        ; 77        ; 0            ; 0            ; 0            ; 0            ; 53           ; 0            ; 0            ; 53           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 77        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 11           ; 77           ; 11           ; 77           ; 77           ; 0         ; 11           ; 77           ; 0         ; 0         ; 77           ; 77           ; 77           ; 77           ; 24           ; 77           ; 77           ; 24           ; 77           ; 77           ; 77           ; 77           ; 77           ; 77           ; 77           ; 77           ; 77           ; 0         ; 77           ; 77           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FST3253_0[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_0[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_OEN_0       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENC_P_0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENC_N_0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OF_0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_1[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_1[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_OEN_1       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENC_P_1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENC_N_1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OF_1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_2[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_2[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FST3253_OEN_2       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENC_P_2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENC_N_2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OF_2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Cs_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk_out             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; finish_n_led        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data2[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "ADC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 55.26 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_0[0]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_0[1]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_OEN_0" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "ENC_P_0" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "ENC_N_0" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "OF_0" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_1[0]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_1[1]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_OEN_1" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "ENC_P_1" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "ENC_N_1" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "OF_1" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_2[0]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_2[1]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "FST3253_OEN_2" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "ENC_P_2" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "ENC_N_2" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "OF_2" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "led" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "Cs_n" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "Clk_out" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "MOSI" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "finish_n_led" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "Rst_n" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "Clk" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[5]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[5]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[5]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[6]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[6]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[6]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[7]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[7]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[7]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[4]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[4]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[4]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[10]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[10]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[10]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[9]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[9]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[9]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[11]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[11]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[11]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[8]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[8]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[8]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[13]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[13]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[13]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[14]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[14]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[14]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[15]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[15]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[15]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[12]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[12]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[12]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[2]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[2]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[2]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[1]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[1]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[1]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[3]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[3]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[3]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data0[0]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data1[0]" 
Critical Warning (169207): Unable to update property "I/O Standard" of node "data2[0]" 
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_0[0], but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 22
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_0[1], but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 22
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_OEN_0, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 26
Error (169055): Current Strength logic option is set to 8mA for pin ENC_P_0, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 30
Error (169055): Current Strength logic option is set to 8mA for pin ENC_N_0, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 31
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_1[0], but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 23
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_1[1], but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 23
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_OEN_1, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 27
Error (169055): Current Strength logic option is set to 8mA for pin ENC_P_1, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 33
Error (169055): Current Strength logic option is set to 8mA for pin ENC_N_1, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 34
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_2[0], but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 24
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_2[1], but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 24
Error (169055): Current Strength logic option is set to 8mA for pin FST3253_OEN_2, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 28
Error (169055): Current Strength logic option is set to 8mA for pin ENC_P_2, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 36
Error (169055): Current Strength logic option is set to 8mA for pin ENC_N_2, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 37
Error (169055): Current Strength logic option is set to 8mA for pin led, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 39
Error (169055): Current Strength logic option is set to 8mA for pin Cs_n, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 40
Error (169055): Current Strength logic option is set to 8mA for pin Clk_out, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 41
Error (169055): Current Strength logic option is set to 8mA for pin MOSI, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 42
Error (169055): Current Strength logic option is set to 8mA for pin finish_n_led, but setting  is not supported by I/O standard 3.3-V LVCMOS File: E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Error (171000): Can't fit design in device
Error: Quartus II 64-Bit Fitter was unsuccessful. 21 errors, 74 warnings
    Error: Peak virtual memory: 634 megabytes
    Error: Processing ended: Mon Jan 15 15:35:36 2018
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:04


