{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764032838825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764032838826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 20:07:18 2025 " "Processing started: Mon Nov 24 20:07:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764032838826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032838826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer " "Command: quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032838826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764032839509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764032839509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom512x16 " "Found entity 1: rom512x16" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "modules/vga_adapter/vga_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "modules/vga_adapter/vga_address_translator.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "modules/ps2_controller/PS2_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "modules/ps2_controller/Altera_UP_PS2_Data_In.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "modules/ps2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "modules/input_controllers/sevenseg.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/move_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/move_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_input " "Found entity 1: move_input" {  } { { "modules/input_controllers/move_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/move_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/loop_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/loop_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_input " "Found entity 1: loop_input" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/bpm_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/bpm_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpm_input " "Found entity 1: bpm_input" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853868 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkGen50MHz_781kHz " "Found entity 2: clkGen50MHz_781kHz" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_16b_signed.v(36) " "Verilog HDL information at audio_generator_16b_signed.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764032853883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_16b_signed.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_16b_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_16b_signed " "Found entity 1: audio_generator_16b_signed" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853885 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_16b " "Found entity 2: waveform_generator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853885 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_16b " "Found entity 3: numerically_controlled_oscillator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_12b_unsigned.v(36) " "Verilog HDL information at audio_generator_12b_unsigned.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764032853887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_12b_unsigned.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_12b_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_12b_unsigned " "Found entity 1: audio_generator_12b_unsigned" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853889 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_12b " "Found entity 2: waveform_generator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853889 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_12b " "Found entity 3: numerically_controlled_oscillator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/audio_controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/audio_controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/audio_controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/audio_controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file step_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_sequencer " "Found entity 1: step_sequencer" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file input_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_interface " "Found entity 1: input_interface" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_interface " "Found entity 1: display_interface" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom256x12.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom256x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x12 " "Found entity 1: rom256x12" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032853929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032853929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step_sequencer " "Elaborating entity \"step_sequencer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764032854300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:A1 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:A1\"" {  } { { "step_sequencer.v" "A1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter audio_interface:A1\|BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"audio_interface:A1\|BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter audio_interface:A1\|loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"audio_interface:A1\|loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(61) " "Verilog HDL assignment warning at loop_counter.v(61): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/loop_counter.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032854313 "|step_sequencer|audio_interface:A1|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_16b_signed audio_interface:A1\|audio_generator_16b_signed:A1 " "Elaborating entity \"audio_generator_16b_signed\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator_16b_signed.v(43) " "Verilog HDL assignment warning at audio_generator_16b_signed.v(43): truncated value with size 32 to match size of target (16)" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032854318 "|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1 " "Elaborating entity \"waveform_generator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "W1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1 " "Elaborating entity \"numerically_controlled_oscillator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "N1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom512x16 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1 " "Elaborating entity \"rom512x16\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "U1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine512.mif " "Parameter \"init_file\" = \"sine512.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032854428 ""}  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032854428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4g1 " "Found entity 1: altsyncram_n4g1" {  } { { "db/altsyncram_n4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032854541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032854541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4g1 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated " "Elaborating entity \"altsyncram_n4g1\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032854542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_12b_unsigned audio_interface:A1\|audio_generator_12b_unsigned:A2 " "Elaborating entity \"audio_generator_12b_unsigned\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\"" {  } { { "audio_interface.v" "A2" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 audio_generator_12b_unsigned.v(43) " "Verilog HDL assignment warning at audio_generator_12b_unsigned.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032855034 "|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1 " "Elaborating entity \"waveform_generator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "W1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1 " "Elaborating entity \"numerically_controlled_oscillator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "N1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x12 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1 " "Elaborating entity \"rom256x12\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "U1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032855074 ""}  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032855074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4g1 " "Found entity 1: altsyncram_s4g1" {  } { { "db/altsyncram_s4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_s4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032855162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032855162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4g1 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated " "Elaborating entity \"altsyncram_s4g1\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio_interface:A1\|Audio_Controller:AC1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\"" {  } { { "audio_interface.v" "AC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032855639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032856062 ""}  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032856062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032856157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032856157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032856194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032856194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032856319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032856319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032856433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032856433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032856535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032856535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032856633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032856633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032856728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032856728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032856729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032857062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032857798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032857883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032857888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032857889 ""}  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032857889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032857985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032857985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032857986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio_interface:A1\|avconf:AVC1 " "Elaborating entity \"avconf\" for hierarchy \"audio_interface:A1\|avconf:AVC1\"" {  } { { "audio_interface.v" "AVC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032857992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032857995 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032857995 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032857995 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764032857996 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0\"" {  } { { "modules/avconf/avconf.v" "u0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032857997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032857998 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032857998 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032857998 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen50MHz_781kHz audio_interface:A1\|clkGen50MHz_781kHz:CG1 " "Elaborating entity \"clkGen50MHz_781kHz\" for hierarchy \"audio_interface:A1\|clkGen50MHz_781kHz:CG1\"" {  } { { "audio_interface.v" "CG1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_controller audio_interface:A1\|DAC_controller:DC1 " "Elaborating entity \"DAC_controller\" for hierarchy \"audio_interface:A1\|DAC_controller:DC1\"" {  } { { "audio_interface.v" "DC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858002 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SCL_d DAC_controller.v(87) " "Verilog HDL warning at DAC_controller.v(87): object SCL_d used but never assigned" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764032858004 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stopCondition DAC_controller.v(103) " "Verilog HDL or VHDL warning at DAC_controller.v(103): object \"stopCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764032858005 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startCondition DAC_controller.v(104) " "Verilog HDL or VHDL warning at DAC_controller.v(104): object \"startCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764032858005 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inUPDATE DAC_controller.v(122) " "Verilog HDL or VHDL warning at DAC_controller.v(122): object \"inUPDATE\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764032858005 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(178) " "Verilog HDL Case Statement information at DAC_controller.v(178): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764032858005 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(188) " "Verilog HDL Case Statement information at DAC_controller.v(188): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764032858005 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(200) " "Verilog HDL Case Statement information at DAC_controller.v(200): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764032858005 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(206) " "Verilog HDL Case Statement information at DAC_controller.v(206): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764032858005 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 DAC_controller.v(233) " "Verilog HDL assignment warning at DAC_controller.v(233): truncated value with size 9 to match size of target (8)" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858006 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCL_d 0 DAC_controller.v(87) " "Net \"SCL_d\" at DAC_controller.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764032858006 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_interface input_interface:I1 " "Elaborating entity \"input_interface\" for hierarchy \"input_interface:I1\"" {  } { { "step_sequencer.v" "I1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller input_interface:I1\|PS2_Controller:P1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\"" {  } { { "input_interface.v" "P1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_input input_interface:I1\|loop_input:LOOP_IN " "Elaborating entity \"loop_input\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\"" {  } { { "input_interface.v" "LOOP_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(98) " "Verilog HDL assignment warning at loop_input.v(98): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858026 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(123) " "Verilog HDL assignment warning at loop_input.v(123): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858026 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(136) " "Verilog HDL assignment warning at loop_input.v(136): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858026 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(176) " "Verilog HDL assignment warning at loop_input.v(176): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858026 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(178) " "Verilog HDL assignment warning at loop_input.v(178): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858026 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(179) " "Verilog HDL assignment warning at loop_input.v(179): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858026 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0 " "Elaborating entity \"sevenseg\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0\"" {  } { { "modules/input_controllers/loop_input.v" "S0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_input input_interface:I1\|bpm_input:BPM_IN " "Elaborating entity \"bpm_input\" for hierarchy \"input_interface:I1\|bpm_input:BPM_IN\"" {  } { { "input_interface.v" "BPM_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(107) " "Verilog HDL assignment warning at bpm_input.v(107): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(135) " "Verilog HDL assignment warning at bpm_input.v(135): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(155) " "Verilog HDL assignment warning at bpm_input.v(155): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(169) " "Verilog HDL assignment warning at bpm_input.v(169): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(208) " "Verilog HDL assignment warning at bpm_input.v(208): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(210) " "Verilog HDL assignment warning at bpm_input.v(210): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(211) " "Verilog HDL assignment warning at bpm_input.v(211): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(212) " "Verilog HDL assignment warning at bpm_input.v(212): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858033 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_input input_interface:I1\|move_input:MOVE_IN " "Elaborating entity \"move_input\" for hierarchy \"input_interface:I1\|move_input:MOVE_IN\"" {  } { { "input_interface.v" "MOVE_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_interface display_interface:D1 " "Elaborating entity \"display_interface\" for hierarchy \"display_interface:D1\"" {  } { { "step_sequencer.v" "D1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_interface.v(49) " "Verilog HDL assignment warning at display_interface.v(49): truncated value with size 32 to match size of target (10)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_interface.v(50) " "Verilog HDL assignment warning at display_interface.v(50): truncated value with size 32 to match size of target (9)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_interface.v(52) " "Verilog HDL assignment warning at display_interface.v(52): truncated value with size 32 to match size of target (10)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_interface.v(53) " "Verilog HDL assignment warning at display_interface.v(53): truncated value with size 32 to match size of target (9)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(123) " "Verilog HDL assignment warning at display_interface.v(123): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(130) " "Verilog HDL assignment warning at display_interface.v(130): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(137) " "Verilog HDL assignment warning at display_interface.v(137): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(145) " "Verilog HDL assignment warning at display_interface.v(145): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_interface.v(118) " "Verilog HDL Case Statement information at display_interface.v(118): all case item expressions in this case statement are onehot" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i display_interface.v(154) " "Verilog HDL Always Construct warning at display_interface.v(154): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(209) " "Verilog HDL assignment warning at display_interface.v(209): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858047 "|step_sequencer|display_interface:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display display_interface:D1\|vga_display:V1 " "Elaborating entity \"vga_display\" for hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(117) " "Verilog HDL assignment warning at vga_display.v(117): truncated value with size 32 to match size of target (10)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858052 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_display.v(118) " "Verilog HDL assignment warning at vga_display.v(118): truncated value with size 32 to match size of target (9)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858052 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(121) " "Verilog HDL assignment warning at vga_display.v(121): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858052 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(126) " "Verilog HDL assignment warning at vga_display.v(126): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858052 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(131) " "Verilog HDL assignment warning at vga_display.v(131): truncated value with size 32 to match size of target (4)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858053 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(136) " "Verilog HDL assignment warning at vga_display.v(136): truncated value with size 32 to match size of target (4)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858053 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(152) " "Verilog HDL assignment warning at vga_display.v(152): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858054 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(157) " "Verilog HDL assignment warning at vga_display.v(157): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858054 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(176) " "Verilog HDL assignment warning at vga_display.v(176): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858055 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(181) " "Verilog HDL assignment warning at vga_display.v(181): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858055 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(200) " "Verilog HDL assignment warning at vga_display.v(200): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858057 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(205) " "Verilog HDL assignment warning at vga_display.v(205): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764032858058 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter display_interface:D1\|vga_display:V1\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\"" {  } { { "modules/vga_adapter/vga_display.v" "VGA" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "modules/vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/grid.mif " "Parameter \"init_file\" = \"./MIF/grid.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858109 ""}  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032858109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlm1 " "Found entity 1: altsyncram_rlm1" {  } { { "db/altsyncram_rlm1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_rlm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032858367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032858367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlm1 display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated " "Elaborating entity \"altsyncram_rlm1\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032858472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032858472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_rlm1.tdf" "decode2" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_rlm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032858559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032858559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_rlm1.tdf" "rden_decode_b" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_rlm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_khb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_khb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_khb " "Found entity 1: mux_khb" {  } { { "db/mux_khb.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/mux_khb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032858669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032858669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_khb display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3 " "Elaborating entity \"mux_khb\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3\"" {  } { { "db/altsyncram_rlm1.tdf" "mux3" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_rlm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "modules/vga_adapter/vga_adapter.v" "mypll" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032858765 ""}  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032858765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032858863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032858863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "modules/vga_adapter/vga_adapter.v" "controller" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032858869 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032859968 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1764032859968 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1764032859968 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_interface:A1\|avconf:AVC1\|Ram0 " "RAM logic \"audio_interface:A1\|avconf:AVC1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modules/avconf/avconf.v" "Ram0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1764032861141 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764032861141 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032863063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Div0\"" {  } { { "modules/input_controllers/loop_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032863063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 212 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032863063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "Div1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032863063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod0\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032863063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032863063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audio_interface:A1\|BPM_counter:B1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audio_interface:A1\|BPM_counter:B1\|Div0\"" {  } { { "modules/audio_generators/BPM_counter.v" "Div0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/BPM_counter.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032863063 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764032863063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032863143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863143 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032863143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032863315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863315 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032863315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032863424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863425 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032863425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032863589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863589 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032863589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032863698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863699 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032863699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|BPM_counter:B1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"audio_interface:A1\|BPM_counter:B1\|lpm_divide:Div0\"" {  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/BPM_counter.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032863862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|BPM_counter:B1\|lpm_divide:Div0 " "Instantiated megafunction \"audio_interface:A1\|BPM_counter:B1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764032863862 ""}  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/BPM_counter.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764032863862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032863964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032863964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032864000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032864000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764032864103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032864103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764032864885 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "audio_interface:A1\|SCL_in audio_interface:A1\|DAC_controller:DC1\|SCL_o " "Converted the fan-out from the tri-state buffer \"audio_interface:A1\|SCL_in\" to the node \"audio_interface:A1\|DAC_controller:DC1\|SCL_o\" into an OR gate" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764032865066 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1764032865066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_I2C_A0 GND " "Pin \"DAC_I2C_A0\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|DAC_I2C_A0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764032871750 "|step_sequencer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764032871750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764032872327 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "146 " "146 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764032875357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/Quartus/step_sequencer/output_files/step_sequencer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/Quartus/step_sequencer/output_files/step_sequencer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032876314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764032877547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764032877547 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1764032877855 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1764032877855 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1764032877940 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1764032877940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032878591 "|step_sequencer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032878591 "|step_sequencer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764032878591 "|step_sequencer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764032878591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4483 " "Implemented 4483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764032878616 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764032878616 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1764032878616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3639 " "Implemented 3639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764032878616 ""} { "Info" "ICUT_CUT_TM_RAMS" "742 " "Implemented 742 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764032878616 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1764032878616 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764032878616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764032878616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764032878755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 20:07:58 2025 " "Processing ended: Mon Nov 24 20:07:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764032878755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764032878755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764032878755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764032878755 ""}
