

================================================================
== Synthesis Summary Report of 'cl_box'
================================================================
+ General Information: 
    * Date:           Fri Oct 18 05:35:00 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        cl_box
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ cl_box                            |     -|  0.52|        -|       -|         -|        -|     -|        no|     -|   -|  210 (~0%)|  360 (~0%)|    -|
    | + cl_box_Pipeline_1                |     -|  1.63|        7|  28.000|         -|        7|     -|        no|     -|   -|    5 (~0%)|   45 (~0%)|    -|
    |  o Loop 1                          |     -|  2.92|        5|  20.000|         1|        1|     5|       yes|     -|   -|          -|          -|    -|
    | + cl_box_Pipeline_VITIS_LOOP_22_1  |     -|  0.73|        -|       -|         -|        -|     -|        no|     -|   -|   67 (~0%)|  108 (~0%)|    -|
    |  o VITIS_LOOP_22_1                 |     -|  2.92|        -|       -|         2|        1|     -|       yes|     -|   -|          -|          -|    -|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+----------------+------------+
| Interface      | Data Width |
+----------------+------------+
| ctl_cmd_stream | 32         |
+----------------+------------+

* REGISTER
+------------+---------+----------+
| Interface  | Mode    | Bitwidth |
+------------+---------+----------+
| a_baseaddr | ap_none | 32       |
| a_col      | ap_none | 32       |
| a_row      | ap_none | 32       |
| b_baseaddr | ap_none | 32       |
| b_col      | ap_none | 32       |
| c_baseaddr | ap_none | 32       |
| work_id    | ap_none | 32       |
+------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+--------------------------+
| Argument       | Direction | Datatype                 |
+----------------+-----------+--------------------------+
| ctl_cmd_stream | in        | stream<unsigned int, 0>& |
| a_baseaddr     | out       | int&                     |
| b_baseaddr     | out       | int&                     |
| c_baseaddr     | out       | int&                     |
| a_row          | out       | int&                     |
| a_col          | out       | int&                     |
| b_col          | out       | int&                     |
| work_id        | out       | int&                     |
+----------------+-----------+--------------------------+

* SW-to-HW Mapping
+----------------+-------------------+-----------+
| Argument       | HW Interface      | HW Type   |
+----------------+-------------------+-----------+
| ctl_cmd_stream | ctl_cmd_stream    | interface |
| a_baseaddr     | a_baseaddr        | port      |
| a_baseaddr     | a_baseaddr_ap_vld | port      |
| b_baseaddr     | b_baseaddr        | port      |
| b_baseaddr     | b_baseaddr_ap_vld | port      |
| c_baseaddr     | c_baseaddr        | port      |
| c_baseaddr     | c_baseaddr_ap_vld | port      |
| a_row          | a_row             | port      |
| a_row          | a_row_ap_vld      | port      |
| a_col          | a_col             | port      |
| a_col          | a_col_ap_vld      | port      |
| b_col          | b_col             | port      |
| b_col          | b_col_ap_vld      | port      |
| work_id        | work_id           | port      |
| work_id        | work_id_ap_vld    | port      |
+----------------+-------------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + cl_box                           | 0   |        |              |     |        |         |
|   add_ln22_fu_197_p2               | -   |        | add_ln22     | add | fabric | 0       |
|  + cl_box_Pipeline_1               | 0   |        |              |     |        |         |
|    empty_11_fu_56_p2               | -   |        | empty_11     | add | fabric | 0       |
|  + cl_box_Pipeline_VITIS_LOOP_22_1 | 0   |        |              |     |        |         |
|    cmd_recved_2_fu_76_p2           | -   |        | cmd_recved_2 | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + cl_box      | 0    | 0    |        |           |         |      |         |
|   cmd_array_U | -    | -    |        | cmd_array | ram_s2p | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------+-----------------------------------+
| Type      | Options                     | Location                          |
+-----------+-----------------------------+-----------------------------------+
| interface | mode=ap_ctrl_hs port=return | ./cl_box.cpp:46 in cl_box, return |
| inline    | recursive                   | ./cl_box.cpp:48 in cl_box         |
+-----------+-----------------------------+-----------------------------------+


