<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>FTMOPA (widening, 2-way, FP8 to FP16) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FTMOPA (widening, 2-way, FP8 to FP16)</h2><p>8-bit floating-point sparse sum of outer products to half-precision, accumulating</p>
      <p class="aml">This instruction generates 8-bit floating-point sum of outer
products by multiplying the 2-in-4 selected elements from the
dense sub-matrices in the two first source vectors with the corresponding
elements of the compressed sparse sub-matrix in the second source vector
and accumulates the results to the corresponding elements of
a 16-bit element ZA tile.</p>
      <p class="aml">The sum of outer products is generated by multiplying the selected 2-in-4 8-bit floating-point
values from each overlapping 16-bit containers of the two SVL<sub>H</sub>×2 sub-matrices in
the first source vectors by the two 8-bit floating point
values from the corresponding 16-bit container of
the 2×SVL<sub>H</sub> sub-matrix in the second source vector.
The two selected elements from each overlapping 16-bit containers of
the first source vectors correspond to 2-in-4 elements of
rows of two SVL<sub>H</sub>×2 sub-matrices. Each 16-bit container of the
second source vector holds 2 elements of columns of a compressed
2×SVL<sub>H</sub> sub-matrix.</p>
      <p class="aml">The 2-in-4 8-bit floating values from overlapping 16-bit
containers of the first source vectors are selected by
4-bit control in the indexed segment of the control vector register.
If the control bit corresponding
to an element in the first source vectors is 0, the element is discarded
and does not contribute to the sum of products result. If more than two bits
of the 4-bit control corresponding to 16-bit containers of the first source vectors are 1,
only the elements corresponding to the least two significant bits are selected.</p>
      <p class="aml">The instruction widens the selected elements of sub-matrices of 8-bit floating-point
values held in the first source vectors to half-precision
values and multiplies them by the corresponding widened elements of
sub-matrix of 8-bit floating-point values in the second source vector
to half-precision values. The resulting SVL<sub>H</sub>×SVL<sub>H</sub>
half-precision sum of outer products is scaled by 2<sup>-UInt(FPMR.LSCALE[3:0])</sup>, before being destructively
added to the half-precision destination tile.
This is equivalent to performing a downscaled 2-way dot product and accumulate to
each of the destination tile elements.</p>
      <p class="aml">The 8-bit floating-point encoding format for the elements of the first source vector
and the second source vector is selected by FPMR.F8S1 and FPMR.F8S2
respectively.</p>
      <p class="aml">This instruction is unpredicated.</p>
    
    <h3 class="classheading"><a id="iclass_sme2"/>SME2<span style="font-size:smaller;"><br/>(FEAT_SME_TMOP &amp;&amp; FEAT_SME_F8F16)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">K</td><td colspan="2" class="lr">Zk</td><td colspan="4" class="lr">Zn</td><td colspan="2" class="lr">i2</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">ZAda</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ftmopa_za16_z8z8zi_b2x1"/><p class="asm-code">FTMOPA  <a href="#ZAda__3" title="For the &quot;Half-precision&quot; variant: is the name of the ZA tile ZA0-ZA1, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.H, { <a href="#Zn1__2" title="Is the name of the first scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.B-<a href="#Zn2__2" title="Is the name of the second scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.B }, <a href="#Zm" title="Is the name of the second source scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.B, <a href="#Zk__2" title="Is the name of the control vector register Z20-Z23 or Z28-Z31, encoded in the &quot;K:Zk&quot; fields.">&lt;Zk&gt;</a>[<a href="#index_i2_control_seg_idx" title="Is the control segment index, in the range 0 to 3, encoded in the &quot;i2&quot; field.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_TMOP) || !IsFeatureImplemented(FEAT_SME_F8F16) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let n : integer = UInt(Zn::'0');
let m : integer = UInt(Zm);
let k : integer = UInt('1'::K::'1'::Zk);
let index : integer = UInt(i2);
let da : integer = UInt(ZAda);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;ZAda&gt;</td><td><a id="ZAda__3"/>
        
          <p class="aml">Is the name of the ZA tile ZA0-ZA1, encoded in the "ZAda" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1__2"/>
        
          <p class="aml">Is the name of the first scalable vector register of the first source multi-vector group, encoded as "Zn" times 2.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn2&gt;</td><td><a id="Zn2__2"/>
        
          <p class="aml">Is the name of the second scalable vector register of the first source multi-vector group, encoded as "Zn" times 2 plus 1.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm"/>
        
          <p class="aml">Is the name of the second source scalable vector register, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zk&gt;</td><td><a id="Zk__2"/>
        
          <p class="aml">Is the name of the control vector register Z20-Z23 or Z28-Z31, encoded in the "K:Zk" fields.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="index_i2_control_seg_idx"/>
        
          <p class="aml">Is the control segment index, in the range 0 to 3, encoded in the "i2" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckFPMREnabled();
CheckStreamingSVEAndZAEnabled();
let VL : integer{} = CurrentVL();
let dim : integer{} = VL DIV 16;
let csize : integer{} = VL DIV 4;
let op2 : bits(VL) = Z{}(m);
let op3 : bits(VL) = Z{}(k);
let ctrl : bits(csize) = op3[index*:csize];
let op4 : bits(dim*dim*16) = ZAtile{}(da, 16);
var result : bits(dim*dim*16);

for row = 0 to dim-1 do
    for col = 0 to dim-1 do
        var i : integer = 0;
        var rowop : bits(16) = Zeros{};
        var colop : bits(16) = Zeros{};
        for r = 0 to 1 do
            let op1 : bits(VL) = Z{}(n+r);
            for e = 0 to 1 do
                if i &lt; 2 &amp;&amp; ctrl[(4*col + 2*r + e)*:1] == '1' then
                    rowop[i*:8] = op1[(2*row + e)*:8];
                    i = i + 1;
                end;
            end;
        end;
        for j = 0 to 1 do
            colop[j*:8] = op2[(2*col + j)*:8];
        end;
        let sum : bits(16) = op4[(row*dim+col)*:16];
        result[(row*dim+col)*:16] = FP8DotAddFP{16, 16}(sum, rowop, colop, FPCR(), FPMR());
    end;
end;
ZAtile{dim*dim*16}(da, 16) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
