TODO:

*New features (hdl):
- Add "input_strb_i" <-> RX, in fsm_time_zones.vhd, same as "output_strb_i" <-> TX
- Fix external interface to "std_logic" "std_logic_vector" only

*New features (simulation):
- Python script -> configurable parameters
- Python script -> performance analysis -> improve
- Make NB_CYCLES_WIDTH configurable
- Add PHASE_FRAC_PART configuration in sim_dds.py
- Python script -> rethink "need_reconfig" option

*Overall
- Build demonstration