Line 194: L1SM CCH: Set Requested Sim = %d.
Line 201: L1SM CCH: Get Requested Sim = %d.
Line 357: ANR: burst %d l1rssi %d BurstResultRssi %d
Line 370: ANR: BurstResultRxLev %d BurstResultRssi %d
Line 387: HCchBurstCallback[%d]  TO[%d]  FO[%d]  burstValid[%d]  rssi[%d]dBm  sd[%d]  ARFCN[%d] 
Line 390: HCchBurstCallback: MS[%d] Rssi:%d dBm, ec:%d, Burst Num:%d
Line 431: First byte = %x; Second byte = %x; Third byte = %x;
Line 455: CBCH/NBCCH - PCH boundary detected
Line 494: Invoked BLRH, good block, BER %3d, CT %2d
Line 498: Invoked BLRH,  bad block, BER %3d, CT %2d
Line 742:  CCH ACTIVATE
Line 761: Early Stop Change - dec_succ %d %d
Line 774: currentChannel -%d  Count -  %d
Line 796:  CCH DEACTIVATE
Line 866: CCH: %d %d %d %d
Line 868: CCH: %d %d %d %d PTM:B-%d P-%d
Line 885: [wait1] SIL_CchPrepareBlock
Line 995: CCH: %d %d %d %d
Line 997: CCH: %d %d %d %d PTM:B-%d P-%d
Line 1013: [open1] SIL_CchPrepareBlock
Line 1089: L1CCH_READ, dec_succ %d
Line 1096: currentChannel -%d  Count -  %d
Line 1106:  Event - %d  State-%d  Page decode success - %d Channel - %d  Is schedule - %d
Line 1154:  l1x_enter_bsic_reconf_seq call
Line 1162:  l1x_correct_to l1x_correct_fo in L1CCH_READ
Line 1172: Early Stop Change - dec_succ %d %d
Line 1191: Early Stop Change - dec_succ %d %d
Line 1217: [TP] count 6 in CCH_Process 
Line 1262: Default case -> L1SM_CCH_Context_Data_p->State [%d] 
Line 1271: Default case -> L1SM_CCH_Context_Data_p->State [%d] 
Line 1304: PWR TICK for Setup in PCH Int 
Line 1329: L1SM_PCH_DspInterrupt Start
Line 1334: [GL1 Error] L1SM_PCH_DspInterrupt called TWICE in a frame
Line 1395: L1SM_PCH_DspInterrupt End
Line 1406: Forced Sorter in PCH Int.
