Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ARM_alu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rng_xoroshiro128plus
INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
