<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CLOCKS_AND_RESETS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./CLOCKS_AND_RESETS.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./CLOCKS_AND_RESETS_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./CLOCKS_AND_RESETS_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>./CLOCKS_AND_RESETS.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="CLK_DIV::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CORERESET::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="GLITCHLESS_MUX::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="INIT_MONITOR::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="OSCILLATOR_160MHz::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="PCIE_REF_CLK::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="PF_CCC_C0::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="TRANSMIT_PLL::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>CLKS_TO_XCVR</name><busType library="busdef.clock" name="PF_TXPLL_XCVR_CLK" vendor="Actel" version="1.0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LOCK</componentSignalName><busSignalName>LOCK</busSignalName></signal><signal><componentSignalName>BIT_CLK</componentSignalName><busSignalName>BIT_CLK</busSignalName></signal><signal><componentSignalName>REF_CLK_TO_LANE</componentSignalName><busSignalName>REF_CLK_TO_LANE</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>EXT_RST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_PLL_LOCKS</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_50MHz</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_PAD_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_PAD_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>BIT_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_1_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_3_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIe_CLK_125MHz</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIe_REFERENCE_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_TO_LANE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC2_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC_0_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC_1_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC_3_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>