# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/blk_mem_gen_0/blk_mem_gen_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==blk_mem_gen_0 || ORIG_REF_NAME==blk_mem_gen_0} -quiet] -quiet

# Block Designs: bd/design_3/design_3.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3 || ORIG_REF_NAME==design_3} -quiet] -quiet

# IP: bd/design_3/ip/design_3_processing_system7_0_0/design_3_processing_system7_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_processing_system7_0_0 || ORIG_REF_NAME==design_3_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_3/ip/design_3_axi4_lite_register_m_0_0/design_3_axi4_lite_register_m_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_axi4_lite_register_m_0_0 || ORIG_REF_NAME==design_3_axi4_lite_register_m_0_0} -quiet] -quiet

# IP: bd/design_3/ip/design_3_xbar_1/design_3_xbar_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_xbar_1 || ORIG_REF_NAME==design_3_xbar_1} -quiet] -quiet

# IP: bd/design_3/ip/design_3_axi_interconnect_0_0/design_3_axi_interconnect_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_axi_interconnect_0_0 || ORIG_REF_NAME==design_3_axi_interconnect_0_0} -quiet] -quiet

# IP: bd/design_3/ip/design_3_axi_gpio_0_0/design_3_axi_gpio_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_axi_gpio_0_0 || ORIG_REF_NAME==design_3_axi_gpio_0_0} -quiet] -quiet

# IP: bd/design_3/ip/design_3_proc_sys_reset_0_0/design_3_proc_sys_reset_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_proc_sys_reset_0_0 || ORIG_REF_NAME==design_3_proc_sys_reset_0_0} -quiet] -quiet

# IP: bd/design_3/ip/design_3_image_loader_module_0_0/design_3_image_loader_module_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_image_loader_module_0_0 || ORIG_REF_NAME==design_3_image_loader_module_0_0} -quiet] -quiet

# IP: bd/design_3/ip/design_3_ila_0_0/design_3_ila_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_ila_0_0 || ORIG_REF_NAME==design_3_ila_0_0} -quiet] -quiet

# IP: bd/design_3/ip/design_3_auto_pc_0/design_3_auto_pc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_3_auto_pc_0 || ORIG_REF_NAME==design_3_auto_pc_0} -quiet] -quiet

# XDC: c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc

# XDC: bd/design_3/design_3_ooc.xdc
