Oh no...

Cycle: 2
RARS instruction number: 3	Instruction: sll x28,x6,x7
Expected:	Register Write to Reg: 0x1C Val: 0xFFFFFFF0
Got     :	Register Write to Reg: 0x1C Val: 0x00000003
Incorrect write

Cycle: 5
RARS instruction number: 6	Instruction: sll x29,x6,x7
Expected:	Register Write to Reg: 0x1D Val: 0x00002000
Got     :	Register Write to Reg: 0x1D Val: 0x80001001
Incorrect write

Cycle: 8
RARS instruction number: 9	Instruction: sll x30,x6,x7
Expected:	Register Write to Reg: 0x1E Val: 0x00000000
Got     :	Register Write to Reg: 0x1E Val: 0x0000000F
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


