Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav
