{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 18:54:28 2007 " "Info: Processing started: Tue Mar 13 18:54:28 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } } { "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register loopBackCheck:loopBackA04C04\|not_ok_o register test_loop_state.01101 78.37 MHz 12.76 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 78.37 MHz between source register \"loopBackCheck:loopBackA04C04\|not_ok_o\" and destination register \"test_loop_state.01101\" (period= 12.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.085 ns + Longest register register " "Info: + Longest register to register delay is 6.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loopBackCheck:loopBackA04C04\|not_ok_o 1 REG LCFF_X24_Y13_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N29; Fanout = 2; REG Node = 'loopBackCheck:loopBackA04C04\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { loopBackCheck:loopBackA04C04|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.206 ns) 1.381 ns Mux0~346 2 COMB LCCOMB_X24_Y10_N22 1 " "Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 1; COMB Node = 'Mux0~346'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { loopBackCheck:loopBackA04C04|not_ok_o Mux0~346 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.949 ns Mux0~347 3 COMB LCCOMB_X24_Y10_N4 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.949 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 1; COMB Node = 'Mux0~347'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Mux0~346 Mux0~347 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 2.684 ns Mux0~350 4 COMB LCCOMB_X24_Y10_N28 1 " "Info: 4: + IC(0.365 ns) + CELL(0.370 ns) = 2.684 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'Mux0~350'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Mux0~347 Mux0~350 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 3.257 ns Mux0~353 5 COMB LCCOMB_X24_Y10_N0 1 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 3.257 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 1; COMB Node = 'Mux0~353'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Mux0~350 Mux0~353 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 3.830 ns Mux0~358 6 COMB LCCOMB_X24_Y10_N2 4 " "Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 3.830 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 4; COMB Node = 'Mux0~358'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Mux0~353 Mux0~358 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.370 ns) 5.977 ns Selector31~84 7 COMB LCCOMB_X25_Y9_N8 1 " "Info: 7: + IC(1.777 ns) + CELL(0.370 ns) = 5.977 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 1; COMB Node = 'Selector31~84'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { Mux0~358 Selector31~84 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.085 ns test_loop_state.01101 8 REG LCFF_X25_Y9_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.085 ns; Loc. = LCFF_X25_Y9_N9; Fanout = 6; REG Node = 'test_loop_state.01101'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector31~84 test_loop_state.01101 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 27.48 % ) " "Info: Total cell delay = 1.672 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.413 ns ( 72.52 % ) " "Info: Total interconnect delay = 4.413 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { loopBackCheck:loopBackA04C04|not_ok_o Mux0~346 Mux0~347 Mux0~350 Mux0~353 Mux0~358 Selector31~84 test_loop_state.01101 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { loopBackCheck:loopBackA04C04|not_ok_o Mux0~346 Mux0~347 Mux0~350 Mux0~353 Mux0~358 Selector31~84 test_loop_state.01101 } { 0.000ns 1.175ns 0.362ns 0.365ns 0.367ns 0.367ns 1.777ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.031 ns - Smallest " "Info: - Smallest clock skew is -0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.818 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 295 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 295; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.666 ns) 2.818 ns test_loop_state.01101 3 REG LCFF_X25_Y9_N9 6 " "Info: 3: + IC(0.873 ns) + CELL(0.666 ns) = 2.818 ns; Loc. = LCFF_X25_Y9_N9; Fanout = 6; REG Node = 'test_loop_state.01101'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { FX2_CLK~clkctrl test_loop_state.01101 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.09 % ) " "Info: Total cell delay = 1.806 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 35.91 % ) " "Info: Total interconnect delay = 1.012 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { FX2_CLK FX2_CLK~clkctrl test_loop_state.01101 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl test_loop_state.01101 } { 0.000ns 0.000ns 0.139ns 0.873ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 295 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 295; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 2.849 ns loopBackCheck:loopBackA04C04\|not_ok_o 3 REG LCFF_X24_Y13_N29 2 " "Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X24_Y13_N29; Fanout = 2; REG Node = 'loopBackCheck:loopBackA04C04\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA04C04|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.39 % ) " "Info: Total cell delay = 1.806 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 36.61 % ) " "Info: Total interconnect delay = 1.043 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA04C04|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA04C04|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { FX2_CLK FX2_CLK~clkctrl test_loop_state.01101 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl test_loop_state.01101 } { 0.000ns 0.000ns 0.139ns 0.873ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA04C04|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA04C04|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 243 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 243 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { loopBackCheck:loopBackA04C04|not_ok_o Mux0~346 Mux0~347 Mux0~350 Mux0~353 Mux0~358 Selector31~84 test_loop_state.01101 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { loopBackCheck:loopBackA04C04|not_ok_o Mux0~346 Mux0~347 Mux0~350 Mux0~353 Mux0~358 Selector31~84 test_loop_state.01101 } { 0.000ns 1.175ns 0.362ns 0.365ns 0.367ns 0.367ns 1.777ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { FX2_CLK FX2_CLK~clkctrl test_loop_state.01101 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl test_loop_state.01101 } { 0.000ns 0.000ns 0.139ns 0.873ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA04C04|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA04C04|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "loopBackCheck:loopBackA22C22\|not_ok_o ATLAS_C22 FX2_CLK 7.305 ns register " "Info: tsu for register \"loopBackCheck:loopBackA22C22\|not_ok_o\" (data pin = \"ATLAS_C22\", clock pin = \"FX2_CLK\") is 7.305 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.178 ns + Longest pin register " "Info: + Longest pin to register delay is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns ATLAS_C22 1 PIN PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_182; Fanout = 1; PIN Node = 'ATLAS_C22'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C22 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.836 ns) + CELL(0.206 ns) 8.006 ns loopBackCheck:loopBackA22C22\|always0~0 2 COMB LCCOMB_X23_Y7_N4 1 " "Info: 2: + IC(6.836 ns) + CELL(0.206 ns) = 8.006 ns; Loc. = LCCOMB_X23_Y7_N4; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA22C22\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { ATLAS_C22 loopBackCheck:loopBackA22C22|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.616 ns) 10.070 ns loopBackCheck:loopBackA22C22\|not_ok_o~33 3 COMB LCCOMB_X24_Y11_N28 1 " "Info: 3: + IC(1.448 ns) + CELL(0.616 ns) = 10.070 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA22C22\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { loopBackCheck:loopBackA22C22|always0~0 loopBackCheck:loopBackA22C22|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.178 ns loopBackCheck:loopBackA22C22\|not_ok_o 4 REG LCFF_X24_Y11_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.178 ns; Loc. = LCFF_X24_Y11_N29; Fanout = 2; REG Node = 'loopBackCheck:loopBackA22C22\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA22C22|not_ok_o~33 loopBackCheck:loopBackA22C22|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.894 ns ( 18.61 % ) " "Info: Total cell delay = 1.894 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.284 ns ( 81.39 % ) " "Info: Total interconnect delay = 8.284 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { ATLAS_C22 loopBackCheck:loopBackA22C22|always0~0 loopBackCheck:loopBackA22C22|not_ok_o~33 loopBackCheck:loopBackA22C22|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { ATLAS_C22 ATLAS_C22~combout loopBackCheck:loopBackA22C22|always0~0 loopBackCheck:loopBackA22C22|not_ok_o~33 loopBackCheck:loopBackA22C22|not_ok_o } { 0.000ns 0.000ns 6.836ns 1.448ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.833 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to destination register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 295 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 295; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 2.833 ns loopBackCheck:loopBackA22C22\|not_ok_o 3 REG LCFF_X24_Y11_N29 2 " "Info: 3: + IC(0.888 ns) + CELL(0.666 ns) = 2.833 ns; Loc. = LCFF_X24_Y11_N29; Fanout = 2; REG Node = 'loopBackCheck:loopBackA22C22\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA22C22|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.75 % ) " "Info: Total cell delay = 1.806 ns ( 63.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 36.25 % ) " "Info: Total interconnect delay = 1.027 ns ( 36.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA22C22|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA22C22|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.888ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { ATLAS_C22 loopBackCheck:loopBackA22C22|always0~0 loopBackCheck:loopBackA22C22|not_ok_o~33 loopBackCheck:loopBackA22C22|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { ATLAS_C22 ATLAS_C22~combout loopBackCheck:loopBackA22C22|always0~0 loopBackCheck:loopBackA22C22|not_ok_o~33 loopBackCheck:loopBackA22C22|not_ok_o } { 0.000ns 0.000ns 6.836ns 1.448ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.616ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA22C22|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA22C22|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.888ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "FX2_CLK FPGA_TXD rs232_xmit:Ozy_rs232_xmit\|xmit_o 10.655 ns register " "Info: tco from clock \"FX2_CLK\" to destination pin \"FPGA_TXD\" through register \"rs232_xmit:Ozy_rs232_xmit\|xmit_o\" is 10.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.837 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to source register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 295 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 295; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.837 ns rs232_xmit:Ozy_rs232_xmit\|xmit_o 3 REG LCFF_X12_Y11_N17 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.837 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 2; REG Node = 'rs232_xmit:Ozy_rs232_xmit\|xmit_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.66 % ) " "Info: Total cell delay = 1.806 ns ( 63.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 36.34 % ) " "Info: Total interconnect delay = 1.031 ns ( 36.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.514 ns + Longest register pin " "Info: + Longest register to pin delay is 7.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_xmit:Ozy_rs232_xmit\|xmit_o 1 REG LCFF_X12_Y11_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 2; REG Node = 'rs232_xmit:Ozy_rs232_xmit\|xmit_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.218 ns) + CELL(3.296 ns) 7.514 ns FPGA_TXD 2 PIN PIN_102 0 " "Info: 2: + IC(4.218 ns) + CELL(3.296 ns) = 7.514 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'FPGA_TXD'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 43.86 % ) " "Info: Total cell delay = 3.296 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 56.14 % ) " "Info: Total interconnect delay = 4.218 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.514 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } { 0.000ns 4.218ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.514 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } { 0.000ns 4.218ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "loopBackCheck:loopBackA14C14\|not_ok_o ATLAS_C14 FX2_CLK -4.845 ns register " "Info: th for register \"loopBackCheck:loopBackA14C14\|not_ok_o\" (data pin = \"ATLAS_C14\", clock pin = \"FX2_CLK\") is -4.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.861 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 295 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 295; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.861 ns loopBackCheck:loopBackA14C14\|not_ok_o 3 REG LCFF_X28_Y14_N21 2 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X28_Y14_N21; Fanout = 2; REG Node = 'loopBackCheck:loopBackA14C14\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA14C14|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.12 % ) " "Info: Total cell delay = 1.806 ns ( 63.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 36.88 % ) " "Info: Total interconnect delay = 1.055 ns ( 36.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA14C14|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA14C14|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.012 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns ATLAS_C14 1 PIN PIN_170 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_170; Fanout = 1; PIN Node = 'ATLAS_C14'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C14 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.138 ns) + CELL(0.206 ns) 7.328 ns loopBackCheck:loopBackA14C14\|always0~0 2 COMB LCCOMB_X28_Y14_N28 1 " "Info: 2: + IC(6.138 ns) + CELL(0.206 ns) = 7.328 ns; Loc. = LCCOMB_X28_Y14_N28; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA14C14\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { ATLAS_C14 loopBackCheck:loopBackA14C14|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 7.904 ns loopBackCheck:loopBackA14C14\|not_ok_o~33 3 COMB LCCOMB_X28_Y14_N20 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 7.904 ns; Loc. = LCCOMB_X28_Y14_N20; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA14C14\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { loopBackCheck:loopBackA14C14|always0~0 loopBackCheck:loopBackA14C14|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.012 ns loopBackCheck:loopBackA14C14\|not_ok_o 4 REG LCFF_X28_Y14_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.012 ns; Loc. = LCFF_X28_Y14_N21; Fanout = 2; REG Node = 'loopBackCheck:loopBackA14C14\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA14C14|not_ok_o~33 loopBackCheck:loopBackA14C14|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 18.77 % ) " "Info: Total cell delay = 1.504 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.508 ns ( 81.23 % ) " "Info: Total interconnect delay = 6.508 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.012 ns" { ATLAS_C14 loopBackCheck:loopBackA14C14|always0~0 loopBackCheck:loopBackA14C14|not_ok_o~33 loopBackCheck:loopBackA14C14|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.012 ns" { ATLAS_C14 ATLAS_C14~combout loopBackCheck:loopBackA14C14|always0~0 loopBackCheck:loopBackA14C14|not_ok_o~33 loopBackCheck:loopBackA14C14|not_ok_o } { 0.000ns 0.000ns 6.138ns 0.370ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA14C14|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA14C14|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.012 ns" { ATLAS_C14 loopBackCheck:loopBackA14C14|always0~0 loopBackCheck:loopBackA14C14|not_ok_o~33 loopBackCheck:loopBackA14C14|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.012 ns" { ATLAS_C14 ATLAS_C14~combout loopBackCheck:loopBackA14C14|always0~0 loopBackCheck:loopBackA14C14|not_ok_o~33 loopBackCheck:loopBackA14C14|not_ok_o } { 0.000ns 0.000ns 6.138ns 0.370ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "102 " "Info: Allocated 102 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 18:54:31 2007 " "Info: Processing ended: Tue Mar 13 18:54:31 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
