# Verilog_code
Exercises from digital design/ embedded systems classes

Instructions:

Each folder committed contains a Design module and a Testbench Module

These files can be ran on https://www.edaplayground.com/ with the following settings. 

![image](https://user-images.githubusercontent.com/55563360/183222995-d4ea1a90-7ca1-40dd-aab1-bc6be8f93e56.png)
