module module_0 (
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4
);
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_2)
  );
  id_7 id_8 (
      .id_6(1),
      .id_2(id_3),
      .id_6(id_4)
  );
  logic [id_6 : id_4] id_9;
  id_10 id_11 (
      .id_6(id_6),
      .id_2(id_4),
      .id_8(id_4),
      .id_6(id_1),
      .id_3(id_2)
  );
  logic id_12 (
      id_1,
      id_1
  );
  logic id_13 (
      1,
      id_9
  );
  id_14 id_15 (
      .id_11(id_1),
      .id_1 (id_4)
  );
  assign id_1 = id_11;
  logic id_16;
endmodule
