
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version R-2020.09 for linux64 - Aug 26, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#Read All Files
read_file -format verilog  geofence.v
Loading db file '/misc/Si2_RAID-1/si2topic/112/spadsp_112/IC_CONTEST/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/synopsys/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/synopsys/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:61: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:278: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:324: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:62: unsigned to signed assignment occurs. (VER-318)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:63: unsigned to signed assignment occurs. (VER-318)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:64: unsigned to signed assignment occurs. (VER-318)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:328: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 67 in file
	'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
|            80            |    auto/auto     |
===============================================
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:296: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:296: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:296: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:296: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v:296: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 348 in file
	'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           351            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 371 in file
	'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           374            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 398 in file
	'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine geofence line 279 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pos_y_reg      | Flip-flop |  70   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pos_x_reg      | Flip-flop |  70   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 325 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 337 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pointer_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pointer_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 348 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_sort_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cnt_sort_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 371 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 408 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       cs_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 415 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 421 in file
		'/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_inside_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.db:geofence'
Loaded 1 design.
Current design is 'geofence'.
geofence
#read_file -format sverilog  geofence.v
current_design geofence
Current design is 'geofence'.
{geofence}
link

  Linking design 'geofence'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  geofence                    /Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence.db
  slow (library)              /misc/Si2_RAID-1/si2topic/112/spadsp_112/IC_CONTEST/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/synopsys/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose geofence.sdc
# operating conditions and boundary conditions #
set cycle 30.0
30.0
create_clock -name clk  -period $cycle   [get_ports  clk] 
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      0.5  [all_clocks]
1
set_ideal_network           [get_ports clk]
1
#Don't touch the basic env setting as below
set_input_delay  0   -clock clk [remove_from_collection [all_inputs] [get_ports clk]] -clock_fall
1
set_output_delay 0    -clock clk [all_outputs]  -clock_fall
1
set_load         1   [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
check_design
 
****************************************
check_design summary:
Version:     R-2020.09
Date:        Fri Mar 10 19:19:10 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               7
    Cells do not drive (LINT-1)                                     7
--------------------------------------------------------------------------------

Warning: In design 'geofence', cell 'C3592' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C3617' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C3625' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C3643' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C3654' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C3657' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C3674' does not drive any nets. (LINT-1)
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#Synthesis all design
#compile -map_effort high -area_effort high
#compile -map_effort high -area_effort high -inc
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================


Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'geofence'
Information: Added key list 'DesignWare' to design 'geofence'. (DDB-72)
Information: The register 'cs_reg[1]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width2' (rpl)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width3' (rpl)
  Processing 'DW01_add_width3'
  Building model 'DW01_sub_width12' (rpl)
  Processing 'DW01_sub_width12'
  Building model 'DW01_sub_width22' (rpl)
  Processing 'DW01_sub_width22'
  Processing 'DW01_add_width3_DW01_add_1'
  Processing 'DW01_add_width2_DW01_add_2'
  Processing 'geofence_DW01_sub_0'
  Mapping 'geofence_DW_mult_tc_0'
  Mapping 'geofence_DW_mult_tc_1'
  Processing 'geofence_DW01_sub_1'
  Processing 'geofence_DW01_sub_2'
  Processing 'geofence_DW01_sub_3'
  Processing 'geofence_DW01_sub_4'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   42598.0      0.00       0.0       5.9                                0.00  
    0:00:06   42598.0      0.00       0.0       5.9                                0.00  
    0:00:06   42598.0      0.00       0.0       5.9                                0.00  
    0:00:06   42598.0      0.00       0.0       5.9                                0.00  
    0:00:06   42598.0      0.00       0.0       5.9                                0.00  
    0:00:06   24079.3      0.00       0.0       4.4                                0.00  
    0:00:07   23952.0      0.00       0.0       4.4                                0.00  
    0:00:07   23952.0      0.00       0.0       4.4                                0.00  
    0:00:07   23952.0      0.00       0.0       4.4                                0.00  
    0:00:07   23952.0      0.00       0.0       4.4                                0.00  
    0:00:07   23952.0      0.00       0.0       4.4                                0.00  
    0:00:07   23948.6      0.00       0.0       0.0                                0.00  
    0:00:07   23948.6      0.00       0.0       0.0                                0.00  
    0:00:07   23948.6      0.00       0.0       0.0                                0.00  
    0:00:07   23948.6      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   23948.6      0.00       0.0       0.0                                0.00  
    0:00:07   23948.6      0.00       0.0       0.0                                0.00  
    0:00:08   23721.2      0.00       0.0      53.2                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   23721.2      0.00       0.0      53.2                                0.00  
    0:00:08   23845.1      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   23845.1      0.00       0.0       0.0                                0.00  
    0:00:08   23845.1      0.00       0.0       0.0                                0.00  
    0:00:08   23756.8      0.00       0.0       0.0                                0.00  
    0:00:08   23711.0      0.00       0.0       0.0                                0.00  
    0:00:08   23690.6      0.00       0.0       0.0                                0.00  
    0:00:08   23677.0      0.00       0.0       0.0                                0.00  
    0:00:08   23670.2      0.00       0.0       0.0                                0.00  
    0:00:08   23670.2      0.00       0.0       0.0                                0.00  
    0:00:08   23670.2      0.00       0.0       0.0                                0.00  
    0:00:08   23668.5      0.00       0.0       0.0                                0.00  
    0:00:08   23668.5      0.00       0.0       0.0                                0.00  
    0:00:08   23668.5      0.00       0.0       0.0                                0.00  
    0:00:08   23668.5      0.00       0.0       0.0                                0.00  
    0:00:08   23668.5      0.00       0.0       0.0                                0.00  
    0:00:08   23668.5      0.00       0.0       0.0                                0.00  
    0:00:08   23668.5      0.00       0.0       0.0                                0.00  
Loading db file '/misc/Si2_RAID-1/si2topic/112/spadsp_112/IC_CONTEST/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -format ddc     -hierarchy -output "geofence_syn.ddc"
Writing ddc file 'geofence_syn.ddc'.
1
write_sdf -version 1.0  geofence_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output geofence_syn.v
Writing verilog file '/Si2_RAID-1/si2topic/112/spadsp_112/2021_univ_cell/02_SYN/geofence_syn.v'.
Warning: Verilog writer has added 25 nets to module geofence using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
report_area > area.log
report_timing > timing.log
report_qor   >  geofence_syn.qor
dc_shell> exit

Memory usage for this session 170 Mbytes.
Memory usage for this session including child processes 170 Mbytes.
CPU usage for this session 12 seconds ( 0.00 hours ).
Elapsed time for this session 1297 seconds ( 0.36 hours ).

Thank you...
