<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/ppb/icsr.rs`."><title>icsr.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/ppb/</div>icsr.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">"Register `ICSR` reader"</span>]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">pub type </span>R = <span class="kw">crate</span>::R&lt;ICSR_SPEC&gt;;
<a href=#3 id=3 data-nosnippet>3</a><span class="attr">#[doc = <span class="string">"Register `ICSR` writer"</span>]
<a href=#4 id=4 data-nosnippet>4</a></span><span class="kw">pub type </span>W = <span class="kw">crate</span>::W&lt;ICSR_SPEC&gt;;
<a href=#5 id=5 data-nosnippet>5</a><span class="attr">#[doc = <span class="string">"Field `VECTACTIVE` reader - Active exception number field. Reset clears the VECTACTIVE field."</span>]
<a href=#6 id=6 data-nosnippet>6</a></span><span class="kw">pub type </span>VECTACTIVE_R = <span class="kw">crate</span>::FieldReader&lt;u16&gt;;
<a href=#7 id=7 data-nosnippet>7</a><span class="attr">#[doc = <span class="string">"Field `VECTPENDING` reader - Indicates the exception number for the highest priority pending exception: 0 = no pending exceptions. Non zero = The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier."</span>]
<a href=#8 id=8 data-nosnippet>8</a></span><span class="kw">pub type </span>VECTPENDING_R = <span class="kw">crate</span>::FieldReader&lt;u16&gt;;
<a href=#9 id=9 data-nosnippet>9</a><span class="attr">#[doc = <span class="string">"Field `ISRPENDING` reader - External interrupt pending flag"</span>]
<a href=#10 id=10 data-nosnippet>10</a></span><span class="kw">pub type </span>ISRPENDING_R = <span class="kw">crate</span>::BitReader;
<a href=#11 id=11 data-nosnippet>11</a><span class="attr">#[doc = <span class="string">"Field `ISRPREEMPT` reader - The system can only access this bit when the core is halted. It indicates that a pending interrupt is to be taken in the next running cycle. If C_MASKINTS is clear in the Debug Halting Control and Status Register, the interrupt is serviced."</span>]
<a href=#12 id=12 data-nosnippet>12</a></span><span class="kw">pub type </span>ISRPREEMPT_R = <span class="kw">crate</span>::BitReader;
<a href=#13 id=13 data-nosnippet>13</a><span class="attr">#[doc = <span class="string">"Field `PENDSTCLR` reader - SysTick exception clear-pending bit.  
<a href=#14 id=14 data-nosnippet>14</a> Write:  
<a href=#15 id=15 data-nosnippet>15</a> 0 = No effect.  
<a href=#16 id=16 data-nosnippet>16</a> 1 = Removes the pending state from the SysTick exception.  
<a href=#17 id=17 data-nosnippet>17</a> This bit is WO. On a register read its value is Unknown."</span>]
<a href=#18 id=18 data-nosnippet>18</a></span><span class="kw">pub type </span>PENDSTCLR_R = <span class="kw">crate</span>::BitReader;
<a href=#19 id=19 data-nosnippet>19</a><span class="attr">#[doc = <span class="string">"Field `PENDSTCLR` writer - SysTick exception clear-pending bit.  
<a href=#20 id=20 data-nosnippet>20</a> Write:  
<a href=#21 id=21 data-nosnippet>21</a> 0 = No effect.  
<a href=#22 id=22 data-nosnippet>22</a> 1 = Removes the pending state from the SysTick exception.  
<a href=#23 id=23 data-nosnippet>23</a> This bit is WO. On a register read its value is Unknown."</span>]
<a href=#24 id=24 data-nosnippet>24</a></span><span class="kw">pub type </span>PENDSTCLR_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#25 id=25 data-nosnippet>25</a><span class="attr">#[doc = <span class="string">"Field `PENDSTSET` reader - SysTick exception set-pending bit.  
<a href=#26 id=26 data-nosnippet>26</a> Write:  
<a href=#27 id=27 data-nosnippet>27</a> 0 = No effect.  
<a href=#28 id=28 data-nosnippet>28</a> 1 = Changes SysTick exception state to pending.  
<a href=#29 id=29 data-nosnippet>29</a> Read:  
<a href=#30 id=30 data-nosnippet>30</a> 0 = SysTick exception is not pending.  
<a href=#31 id=31 data-nosnippet>31</a> 1 = SysTick exception is pending."</span>]
<a href=#32 id=32 data-nosnippet>32</a></span><span class="kw">pub type </span>PENDSTSET_R = <span class="kw">crate</span>::BitReader;
<a href=#33 id=33 data-nosnippet>33</a><span class="attr">#[doc = <span class="string">"Field `PENDSTSET` writer - SysTick exception set-pending bit.  
<a href=#34 id=34 data-nosnippet>34</a> Write:  
<a href=#35 id=35 data-nosnippet>35</a> 0 = No effect.  
<a href=#36 id=36 data-nosnippet>36</a> 1 = Changes SysTick exception state to pending.  
<a href=#37 id=37 data-nosnippet>37</a> Read:  
<a href=#38 id=38 data-nosnippet>38</a> 0 = SysTick exception is not pending.  
<a href=#39 id=39 data-nosnippet>39</a> 1 = SysTick exception is pending."</span>]
<a href=#40 id=40 data-nosnippet>40</a></span><span class="kw">pub type </span>PENDSTSET_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#41 id=41 data-nosnippet>41</a><span class="attr">#[doc = <span class="string">"Field `PENDSVCLR` reader - PendSV clear-pending bit.  
<a href=#42 id=42 data-nosnippet>42</a> Write:  
<a href=#43 id=43 data-nosnippet>43</a> 0 = No effect.  
<a href=#44 id=44 data-nosnippet>44</a> 1 = Removes the pending state from the PendSV exception."</span>]
<a href=#45 id=45 data-nosnippet>45</a></span><span class="kw">pub type </span>PENDSVCLR_R = <span class="kw">crate</span>::BitReader;
<a href=#46 id=46 data-nosnippet>46</a><span class="attr">#[doc = <span class="string">"Field `PENDSVCLR` writer - PendSV clear-pending bit.  
<a href=#47 id=47 data-nosnippet>47</a> Write:  
<a href=#48 id=48 data-nosnippet>48</a> 0 = No effect.  
<a href=#49 id=49 data-nosnippet>49</a> 1 = Removes the pending state from the PendSV exception."</span>]
<a href=#50 id=50 data-nosnippet>50</a></span><span class="kw">pub type </span>PENDSVCLR_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#51 id=51 data-nosnippet>51</a><span class="attr">#[doc = <span class="string">"Field `PENDSVSET` reader - PendSV set-pending bit.  
<a href=#52 id=52 data-nosnippet>52</a> Write:  
<a href=#53 id=53 data-nosnippet>53</a> 0 = No effect.  
<a href=#54 id=54 data-nosnippet>54</a> 1 = Changes PendSV exception state to pending.  
<a href=#55 id=55 data-nosnippet>55</a> Read:  
<a href=#56 id=56 data-nosnippet>56</a> 0 = PendSV exception is not pending.  
<a href=#57 id=57 data-nosnippet>57</a> 1 = PendSV exception is pending.  
<a href=#58 id=58 data-nosnippet>58</a> Writing 1 to this bit is the only way to set the PendSV exception state to pending."</span>]
<a href=#59 id=59 data-nosnippet>59</a></span><span class="kw">pub type </span>PENDSVSET_R = <span class="kw">crate</span>::BitReader;
<a href=#60 id=60 data-nosnippet>60</a><span class="attr">#[doc = <span class="string">"Field `PENDSVSET` writer - PendSV set-pending bit.  
<a href=#61 id=61 data-nosnippet>61</a> Write:  
<a href=#62 id=62 data-nosnippet>62</a> 0 = No effect.  
<a href=#63 id=63 data-nosnippet>63</a> 1 = Changes PendSV exception state to pending.  
<a href=#64 id=64 data-nosnippet>64</a> Read:  
<a href=#65 id=65 data-nosnippet>65</a> 0 = PendSV exception is not pending.  
<a href=#66 id=66 data-nosnippet>66</a> 1 = PendSV exception is pending.  
<a href=#67 id=67 data-nosnippet>67</a> Writing 1 to this bit is the only way to set the PendSV exception state to pending."</span>]
<a href=#68 id=68 data-nosnippet>68</a></span><span class="kw">pub type </span>PENDSVSET_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#69 id=69 data-nosnippet>69</a><span class="attr">#[doc = <span class="string">"Field `NMIPENDSET` reader - Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered.  
<a href=#70 id=70 data-nosnippet>70</a> NMI set-pending bit.  
<a href=#71 id=71 data-nosnippet>71</a> Write:  
<a href=#72 id=72 data-nosnippet>72</a> 0 = No effect.  
<a href=#73 id=73 data-nosnippet>73</a> 1 = Changes NMI exception state to pending.  
<a href=#74 id=74 data-nosnippet>74</a> Read:  
<a href=#75 id=75 data-nosnippet>75</a> 0 = NMI exception is not pending.  
<a href=#76 id=76 data-nosnippet>76</a> 1 = NMI exception is pending.  
<a href=#77 id=77 data-nosnippet>77</a> Because NMI is the highest-priority exception, normally the processor enters the NMI  
<a href=#78 id=78 data-nosnippet>78</a> exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears  
<a href=#79 id=79 data-nosnippet>79</a> this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the  
<a href=#80 id=80 data-nosnippet>80</a> NMI signal is reasserted while the processor is executing that handler."</span>]
<a href=#81 id=81 data-nosnippet>81</a></span><span class="kw">pub type </span>NMIPENDSET_R = <span class="kw">crate</span>::BitReader;
<a href=#82 id=82 data-nosnippet>82</a><span class="attr">#[doc = <span class="string">"Field `NMIPENDSET` writer - Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered.  
<a href=#83 id=83 data-nosnippet>83</a> NMI set-pending bit.  
<a href=#84 id=84 data-nosnippet>84</a> Write:  
<a href=#85 id=85 data-nosnippet>85</a> 0 = No effect.  
<a href=#86 id=86 data-nosnippet>86</a> 1 = Changes NMI exception state to pending.  
<a href=#87 id=87 data-nosnippet>87</a> Read:  
<a href=#88 id=88 data-nosnippet>88</a> 0 = NMI exception is not pending.  
<a href=#89 id=89 data-nosnippet>89</a> 1 = NMI exception is pending.  
<a href=#90 id=90 data-nosnippet>90</a> Because NMI is the highest-priority exception, normally the processor enters the NMI  
<a href=#91 id=91 data-nosnippet>91</a> exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears  
<a href=#92 id=92 data-nosnippet>92</a> this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the  
<a href=#93 id=93 data-nosnippet>93</a> NMI signal is reasserted while the processor is executing that handler."</span>]
<a href=#94 id=94 data-nosnippet>94</a></span><span class="kw">pub type </span>NMIPENDSET_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#95 id=95 data-nosnippet>95</a><span class="kw">impl </span>R {
<a href=#96 id=96 data-nosnippet>96</a>    <span class="attr">#[doc = <span class="string">"Bits 0:8 - Active exception number field. Reset clears the VECTACTIVE field."</span>]
<a href=#97 id=97 data-nosnippet>97</a>    #[inline(always)]
<a href=#98 id=98 data-nosnippet>98</a>    </span><span class="kw">pub fn </span>vectactive(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; VECTACTIVE_R {
<a href=#99 id=99 data-nosnippet>99</a>        VECTACTIVE_R::new((<span class="self">self</span>.bits &amp; <span class="number">0x01ff</span>) <span class="kw">as </span>u16)
<a href=#100 id=100 data-nosnippet>100</a>    }
<a href=#101 id=101 data-nosnippet>101</a>    <span class="attr">#[doc = <span class="string">"Bits 12:20 - Indicates the exception number for the highest priority pending exception: 0 = no pending exceptions. Non zero = The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier."</span>]
<a href=#102 id=102 data-nosnippet>102</a>    #[inline(always)]
<a href=#103 id=103 data-nosnippet>103</a>    </span><span class="kw">pub fn </span>vectpending(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; VECTPENDING_R {
<a href=#104 id=104 data-nosnippet>104</a>        VECTPENDING_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">12</span>) &amp; <span class="number">0x01ff</span>) <span class="kw">as </span>u16)
<a href=#105 id=105 data-nosnippet>105</a>    }
<a href=#106 id=106 data-nosnippet>106</a>    <span class="attr">#[doc = <span class="string">"Bit 22 - External interrupt pending flag"</span>]
<a href=#107 id=107 data-nosnippet>107</a>    #[inline(always)]
<a href=#108 id=108 data-nosnippet>108</a>    </span><span class="kw">pub fn </span>isrpending(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; ISRPENDING_R {
<a href=#109 id=109 data-nosnippet>109</a>        ISRPENDING_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">22</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#110 id=110 data-nosnippet>110</a>    }
<a href=#111 id=111 data-nosnippet>111</a>    <span class="attr">#[doc = <span class="string">"Bit 23 - The system can only access this bit when the core is halted. It indicates that a pending interrupt is to be taken in the next running cycle. If C_MASKINTS is clear in the Debug Halting Control and Status Register, the interrupt is serviced."</span>]
<a href=#112 id=112 data-nosnippet>112</a>    #[inline(always)]
<a href=#113 id=113 data-nosnippet>113</a>    </span><span class="kw">pub fn </span>isrpreempt(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; ISRPREEMPT_R {
<a href=#114 id=114 data-nosnippet>114</a>        ISRPREEMPT_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">23</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#115 id=115 data-nosnippet>115</a>    }
<a href=#116 id=116 data-nosnippet>116</a>    <span class="attr">#[doc = <span class="string">"Bit 25 - SysTick exception clear-pending bit.  
<a href=#117 id=117 data-nosnippet>117</a> Write:  
<a href=#118 id=118 data-nosnippet>118</a> 0 = No effect.  
<a href=#119 id=119 data-nosnippet>119</a> 1 = Removes the pending state from the SysTick exception.  
<a href=#120 id=120 data-nosnippet>120</a> This bit is WO. On a register read its value is Unknown."</span>]
<a href=#121 id=121 data-nosnippet>121</a>    #[inline(always)]
<a href=#122 id=122 data-nosnippet>122</a>    </span><span class="kw">pub fn </span>pendstclr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PENDSTCLR_R {
<a href=#123 id=123 data-nosnippet>123</a>        PENDSTCLR_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">25</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#124 id=124 data-nosnippet>124</a>    }
<a href=#125 id=125 data-nosnippet>125</a>    <span class="attr">#[doc = <span class="string">"Bit 26 - SysTick exception set-pending bit.  
<a href=#126 id=126 data-nosnippet>126</a> Write:  
<a href=#127 id=127 data-nosnippet>127</a> 0 = No effect.  
<a href=#128 id=128 data-nosnippet>128</a> 1 = Changes SysTick exception state to pending.  
<a href=#129 id=129 data-nosnippet>129</a> Read:  
<a href=#130 id=130 data-nosnippet>130</a> 0 = SysTick exception is not pending.  
<a href=#131 id=131 data-nosnippet>131</a> 1 = SysTick exception is pending."</span>]
<a href=#132 id=132 data-nosnippet>132</a>    #[inline(always)]
<a href=#133 id=133 data-nosnippet>133</a>    </span><span class="kw">pub fn </span>pendstset(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PENDSTSET_R {
<a href=#134 id=134 data-nosnippet>134</a>        PENDSTSET_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">26</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#135 id=135 data-nosnippet>135</a>    }
<a href=#136 id=136 data-nosnippet>136</a>    <span class="attr">#[doc = <span class="string">"Bit 27 - PendSV clear-pending bit.  
<a href=#137 id=137 data-nosnippet>137</a> Write:  
<a href=#138 id=138 data-nosnippet>138</a> 0 = No effect.  
<a href=#139 id=139 data-nosnippet>139</a> 1 = Removes the pending state from the PendSV exception."</span>]
<a href=#140 id=140 data-nosnippet>140</a>    #[inline(always)]
<a href=#141 id=141 data-nosnippet>141</a>    </span><span class="kw">pub fn </span>pendsvclr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PENDSVCLR_R {
<a href=#142 id=142 data-nosnippet>142</a>        PENDSVCLR_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">27</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#143 id=143 data-nosnippet>143</a>    }
<a href=#144 id=144 data-nosnippet>144</a>    <span class="attr">#[doc = <span class="string">"Bit 28 - PendSV set-pending bit.  
<a href=#145 id=145 data-nosnippet>145</a> Write:  
<a href=#146 id=146 data-nosnippet>146</a> 0 = No effect.  
<a href=#147 id=147 data-nosnippet>147</a> 1 = Changes PendSV exception state to pending.  
<a href=#148 id=148 data-nosnippet>148</a> Read:  
<a href=#149 id=149 data-nosnippet>149</a> 0 = PendSV exception is not pending.  
<a href=#150 id=150 data-nosnippet>150</a> 1 = PendSV exception is pending.  
<a href=#151 id=151 data-nosnippet>151</a> Writing 1 to this bit is the only way to set the PendSV exception state to pending."</span>]
<a href=#152 id=152 data-nosnippet>152</a>    #[inline(always)]
<a href=#153 id=153 data-nosnippet>153</a>    </span><span class="kw">pub fn </span>pendsvset(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PENDSVSET_R {
<a href=#154 id=154 data-nosnippet>154</a>        PENDSVSET_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">28</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#155 id=155 data-nosnippet>155</a>    }
<a href=#156 id=156 data-nosnippet>156</a>    <span class="attr">#[doc = <span class="string">"Bit 31 - Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered.  
<a href=#157 id=157 data-nosnippet>157</a> NMI set-pending bit.  
<a href=#158 id=158 data-nosnippet>158</a> Write:  
<a href=#159 id=159 data-nosnippet>159</a> 0 = No effect.  
<a href=#160 id=160 data-nosnippet>160</a> 1 = Changes NMI exception state to pending.  
<a href=#161 id=161 data-nosnippet>161</a> Read:  
<a href=#162 id=162 data-nosnippet>162</a> 0 = NMI exception is not pending.  
<a href=#163 id=163 data-nosnippet>163</a> 1 = NMI exception is pending.  
<a href=#164 id=164 data-nosnippet>164</a> Because NMI is the highest-priority exception, normally the processor enters the NMI  
<a href=#165 id=165 data-nosnippet>165</a> exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears  
<a href=#166 id=166 data-nosnippet>166</a> this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the  
<a href=#167 id=167 data-nosnippet>167</a> NMI signal is reasserted while the processor is executing that handler."</span>]
<a href=#168 id=168 data-nosnippet>168</a>    #[inline(always)]
<a href=#169 id=169 data-nosnippet>169</a>    </span><span class="kw">pub fn </span>nmipendset(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; NMIPENDSET_R {
<a href=#170 id=170 data-nosnippet>170</a>        NMIPENDSET_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">31</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#171 id=171 data-nosnippet>171</a>    }
<a href=#172 id=172 data-nosnippet>172</a>}
<a href=#173 id=173 data-nosnippet>173</a><span class="kw">impl </span>W {
<a href=#174 id=174 data-nosnippet>174</a>    <span class="attr">#[doc = <span class="string">"Bit 25 - SysTick exception clear-pending bit.  
<a href=#175 id=175 data-nosnippet>175</a> Write:  
<a href=#176 id=176 data-nosnippet>176</a> 0 = No effect.  
<a href=#177 id=177 data-nosnippet>177</a> 1 = Removes the pending state from the SysTick exception.  
<a href=#178 id=178 data-nosnippet>178</a> This bit is WO. On a register read its value is Unknown."</span>]
<a href=#179 id=179 data-nosnippet>179</a>    #[inline(always)]
<a href=#180 id=180 data-nosnippet>180</a>    #[must_use]
<a href=#181 id=181 data-nosnippet>181</a>    </span><span class="kw">pub fn </span>pendstclr(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; PENDSTCLR_W&lt;ICSR_SPEC&gt; {
<a href=#182 id=182 data-nosnippet>182</a>        PENDSTCLR_W::new(<span class="self">self</span>, <span class="number">25</span>)
<a href=#183 id=183 data-nosnippet>183</a>    }
<a href=#184 id=184 data-nosnippet>184</a>    <span class="attr">#[doc = <span class="string">"Bit 26 - SysTick exception set-pending bit.  
<a href=#185 id=185 data-nosnippet>185</a> Write:  
<a href=#186 id=186 data-nosnippet>186</a> 0 = No effect.  
<a href=#187 id=187 data-nosnippet>187</a> 1 = Changes SysTick exception state to pending.  
<a href=#188 id=188 data-nosnippet>188</a> Read:  
<a href=#189 id=189 data-nosnippet>189</a> 0 = SysTick exception is not pending.  
<a href=#190 id=190 data-nosnippet>190</a> 1 = SysTick exception is pending."</span>]
<a href=#191 id=191 data-nosnippet>191</a>    #[inline(always)]
<a href=#192 id=192 data-nosnippet>192</a>    #[must_use]
<a href=#193 id=193 data-nosnippet>193</a>    </span><span class="kw">pub fn </span>pendstset(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; PENDSTSET_W&lt;ICSR_SPEC&gt; {
<a href=#194 id=194 data-nosnippet>194</a>        PENDSTSET_W::new(<span class="self">self</span>, <span class="number">26</span>)
<a href=#195 id=195 data-nosnippet>195</a>    }
<a href=#196 id=196 data-nosnippet>196</a>    <span class="attr">#[doc = <span class="string">"Bit 27 - PendSV clear-pending bit.  
<a href=#197 id=197 data-nosnippet>197</a> Write:  
<a href=#198 id=198 data-nosnippet>198</a> 0 = No effect.  
<a href=#199 id=199 data-nosnippet>199</a> 1 = Removes the pending state from the PendSV exception."</span>]
<a href=#200 id=200 data-nosnippet>200</a>    #[inline(always)]
<a href=#201 id=201 data-nosnippet>201</a>    #[must_use]
<a href=#202 id=202 data-nosnippet>202</a>    </span><span class="kw">pub fn </span>pendsvclr(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; PENDSVCLR_W&lt;ICSR_SPEC&gt; {
<a href=#203 id=203 data-nosnippet>203</a>        PENDSVCLR_W::new(<span class="self">self</span>, <span class="number">27</span>)
<a href=#204 id=204 data-nosnippet>204</a>    }
<a href=#205 id=205 data-nosnippet>205</a>    <span class="attr">#[doc = <span class="string">"Bit 28 - PendSV set-pending bit.  
<a href=#206 id=206 data-nosnippet>206</a> Write:  
<a href=#207 id=207 data-nosnippet>207</a> 0 = No effect.  
<a href=#208 id=208 data-nosnippet>208</a> 1 = Changes PendSV exception state to pending.  
<a href=#209 id=209 data-nosnippet>209</a> Read:  
<a href=#210 id=210 data-nosnippet>210</a> 0 = PendSV exception is not pending.  
<a href=#211 id=211 data-nosnippet>211</a> 1 = PendSV exception is pending.  
<a href=#212 id=212 data-nosnippet>212</a> Writing 1 to this bit is the only way to set the PendSV exception state to pending."</span>]
<a href=#213 id=213 data-nosnippet>213</a>    #[inline(always)]
<a href=#214 id=214 data-nosnippet>214</a>    #[must_use]
<a href=#215 id=215 data-nosnippet>215</a>    </span><span class="kw">pub fn </span>pendsvset(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; PENDSVSET_W&lt;ICSR_SPEC&gt; {
<a href=#216 id=216 data-nosnippet>216</a>        PENDSVSET_W::new(<span class="self">self</span>, <span class="number">28</span>)
<a href=#217 id=217 data-nosnippet>217</a>    }
<a href=#218 id=218 data-nosnippet>218</a>    <span class="attr">#[doc = <span class="string">"Bit 31 - Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered.  
<a href=#219 id=219 data-nosnippet>219</a> NMI set-pending bit.  
<a href=#220 id=220 data-nosnippet>220</a> Write:  
<a href=#221 id=221 data-nosnippet>221</a> 0 = No effect.  
<a href=#222 id=222 data-nosnippet>222</a> 1 = Changes NMI exception state to pending.  
<a href=#223 id=223 data-nosnippet>223</a> Read:  
<a href=#224 id=224 data-nosnippet>224</a> 0 = NMI exception is not pending.  
<a href=#225 id=225 data-nosnippet>225</a> 1 = NMI exception is pending.  
<a href=#226 id=226 data-nosnippet>226</a> Because NMI is the highest-priority exception, normally the processor enters the NMI  
<a href=#227 id=227 data-nosnippet>227</a> exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears  
<a href=#228 id=228 data-nosnippet>228</a> this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the  
<a href=#229 id=229 data-nosnippet>229</a> NMI signal is reasserted while the processor is executing that handler."</span>]
<a href=#230 id=230 data-nosnippet>230</a>    #[inline(always)]
<a href=#231 id=231 data-nosnippet>231</a>    #[must_use]
<a href=#232 id=232 data-nosnippet>232</a>    </span><span class="kw">pub fn </span>nmipendset(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; NMIPENDSET_W&lt;ICSR_SPEC&gt; {
<a href=#233 id=233 data-nosnippet>233</a>        NMIPENDSET_W::new(<span class="self">self</span>, <span class="number">31</span>)
<a href=#234 id=234 data-nosnippet>234</a>    }
<a href=#235 id=235 data-nosnippet>235</a>    <span class="attr">#[doc = <span class="string">r" Writes raw bits to the register."</span>]
<a href=#236 id=236 data-nosnippet>236</a>    #[doc = <span class="string">r""</span>]
<a href=#237 id=237 data-nosnippet>237</a>    #[doc = <span class="string">r" # Safety"</span>]
<a href=#238 id=238 data-nosnippet>238</a>    #[doc = <span class="string">r""</span>]
<a href=#239 id=239 data-nosnippet>239</a>    #[doc = <span class="string">r" Passing incorrect value can cause undefined behaviour. See reference manual"</span>]
<a href=#240 id=240 data-nosnippet>240</a>    #[inline(always)]
<a href=#241 id=241 data-nosnippet>241</a>    </span><span class="kw">pub unsafe fn </span>bits(<span class="kw-2">&amp;mut </span><span class="self">self</span>, bits: u32) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self </span>{
<a href=#242 id=242 data-nosnippet>242</a>        <span class="self">self</span>.bits = bits;
<a href=#243 id=243 data-nosnippet>243</a>        <span class="self">self
<a href=#244 id=244 data-nosnippet>244</a>    </span>}
<a href=#245 id=245 data-nosnippet>245</a>}
<a href=#246 id=246 data-nosnippet>246</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception.  
<a href=#247 id=247 data-nosnippet>247</a>
<a href=#248 id=248 data-nosnippet>248</a>You can [`read`](crate::generic::Reg::read) this register and get [`icsr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`icsr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."</span>]
<a href=#249 id=249 data-nosnippet>249</a></span><span class="kw">pub struct </span>ICSR_SPEC;
<a href=#250 id=250 data-nosnippet>250</a><span class="kw">impl </span><span class="kw">crate</span>::RegisterSpec <span class="kw">for </span>ICSR_SPEC {
<a href=#251 id=251 data-nosnippet>251</a>    <span class="kw">type </span>Ux = u32;
<a href=#252 id=252 data-nosnippet>252</a>}
<a href=#253 id=253 data-nosnippet>253</a><span class="attr">#[doc = <span class="string">"`read()` method returns [`icsr::R`](R) reader structure"</span>]
<a href=#254 id=254 data-nosnippet>254</a></span><span class="kw">impl </span><span class="kw">crate</span>::Readable <span class="kw">for </span>ICSR_SPEC {}
<a href=#255 id=255 data-nosnippet>255</a><span class="attr">#[doc = <span class="string">"`write(|w| ..)` method takes [`icsr::W`](W) writer structure"</span>]
<a href=#256 id=256 data-nosnippet>256</a></span><span class="kw">impl </span><span class="kw">crate</span>::Writable <span class="kw">for </span>ICSR_SPEC {
<a href=#257 id=257 data-nosnippet>257</a>    <span class="kw">const </span>ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
<a href=#258 id=258 data-nosnippet>258</a>    <span class="kw">const </span>ONE_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
<a href=#259 id=259 data-nosnippet>259</a>}
<a href=#260 id=260 data-nosnippet>260</a><span class="attr">#[doc = <span class="string">"`reset()` method sets ICSR to value 0"</span>]
<a href=#261 id=261 data-nosnippet>261</a></span><span class="kw">impl </span><span class="kw">crate</span>::Resettable <span class="kw">for </span>ICSR_SPEC {
<a href=#262 id=262 data-nosnippet>262</a>    <span class="kw">const </span>RESET_VALUE: u32 = <span class="number">0</span>;
<a href=#263 id=263 data-nosnippet>263</a>}</code></pre></div></section></main></body></html>