# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Imported Files/eq1.v" \
"../../../../../Imported Files/eq2.v" \
"../../../../../Imported Files/eq2_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
