INFO-FLOW: Workspace /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed opened at Tue Jul 02 15:22:35 KST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 15.45 sec.
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.33 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 15.8 sec.
Execute     create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 200.160 MB.
INFO: [HLS 200-10] Analyzing design file '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -std=c++11 -c -m64 -mcmodel=large -D__SYNTHESIS__ -DDTYPE=float -DEMBED_RELU=1 -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -I/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.pytorch -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.cpp.clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.cpp.clang.err.log 
Command         ap_eval done; 2.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 2.3 seconds per iteration
Execute         set_directive_top lenet5 -name=lenet5 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.43 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  -directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/.systemc_flag -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.09 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  -directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/all.directive.json -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.51 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.93 sec.
Execute           source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.97 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -std=c++11 -c -m64 -mcmodel=large -D__SYNTHESIS__ -DDTYPE=float -DEMBED_RELU=1 -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -I/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.pytorch -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.bc -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5287] unused parameter 'ceil_mode' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_avg.hpp:33:17)
WARNING: [HLS 207-5287] unused parameter 'ceil_mode' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:39:17)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.63 seconds. CPU system time: 0.43 seconds. Elapsed time: 7.52 seconds; current allocated memory: 200.160 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc -args  "/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.g.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 1.35 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.35 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.36 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.36 sec.
Execute         run_link_or_opt -opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5 -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5 -reflow-float-conversion -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.03 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.03 sec.
Execute         run_link_or_opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet5 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lenet5 -mllvm -hls-db-dir -mllvm /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -x ir /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.34 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'void dlr::Linear1d<float, 1, 0, 1036831949u>(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned short)' into 'lenet5(float*, float const (*) [32])' (/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void dlr::Linear1d<float, 0, 0, 1036831949u>(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned short)' into 'lenet5(float*, float const (*) [32])' (/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:42:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_64_1'(/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22) has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_116_8'(/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43) has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.63 seconds; current allocated memory: 200.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 200.160 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet5 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.0.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 4.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.43 seconds; current allocated memory: 200.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.1.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 4.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.2.prechk.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.45 seconds. CPU system time: 0 seconds. Elapsed time: 4.47 seconds; current allocated memory: 200.160 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.1.bc to /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function 'lenet5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function 'lenet5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function 'lenet5' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_110_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81) in function 'dlr::Convolution2d<float>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_7' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_8' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81) in function 'dlr::Convolution2d<float>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_7' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_8' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' completely with a factor of 5.
Command           transform done; 4.65 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.tmp.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'dlr::Convolution2d<float>.1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:95)...3 expression(s) balanced.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.76 seconds; current allocated memory: 264.160 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.2.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62:14) in function 'lenet5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62:14) in function 'lenet5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:65:14) in function 'lenet5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85:23) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:84:14) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85:23) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:84:14) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:26) in function 'dlr::Convolution2d<float>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:23) in function 'dlr::Convolution2d<float>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:14) in function 'dlr::Convolution2d<float>.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:18) in function 'dlr::Convolution2d<float>.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:26) in function 'dlr::Convolution2d<float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:23) in function 'dlr::Convolution2d<float>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:18) in function 'dlr::Convolution2d<float>' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'p1_out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'f1_out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:100:21)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131:25)
Command           transform done; 2.41 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.41 seconds; current allocated memory: 328.160 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 16.08 sec.
Command       elaborate done; 30.23 sec.
Execute       ap_eval exec zip -j /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet5' ...
Execute         ap_set_top_model lenet5 
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' to 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' to 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>' to 'Convolution2d_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Pooling2dMax<float, 1, 0, 1036831949u>.1' to 'Pooling2dMax_float_1_0_1036831949u_1'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' to 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' to 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>.1' to 'Convolution2d_float_1'.
WARNING: [SYN 201-103] Legalizing function name 'Pooling2dMax<float, 1, 0, 1036831949u>' to 'Pooling2dMax_float_1_0_1036831949u_s'.
Execute         get_model_list lenet5 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model lenet5 
Execute         preproc_iomode -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         preproc_iomode -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         preproc_iomode -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         preproc_iomode -model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         preproc_iomode -model Convolution2d<float>.1 
Execute         preproc_iomode -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         preproc_iomode -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         preproc_iomode -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         preproc_iomode -model Convolution2d<float> 
Execute         preproc_iomode -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         preproc_iomode -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         get_model_list lenet5 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Configuring Module : Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         apply_spec_resource_limit Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Configuring Module : Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         apply_spec_resource_limit Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Configuring Module : Convolution2d<float> ...
Execute         set_default_model Convolution2d<float> 
Execute         apply_spec_resource_limit Convolution2d<float> 
INFO-FLOW: Configuring Module : Pooling2dMax<float, 1, 0, 1036831949u>.1 ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         apply_spec_resource_limit Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO-FLOW: Configuring Module : Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         apply_spec_resource_limit Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Configuring Module : Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         apply_spec_resource_limit Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Configuring Module : Convolution2d<float>.1 ...
Execute         set_default_model Convolution2d<float>.1 
Execute         apply_spec_resource_limit Convolution2d<float>.1 
INFO-FLOW: Configuring Module : Pooling2dMax<float, 1, 0, 1036831949u> ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         apply_spec_resource_limit Pooling2dMax<float, 1, 0, 1036831949u> 
INFO-FLOW: Configuring Module : lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         apply_spec_resource_limit lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO-FLOW: Configuring Module : lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         apply_spec_resource_limit lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO-FLOW: Configuring Module : lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         apply_spec_resource_limit lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO-FLOW: Configuring Module : lenet5 ...
Execute         set_default_model lenet5 
Execute         apply_spec_resource_limit lenet5 
INFO-FLOW: Model list for preprocess: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Preprocessing Module: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         cdfg_preprocess -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Preprocessing Module: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         cdfg_preprocess -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Preprocessing Module: Convolution2d<float> ...
Execute         set_default_model Convolution2d<float> 
Execute         cdfg_preprocess -model Convolution2d<float> 
Execute         rtl_gen_preprocess Convolution2d<float> 
INFO-FLOW: Preprocessing Module: Pooling2dMax<float, 1, 0, 1036831949u>.1 ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         cdfg_preprocess -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO-FLOW: Preprocessing Module: Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         cdfg_preprocess -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Preprocessing Module: Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         cdfg_preprocess -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Preprocessing Module: Convolution2d<float>.1 ...
Execute         set_default_model Convolution2d<float>.1 
Execute         cdfg_preprocess -model Convolution2d<float>.1 
Execute         rtl_gen_preprocess Convolution2d<float>.1 
INFO-FLOW: Preprocessing Module: Pooling2dMax<float, 1, 0, 1036831949u> ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         cdfg_preprocess -model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u> 
INFO-FLOW: Preprocessing Module: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         cdfg_preprocess -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO-FLOW: Preprocessing Module: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         cdfg_preprocess -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO-FLOW: Preprocessing Module: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         cdfg_preprocess -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO-FLOW: Preprocessing Module: lenet5 ...
Execute         set_default_model lenet5 
Execute         cdfg_preprocess -model lenet5 
Execute         rtl_gen_preprocess lenet5 
INFO-FLOW: Model list for synthesis: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         schedule -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         bind -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         schedule -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('out_data_addr_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array 'out_data' and 'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('out_data_addr_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array 'out_data' and 'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('out_data_addr_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array 'out_data' and 'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule bus read operation ('data_addr_3_read_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port 'data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule bus read operation ('data_addr_4_read_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port 'data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule bus read operation ('data_addr_4_read_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port 'data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 146, loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.74 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         bind -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float> 
Execute         schedule -model Convolution2d<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.
Execute         set_default_model Convolution2d<float> 
Execute         bind -model Convolution2d<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling2dMax_float_1_0_1036831949u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         schedule -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'p1_out_data'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.sched.adb -f 
INFO-FLOW: Finish scheduling Pooling2dMax<float, 1, 0, 1036831949u>.1.
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         bind -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.bind.adb -f 
INFO-FLOW: Finish binding Pooling2dMax<float, 1, 0, 1036831949u>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         schedule -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         bind -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         schedule -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln110_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'p1_out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule 'load' operation ('p1_out_data_load_16', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on array 'p1_out_data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'p1_out_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 141, loop 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.82 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         bind -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.97 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>.1 
Execute         schedule -model Convolution2d<float>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.1.
Execute         set_default_model Convolution2d<float>.1 
Execute         bind -model Convolution2d<float>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.55 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling2dMax_float_1_0_1036831949u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         schedule -model Pooling2dMax<float, 1, 0, 1036831949u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.sched.adb -f 
INFO-FLOW: Finish scheduling Pooling2dMax<float, 1, 0, 1036831949u>.
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         bind -model Pooling2dMax<float, 1, 0, 1036831949u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.bind.adb -f 
INFO-FLOW: Finish binding Pooling2dMax<float, 1, 0, 1036831949u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         schedule -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 22, loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         bind -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.bind.adb -f 
INFO-FLOW: Finish binding lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         schedule -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         bind -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.bind.adb -f 
INFO-FLOW: Finish binding lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         schedule -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         bind -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.bind.adb -f 
INFO-FLOW: Finish binding lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5 
Execute         schedule -model lenet5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5.
Execute         set_default_model lenet5 
Execute         bind -model lenet5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.49 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.bind.adb -f 
INFO-FLOW: Finish binding lenet5.
Execute         get_model_list lenet5 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float> 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float>.1 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         rtl_gen_preprocess lenet5 
INFO-FLOW: Model list for RTL generation: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 328.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         syn_report -csynth -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.adb 
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline 'VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 328.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         syn_report -csynth -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.58 sec.
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.adb 
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float> -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_s/grp_fu_236_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_s/grp_fu_240_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float> -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_s 
Execute         gen_rtl Convolution2d<float> -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_s 
Execute         syn_report -csynth -model Convolution2d<float> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         db_write -model Convolution2d<float> -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.adb 
Execute         db_write -model Convolution2d<float> -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float> -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling2dMax_float_1_0_1036831949u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Pooling2dMax<float, 1, 0, 1036831949u>.1 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling2dMax_float_1_0_1036831949u_1' pipeline 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling2dMax_float_1_0_1036831949u_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u>.1 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Pooling2dMax_float_1_0_1036831949u_1 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u>.1 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_1 
Execute         syn_report -csynth -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Pooling2dMax<float, 1, 0, 1036831949u>.1 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         syn_report -csynth -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.adb 
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_conv2_weight_ROM_AUTO_1R' to 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' is 17116 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         syn_report -csynth -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         syn_report -rtlxml -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.22 sec.
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.adb 
Command         db_write done; 0.27 sec.
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>.1 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_1/grp_fu_236_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_1/grp_fu_240_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.65 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>.1 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_1 
Execute         gen_rtl Convolution2d<float>.1 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_1 
Execute         syn_report -csynth -model Convolution2d<float>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.59 sec.
Execute         db_write -model Convolution2d<float>.1 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.adb 
Execute         db_write -model Convolution2d<float>.1 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>.1 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling2dMax_float_1_0_1036831949u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Pooling2dMax<float, 1, 0, 1036831949u> -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling2dMax_float_1_0_1036831949u_s' pipeline 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_4ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling2dMax_float_1_0_1036831949u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u> -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Pooling2dMax_float_1_0_1036831949u_s 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u> -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_s 
Execute         syn_report -csynth -model Pooling2dMax<float, 1, 0, 1036831949u> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model Pooling2dMax<float, 1, 0, 1036831949u> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model Pooling2dMax<float, 1, 0, 1036831949u> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u> -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u> -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Pooling2dMax<float, 1, 0, 1036831949u> -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_9ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         syn_report -csynth -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.adb 
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         syn_report -csynth -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.adb 
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         syn_report -csynth -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.adb 
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5 -top_prefix  -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/classes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet5' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'classes', 'image_r', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5 -istop -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5 
Execute         gen_rtl lenet5 -istop -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5 
Execute         syn_report -csynth -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.54 sec.
Execute         db_write -model lenet5 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.adb 
Execute         db_write -model lenet5 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5 
Execute         export_constraint_db -f -tool general -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute         syn_report -designview -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.design.xml 
Command         syn_report done; 1.35 sec.
Execute         syn_report -csynthDesign -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks lenet5 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain lenet5 
INFO-FLOW: Model list for RTL component generation: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Handling components in module [Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_s] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.compgen.tcl 
INFO-FLOW: Found component lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
INFO-FLOW: Handling components in module [Pooling2dMax_float_1_0_1036831949u_1] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: Found component lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
INFO-FLOW: Found component lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.
INFO-FLOW: Append model lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_1] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.compgen.tcl 
INFO-FLOW: Found component lenet5_mul_4ns_8ns_11_1_1.
INFO-FLOW: Append model lenet5_mul_4ns_8ns_11_1_1
INFO-FLOW: Found component lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
INFO-FLOW: Handling components in module [Pooling2dMax_float_1_0_1036831949u_s] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.compgen.tcl 
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.tcl 
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component lenet5_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model lenet5_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet5_p2_out_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_p2_out_data_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_f1_out_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_f1_out_data_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_f2_out_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_f2_out_data_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_control_s_axi.
INFO-FLOW: Append model lenet5_control_s_axi
INFO-FLOW: Found component lenet5_data_m_axi.
INFO-FLOW: Append model lenet5_data_m_axi
INFO-FLOW: Append model Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: Append model Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: Append model Convolution2d_float_s
INFO-FLOW: Append model Pooling2dMax_float_1_0_1036831949u_1
INFO-FLOW: Append model Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: Append model Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: Append model Convolution2d_float_1
INFO-FLOW: Append model Pooling2dMax_float_1_0_1036831949u_s
INFO-FLOW: Append model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
INFO-FLOW: Append model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
INFO-FLOW: Append model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
INFO-FLOW: Append model lenet5
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet5_flow_control_loop_pipe_sequential_init lenet5_flow_control_loop_pipe_sequential_init lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R lenet5_mac_muladd_3ns_10ns_5ns_12_4_1 lenet5_flow_control_loop_pipe_sequential_init lenet5_flow_control_loop_pipe_sequential_init lenet5_mac_muladd_3ns_8ns_4ns_10_4_1 lenet5_mac_muladd_3ns_5ns_12ns_12_4_1 lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb lenet5_flow_control_loop_pipe_sequential_init lenet5_mul_4ns_8ns_11_1_1 lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R lenet5_mac_muladd_5ns_7ns_4ns_11_4_1 lenet5_flow_control_loop_pipe_sequential_init lenet5_mac_muladd_7ns_9ns_9ns_16_4_1 lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R lenet5_flow_control_loop_pipe_sequential_init lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R lenet5_flow_control_loop_pipe_sequential_init lenet5_mac_muladd_4ns_7ns_7ns_10_4_1 lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R lenet5_flow_control_loop_pipe_sequential_init lenet5_fadd_32ns_32ns_32_5_full_dsp_1 lenet5_fadd_32ns_32ns_32_5_full_dsp_1 lenet5_fmul_32ns_32ns_32_4_max_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W lenet5_p2_out_data_RAM_AUTO_1R1W lenet5_f1_out_data_RAM_AUTO_1R1W lenet5_f2_out_data_RAM_AUTO_1R1W lenet5_control_s_axi lenet5_data_m_axi Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d_float_s Pooling2dMax_float_1_0_1036831949u_1 Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d_float_1 Pooling2dMax_float_1_0_1036831949u_s lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Generating /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: To file: write model lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
INFO-FLOW: To file: write model lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mul_4ns_8ns_11_1_1
INFO-FLOW: To file: write model lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model lenet5_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_p2_out_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_f1_out_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_f2_out_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_control_s_axi
INFO-FLOW: To file: write model lenet5_data_m_axi
INFO-FLOW: To file: write model Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: To file: write model Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: To file: write model Convolution2d_float_s
INFO-FLOW: To file: write model Pooling2dMax_float_1_0_1036831949u_1
INFO-FLOW: To file: write model Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: To file: write model Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: To file: write model Convolution2d_float_1
INFO-FLOW: To file: write model Pooling2dMax_float_1_0_1036831949u_s
INFO-FLOW: To file: write model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
INFO-FLOW: To file: write model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
INFO-FLOW: To file: write model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
INFO-FLOW: To file: write model lenet5
INFO-FLOW: Generating /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/vhdl' dstVlogDir='/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/vlog' tclDir='/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mul_4ns_8ns_11_1_1
lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fmul_32ns_32ns_32_4_max_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
lenet5_p2_out_data_RAM_AUTO_1R1W
lenet5_f1_out_data_RAM_AUTO_1R1W
lenet5_f2_out_data_RAM_AUTO_1R1W
lenet5_control_s_axi
lenet5_data_m_axi
Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_s
Pooling2dMax_float_1_0_1036831949u_1
Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_1
Pooling2dMax_float_1_0_1036831949u_s
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
lenet5
' expOnly='0'
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.4 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.43 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 5.34 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.16 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.18 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_p2_out_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_f1_out_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_f2_out_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.21 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.14 seconds; current allocated memory: 392.160 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mul_4ns_8ns_11_1_1
lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fmul_32ns_32ns_32_4_max_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
lenet5_p2_out_data_RAM_AUTO_1R1W
lenet5_f1_out_data_RAM_AUTO_1R1W
lenet5_f2_out_data_RAM_AUTO_1R1W
lenet5_control_s_axi
lenet5_data_m_axi
Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_s
Pooling2dMax_float_1_0_1036831949u_1
Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_1
Pooling2dMax_float_1_0_1036831949u_s
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
lenet5
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/top-io-be.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute         sc_get_clocks lenet5 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lenet5 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME data_m_axi_U SOURCE {} VARIABLE {} MODULE lenet5 LOOP {} BUNDLEDNAME data DSP 0 BRAM 4 URAM 0}' bind_report_dict='TOP lenet5 DATA {lenet5 {DEPTH 1 CHILDREN {Convolution2d_float_s Pooling2dMax_float_1_0_1036831949u_1 Convolution2d_float_1 Pooling2dMax_float_1_0_1036831949u_s lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p1_out_data_U SOURCE {} VARIABLE p1_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME c1_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:56 VARIABLE c1_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 48 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME c2_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:154 VARIABLE c2_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p2_out_data_U SOURCE {} VARIABLE p2_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f1_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:234 VARIABLE f1_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:274 VARIABLE f2_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 71 BRAM 423 URAM 0}} Convolution2d_float_s {DEPTH 2 CHILDREN {Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_2_fu_529_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94_2 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_3_fu_535_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94_3 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_547_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_580_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_591_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_2_fu_602_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_2 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_3_fu_612_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_3 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_4_fu_622_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_4 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_5_fu_632_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_5 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_6_fu_642_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_6 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_7_fu_652_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_7 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_8_fu_662_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_8 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_9_fu_672_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_9 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_10_fu_682_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_10 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_11_fu_692_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_11 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_12_fu_702_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_12 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_13_fu_712_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_13 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_14_fu_722_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_14 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_15_fu_732_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_15 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_16_fu_742_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_16 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_17_fu_752_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_17 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_18_fu_762_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_18 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_19_fu_772_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_19 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_20_fu_782_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_20 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_21_fu_792_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_21 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_22_fu_802_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_22 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_23_fu_812_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_23 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME conv1_bias_U SOURCE {} VARIABLE conv1_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv1_weight_U SOURCE {} VARIABLE conv1_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 48 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 48 URAM 0}} Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_105_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_147_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_167_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_176_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_128_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul46_0_fu_627_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE mul46_0 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_507_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE add_ln111_1 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_516_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul46_0_mid1_fu_655_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE mul46_0_mid1 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_558_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE empty_95 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_690_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_97 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_708_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_98 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_772_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_100 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_789_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_101 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_811_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_103 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_878_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_104 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_827_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_106 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_939_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_107 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_726_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_735_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_574_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Pooling2dMax_float_1_0_1036831949u_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_459_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE empty LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_468_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE empty_81 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln100_fu_498_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE sub_ln100 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_83_fu_526_p2 SOURCE {} VARIABLE empty_83 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_85_fu_561_p2 SOURCE {} VARIABLE empty_85 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_251_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_260_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid121_fu_589_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE p_mid121 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U49 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE mul_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln100_1_fu_626_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE sub_ln100_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_401_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_407_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_656_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln100_2_fu_686_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE sub_ln100_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid15_fu_721_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid15 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid19_fu_767_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid19 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U49 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE empty_89 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_787_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_809_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_834_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_359_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_365_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_284_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Convolution2d_float_1 {DEPTH 2 CHILDREN {Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_1_fu_94_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94_1 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_106_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U91 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:96 VARIABLE mul_ln96 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME conv2_bias_U SOURCE {} VARIABLE conv2_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 60 BRAM 96 URAM 0}} Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_105_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_117_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_153_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_159_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_165_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_0_fu_1096_p2 SOURCE {} VARIABLE tmp1_0 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_1_fu_1102_p2 SOURCE {} VARIABLE tmp_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_1_fu_1131_p2 SOURCE {} VARIABLE tmp1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_2_fu_1137_p2 SOURCE {} VARIABLE tmp_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_2_fu_1162_p2 SOURCE {} VARIABLE tmp1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_3_fu_1329_p2 SOURCE {} VARIABLE tmp_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_3_fu_1354_p2 SOURCE {} VARIABLE tmp1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_4_fu_1360_p2 SOURCE {} VARIABLE tmp_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_4_fu_1385_p2 SOURCE {} VARIABLE tmp1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_862_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_25_fu_874_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_25 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_889_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U82 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE mul_ln110 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_12ns_12_4_1_U83 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE mul_ln110_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_12ns_12_4_1_U83 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_26 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_1615_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_2_fu_1625_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_3_fu_1635_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_4_fu_1645_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_5_fu_1655_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_5 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_6_fu_1665_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_6 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_7_fu_1675_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_7 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_8_fu_1685_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_8 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_9_fu_1695_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_9 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_10_fu_1705_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_10 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_11_fu_1715_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_11 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_12_fu_1725_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_12 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_13_fu_1735_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_13 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_14_fu_1853_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_14 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_15_fu_1863_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_15 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_16_fu_1873_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_16 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_17_fu_1883_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_17 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_18_fu_1893_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_18 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_19_fu_1903_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_19 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_20_fu_1913_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_20 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_21_fu_1923_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_21 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_22_fu_1933_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_22 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_23_fu_1943_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_23 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_24_fu_1953_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_24 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_1_dup_fu_947_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_1_dup LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_0_mid1_fu_1203_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_0_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_1_mid1_fu_1220_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_1_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_1_mid1_fu_1249_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_1_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_2_mid1_fu_1266_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_2_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_2_mid1_fu_1291_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_2_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_3_mid1_fu_1409_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_3_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_3_mid1_fu_1434_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_3_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_4_mid1_fu_1451_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_4_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_4_mid1_fu_1476_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_4_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_987_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U82 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_1311_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_1497_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_1507_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U70 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_0_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_3_fu_1517_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U71 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_0_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_4_fu_1527_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U72 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_0_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U58 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_0_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_5_fu_1317_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_5 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U73 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U58 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_6_fu_1541_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_6 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U74 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U59 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_7_fu_1551_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_7 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U75 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U59 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_8_fu_1561_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_8 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U60 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_9_fu_1571_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_9 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U60 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_10_fu_1323_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_10 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U78 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U61 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_11_fu_1585_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_11 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U79 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U61 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_12_fu_1595_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_12 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U80 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U62 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_13_fu_1745_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_13 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U81 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U62 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_14_fu_1755_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_14 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U70 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U63 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_15_fu_1605_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_15 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U71 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U63 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_16_fu_1769_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_16 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U72 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U64 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_17_fu_1779_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_17 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U73 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U64 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_18_fu_1789_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_18 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U74 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U65 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_19_fu_1799_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_19 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U75 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U65 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_20_fu_1610_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_20 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U66 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_21_fu_1813_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_21 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U66 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_22_fu_1823_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_22 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U78 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U67 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_23_fu_1833_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_23 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U79 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U67 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_24_fu_1843_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_24 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U80 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U68 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_1063_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_1068_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U68 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 VARIABLE add LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_1009_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_1015_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv2_weight_U SOURCE {} VARIABLE conv2_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 60 BRAM 96 URAM 0}} Pooling2dMax_float_1_0_1036831949u_s {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_342_p2 SOURCE {} VARIABLE tmp LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_352_p2 SOURCE {} VARIABLE empty_90 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_2_fu_255_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_264_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_7ns_4ns_11_4_1_U104 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE mul_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid138_fu_402_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE p_mid138 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_432_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_492_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_442_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE tmp_mid1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_452_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_7ns_4ns_11_4_1_U104 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85 VARIABLE empty_94 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_3_fu_723_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_3 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_728_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_4_fu_734_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_4 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_2_fu_739_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_539_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_548_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE add_ln100_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_554_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_560_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_3_fu_292_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_3 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_168_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_2_fu_180_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE o_2 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_9ns_9ns_16_4_1_U111 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_9ns_9ns_16_4_1_U111 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_217_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE i_2 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc1_bias_U SOURCE {} VARIABLE fc1_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc1_weight_U SOURCE {} VARIABLE fc1_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 129 URAM 0}} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_185_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE empty LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_197_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64_2 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_206_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_254_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE p_mid1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_277_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_283_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE i_1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc2_bias_U SOURCE {} VARIABLE fc2_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc2_weight_U SOURCE {} VARIABLE fc2_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 33 URAM 0}} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_187_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_199_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U126 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U126 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_236_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc3_bias_U SOURCE {} VARIABLE fc3_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc3_weight_U SOURCE {} VARIABLE fc3_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 2 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 392.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet5.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet5.
Execute         syn_report -model lenet5 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
Command       autosyn done; 35.44 sec.
Command     csynth_design done; 65.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.29 seconds. CPU system time: 1.25 seconds. Elapsed time: 65.76 seconds; current allocated memory: 192.000 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=lenet5 xml_exists=0
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to lenet5
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=54 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mul_4ns_8ns_11_1_1
lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fmul_32ns_32ns_32_4_max_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
lenet5_p2_out_data_RAM_AUTO_1R1W
lenet5_f1_out_data_RAM_AUTO_1R1W
lenet5_f2_out_data_RAM_AUTO_1R1W
lenet5_control_s_axi
lenet5_data_m_axi
Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_s
Pooling2dMax_float_1_0_1036831949u_1
Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_1
Pooling2dMax_float_1_0_1036831949u_s
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
lenet5
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/top-io-be.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute       sc_get_clocks lenet5 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to lenet5
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=lenet5
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s proj_lenet5/zed/impl/export.zip 
INFO: [HLS 200-802] Generated output file proj_lenet5/zed/impl/export.zip
Command     export_design done; 60.35 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 33.62 seconds. CPU system time: 2.04 seconds. Elapsed time: 60.35 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed opened at Tue Jul 02 15:30:04 KST 2024
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg484-1 
Execute         create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command         create_platform done; 1.83 sec.
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.99 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute       config_interface -m_axi_addr64=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.99 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
Execute     config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] Analyzing design file '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -std=c++11 -c -m64 -mcmodel=large -D__SYNTHESIS__ -DDTYPE=float -DEMBED_RELU=1 -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -I/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.pytorch -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.cpp.clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top lenet5 -name=lenet5 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.38 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  -directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/.systemc_flag -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  -directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/all.directive.json -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp std=c++11 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.91 sec.
Execute           source /tools/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.17 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.3 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp -std=c++11 -c -m64 -mcmodel=large -D__SYNTHESIS__ -DDTYPE=float -DEMBED_RELU=1 -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -I/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.pytorch -I/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.bc -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.52 sec.
WARNING: [HLS 207-5287] unused parameter 'ceil_mode' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_avg.hpp:33:17)
WARNING: [HLS 207-5287] unused parameter 'ceil_mode' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:39:17)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.01 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.05 seconds; current allocated memory: 200.160 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc -args  "/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.g.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.69 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.69 sec.
Execute         run_link_or_opt -opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5 -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5 -reflow-float-conversion -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.98 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.99 sec.
Execute         run_link_or_opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc -args /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet5 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lenet5 -mllvm -hls-db-dir -mllvm /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -x ir /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.5.gdce.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.32 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'void dlr::Linear1d<float, 1, 0, 1036831949u>(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned short)' into 'lenet5(float*, float const (*) [32])' (/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void dlr::Linear1d<float, 0, 0, 1036831949u>(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned short)' into 'lenet5(float*, float const (*) [32])' (/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:42:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_64_1'(/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22) has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_116_8'(/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43) has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.31 seconds; current allocated memory: 200.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 200.160 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet5 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.0.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 4.42 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.43 seconds; current allocated memory: 200.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.1.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 4.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.2.prechk.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.54 seconds; current allocated memory: 200.160 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.g.1.bc to /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function 'lenet5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function 'lenet5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function 'lenet5' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_98_3' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_110_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81) in function 'dlr::Convolution2d<float>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_112_6' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_7' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_8' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81) in function 'dlr::Convolution2d<float>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_7' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_8' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function 'dlr::Convolution2d<float>' completely with a factor of 5.
Command           transform done; 4.69 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.1.tmp.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'dlr::Convolution2d<float>.1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:95)...3 expression(s) balanced.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.8 seconds; current allocated memory: 264.160 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.2.bc -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62:14) in function 'lenet5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62:14) in function 'lenet5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:65:14) in function 'lenet5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85:23) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:84:14) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85:23) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:84:14) in function 'dlr::Pooling2dMax<float, 1, 0, 1036831949u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:26) in function 'dlr::Convolution2d<float>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:23) in function 'dlr::Convolution2d<float>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_4' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:14) in function 'dlr::Convolution2d<float>.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:18) in function 'dlr::Convolution2d<float>.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:26) in function 'dlr::Convolution2d<float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_5' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:23) in function 'dlr::Convolution2d<float>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:18) in function 'dlr::Convolution2d<float>' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'p1_out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'f1_out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:100:21)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131:25)
Command           transform done; 2.41 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.43 seconds; current allocated memory: 328.160 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 16.2 sec.
Command       elaborate done; 24.57 sec.
Execute       ap_eval exec zip -j /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet5' ...
Execute         ap_set_top_model lenet5 
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' to 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' to 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>' to 'Convolution2d_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Pooling2dMax<float, 1, 0, 1036831949u>.1' to 'Pooling2dMax_float_1_0_1036831949u_1'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' to 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' to 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [SYN 201-103] Legalizing function name 'Convolution2d<float>.1' to 'Convolution2d_float_1'.
WARNING: [SYN 201-103] Legalizing function name 'Pooling2dMax<float, 1, 0, 1036831949u>' to 'Pooling2dMax_float_1_0_1036831949u_s'.
Execute         get_model_list lenet5 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model lenet5 
Execute         preproc_iomode -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         preproc_iomode -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         preproc_iomode -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         preproc_iomode -model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         preproc_iomode -model Convolution2d<float>.1 
Execute         preproc_iomode -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         preproc_iomode -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         preproc_iomode -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         preproc_iomode -model Convolution2d<float> 
Execute         preproc_iomode -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         preproc_iomode -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         get_model_list lenet5 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Configuring Module : Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         apply_spec_resource_limit Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Configuring Module : Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         apply_spec_resource_limit Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Configuring Module : Convolution2d<float> ...
Execute         set_default_model Convolution2d<float> 
Execute         apply_spec_resource_limit Convolution2d<float> 
INFO-FLOW: Configuring Module : Pooling2dMax<float, 1, 0, 1036831949u>.1 ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         apply_spec_resource_limit Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO-FLOW: Configuring Module : Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         apply_spec_resource_limit Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Configuring Module : Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         apply_spec_resource_limit Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Configuring Module : Convolution2d<float>.1 ...
Execute         set_default_model Convolution2d<float>.1 
Execute         apply_spec_resource_limit Convolution2d<float>.1 
INFO-FLOW: Configuring Module : Pooling2dMax<float, 1, 0, 1036831949u> ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         apply_spec_resource_limit Pooling2dMax<float, 1, 0, 1036831949u> 
INFO-FLOW: Configuring Module : lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         apply_spec_resource_limit lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO-FLOW: Configuring Module : lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         apply_spec_resource_limit lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO-FLOW: Configuring Module : lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         apply_spec_resource_limit lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO-FLOW: Configuring Module : lenet5 ...
Execute         set_default_model lenet5 
Execute         apply_spec_resource_limit lenet5 
INFO-FLOW: Model list for preprocess: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Preprocessing Module: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         cdfg_preprocess -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Preprocessing Module: Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         cdfg_preprocess -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Preprocessing Module: Convolution2d<float> ...
Execute         set_default_model Convolution2d<float> 
Execute         cdfg_preprocess -model Convolution2d<float> 
Execute         rtl_gen_preprocess Convolution2d<float> 
INFO-FLOW: Preprocessing Module: Pooling2dMax<float, 1, 0, 1036831949u>.1 ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         cdfg_preprocess -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO-FLOW: Preprocessing Module: Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         cdfg_preprocess -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO-FLOW: Preprocessing Module: Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 ...
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         cdfg_preprocess -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO-FLOW: Preprocessing Module: Convolution2d<float>.1 ...
Execute         set_default_model Convolution2d<float>.1 
Execute         cdfg_preprocess -model Convolution2d<float>.1 
Execute         rtl_gen_preprocess Convolution2d<float>.1 
INFO-FLOW: Preprocessing Module: Pooling2dMax<float, 1, 0, 1036831949u> ...
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         cdfg_preprocess -model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u> 
INFO-FLOW: Preprocessing Module: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         cdfg_preprocess -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO-FLOW: Preprocessing Module: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         cdfg_preprocess -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO-FLOW: Preprocessing Module: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 ...
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         cdfg_preprocess -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO-FLOW: Preprocessing Module: lenet5 ...
Execute         set_default_model lenet5 
Execute         cdfg_preprocess -model lenet5 
Execute         rtl_gen_preprocess lenet5 
INFO-FLOW: Model list for synthesis: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         schedule -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         bind -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         schedule -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('out_data_addr_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array 'out_data' and 'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('out_data_addr_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array 'out_data' and 'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('out_data_addr_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array 'out_data' and 'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data'.
WARNING: [HLS 200-880] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule bus read operation ('data_addr_3_read_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port 'data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule bus read operation ('data_addr_4_read_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port 'data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule bus read operation ('data_addr_4_read_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port 'data' (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 146, loop 'VITIS_LOOP_111_5_VITIS_LOOP_112_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.75 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
Execute         set_default_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         bind -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float> 
Execute         schedule -model Convolution2d<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.
Execute         set_default_model Convolution2d<float> 
Execute         bind -model Convolution2d<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling2dMax_float_1_0_1036831949u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         schedule -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'p1_out_data'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.sched.adb -f 
INFO-FLOW: Finish scheduling Pooling2dMax<float, 1, 0, 1036831949u>.1.
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         bind -model Pooling2dMax<float, 1, 0, 1036831949u>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.bind.adb -f 
INFO-FLOW: Finish binding Pooling2dMax<float, 1, 0, 1036831949u>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         schedule -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         bind -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         schedule -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln110_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_data'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'p1_out_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
WARNING: [HLS 200-885] The II Violation in module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (loop 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'): Unable to schedule 'load' operation ('p1_out_data_load_16', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on array 'p1_out_data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'p1_out_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 141, loop 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.83 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
Execute         set_default_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         bind -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.97 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Convolution2d_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Convolution2d<float>.1 
Execute         schedule -model Convolution2d<float>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.sched.adb -f 
INFO-FLOW: Finish scheduling Convolution2d<float>.1.
Execute         set_default_model Convolution2d<float>.1 
Execute         bind -model Convolution2d<float>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.bind.adb -f 
INFO-FLOW: Finish binding Convolution2d<float>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling2dMax_float_1_0_1036831949u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         schedule -model Pooling2dMax<float, 1, 0, 1036831949u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.sched.adb -f 
INFO-FLOW: Finish scheduling Pooling2dMax<float, 1, 0, 1036831949u>.
Execute         set_default_model Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         bind -model Pooling2dMax<float, 1, 0, 1036831949u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.bind.adb -f 
INFO-FLOW: Finish binding Pooling2dMax<float, 1, 0, 1036831949u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         schedule -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 22, loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         bind -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.bind.adb -f 
INFO-FLOW: Finish binding lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         schedule -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         bind -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.bind.adb -f 
INFO-FLOW: Finish binding lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         schedule -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln71', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable 'sum', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable 'sum' and 'load' operation ('sum_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'VITIS_LOOP_64_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.
Execute         set_default_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         bind -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.bind.adb -f 
INFO-FLOW: Finish binding lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lenet5 
Execute         schedule -model lenet5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5.
Execute         set_default_model lenet5 
Execute         bind -model lenet5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 328.160 MB.
Execute         syn_report -verbosereport -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.48 sec.
Execute         db_write -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.bind.adb -f 
INFO-FLOW: Finish binding lenet5.
Execute         get_model_list lenet5 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float> 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u>.1 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         rtl_gen_preprocess Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         rtl_gen_preprocess Convolution2d<float>.1 
Execute         rtl_gen_preprocess Pooling2dMax<float, 1, 0, 1036831949u> 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         rtl_gen_preprocess lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         rtl_gen_preprocess lenet5 
INFO-FLOW: Model list for RTL generation: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 328.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         syn_report -csynth -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.adb 
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline 'VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 328.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         gen_rtl Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         syn_report -csynth -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.58 sec.
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.adb 
Execute         db_write -model Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float> -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_s/grp_fu_236_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_s/grp_fu_240_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float> -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_s 
Execute         gen_rtl Convolution2d<float> -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_s 
Execute         syn_report -csynth -model Convolution2d<float> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         db_write -model Convolution2d<float> -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.adb 
Execute         db_write -model Convolution2d<float> -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float> -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling2dMax_float_1_0_1036831949u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Pooling2dMax<float, 1, 0, 1036831949u>.1 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling2dMax_float_1_0_1036831949u_1' pipeline 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling2dMax_float_1_0_1036831949u_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u>.1 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Pooling2dMax_float_1_0_1036831949u_1 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u>.1 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_1 
Execute         syn_report -csynth -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u>.1 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Pooling2dMax<float, 1, 0, 1036831949u>.1 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
Execute         syn_report -csynth -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.adb 
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_conv2_weight_ROM_AUTO_1R' to 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline 'VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' is 17116 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         gen_rtl Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
Execute         syn_report -csynth -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         syn_report -rtlxml -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.23 sec.
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.adb 
Command         db_write done; 0.27 sec.
Execute         db_write -model Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Convolution2d_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Convolution2d<float>.1 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_1/grp_fu_236_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Convolution2d_float_1/grp_fu_240_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Convolution2d_float_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.59 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Convolution2d<float>.1 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Convolution2d_float_1 
Execute         gen_rtl Convolution2d<float>.1 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Convolution2d_float_1 
Execute         syn_report -csynth -model Convolution2d<float>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Convolution2d<float>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Convolution2d_float_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Convolution2d<float>.1 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.57 sec.
Execute         db_write -model Convolution2d<float>.1 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.adb 
Execute         db_write -model Convolution2d<float>.1 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Convolution2d<float>.1 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling2dMax_float_1_0_1036831949u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Pooling2dMax<float, 1, 0, 1036831949u> -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling2dMax_float_1_0_1036831949u_s' pipeline 'VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_4ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling2dMax_float_1_0_1036831949u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u> -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_Pooling2dMax_float_1_0_1036831949u_s 
Execute         gen_rtl Pooling2dMax<float, 1, 0, 1036831949u> -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_s 
Execute         syn_report -csynth -model Pooling2dMax<float, 1, 0, 1036831949u> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model Pooling2dMax<float, 1, 0, 1036831949u> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/Pooling2dMax_float_1_0_1036831949u_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model Pooling2dMax<float, 1, 0, 1036831949u> -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u> -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model Pooling2dMax<float, 1, 0, 1036831949u> -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Pooling2dMax<float, 1, 0, 1036831949u> -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_9ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
Execute         syn_report -csynth -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.adb 
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
Execute         syn_report -csynth -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.adb 
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_68_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         gen_rtl lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
Execute         syn_report -csynth -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.adb 
Execute         db_write -model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lenet5 -top_prefix  -sub_prefix lenet5_ -mg_file /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/classes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet5' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'classes', 'image_r', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 392.160 MB.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         gen_rtl lenet5 -istop -style xilinx -f -lang vhdl -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/vhdl/lenet5 
Execute         gen_rtl lenet5 -istop -style xilinx -f -lang vlog -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/verilog/lenet5 
Execute         syn_report -csynth -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/lenet5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.54 sec.
Execute         db_write -model lenet5 -f -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.adb 
Execute         db_write -model lenet5 -bindview -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lenet5 -p /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5 
Execute         export_constraint_db -f -tool general -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute         syn_report -designview -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.design.xml 
Command         syn_report done; 1.36 sec.
Execute         syn_report -csynthDesign -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model lenet5 -o /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks lenet5 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain lenet5 
INFO-FLOW: Model list for RTL component generation: Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float> {Pooling2dMax<float, 1, 0, 1036831949u>.1} Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d<float>.1 {Pooling2dMax<float, 1, 0, 1036831949u>} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Handling components in module [Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_s] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.compgen.tcl 
INFO-FLOW: Found component lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
INFO-FLOW: Handling components in module [Pooling2dMax_float_1_0_1036831949u_1] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: Found component lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
INFO-FLOW: Found component lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.
INFO-FLOW: Append model lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Convolution2d_float_1] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.compgen.tcl 
INFO-FLOW: Found component lenet5_mul_4ns_8ns_11_1_1.
INFO-FLOW: Append model lenet5_mul_4ns_8ns_11_1_1
INFO-FLOW: Found component lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
INFO-FLOW: Handling components in module [Pooling2dMax_float_1_0_1036831949u_s] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.compgen.tcl 
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.compgen.tcl 
INFO-FLOW: Found component lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.
INFO-FLOW: Append model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet5] ... 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.tcl 
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component lenet5_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model lenet5_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet5_p2_out_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_p2_out_data_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_f1_out_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_f1_out_data_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_f2_out_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_f2_out_data_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_control_s_axi.
INFO-FLOW: Append model lenet5_control_s_axi
INFO-FLOW: Found component lenet5_data_m_axi.
INFO-FLOW: Append model lenet5_data_m_axi
INFO-FLOW: Append model Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: Append model Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: Append model Convolution2d_float_s
INFO-FLOW: Append model Pooling2dMax_float_1_0_1036831949u_1
INFO-FLOW: Append model Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: Append model Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: Append model Convolution2d_float_1
INFO-FLOW: Append model Pooling2dMax_float_1_0_1036831949u_s
INFO-FLOW: Append model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
INFO-FLOW: Append model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
INFO-FLOW: Append model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
INFO-FLOW: Append model lenet5
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet5_flow_control_loop_pipe_sequential_init lenet5_flow_control_loop_pipe_sequential_init lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R lenet5_mac_muladd_3ns_10ns_5ns_12_4_1 lenet5_flow_control_loop_pipe_sequential_init lenet5_flow_control_loop_pipe_sequential_init lenet5_mac_muladd_3ns_8ns_4ns_10_4_1 lenet5_mac_muladd_3ns_5ns_12ns_12_4_1 lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb lenet5_flow_control_loop_pipe_sequential_init lenet5_mul_4ns_8ns_11_1_1 lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R lenet5_mac_muladd_5ns_7ns_4ns_11_4_1 lenet5_flow_control_loop_pipe_sequential_init lenet5_mac_muladd_7ns_9ns_9ns_16_4_1 lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R lenet5_flow_control_loop_pipe_sequential_init lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R lenet5_flow_control_loop_pipe_sequential_init lenet5_mac_muladd_4ns_7ns_7ns_10_4_1 lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R lenet5_flow_control_loop_pipe_sequential_init lenet5_fadd_32ns_32ns_32_5_full_dsp_1 lenet5_fadd_32ns_32ns_32_5_full_dsp_1 lenet5_fmul_32ns_32ns_32_4_max_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W lenet5_p2_out_data_RAM_AUTO_1R1W lenet5_f1_out_data_RAM_AUTO_1R1W lenet5_f2_out_data_RAM_AUTO_1R1W lenet5_control_s_axi lenet5_data_m_axi Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d_float_s Pooling2dMax_float_1_0_1036831949u_1 Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 Convolution2d_float_1 Pooling2dMax_float_1_0_1036831949u_s lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 lenet5
INFO-FLOW: Generating /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: To file: write model lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
INFO-FLOW: To file: write model lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mul_4ns_8ns_11_1_1
INFO-FLOW: To file: write model lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model lenet5_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_p2_out_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_f1_out_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_f2_out_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_control_s_axi
INFO-FLOW: To file: write model lenet5_data_m_axi
INFO-FLOW: To file: write model Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: To file: write model Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: To file: write model Convolution2d_float_s
INFO-FLOW: To file: write model Pooling2dMax_float_1_0_1036831949u_1
INFO-FLOW: To file: write model Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
INFO-FLOW: To file: write model Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
INFO-FLOW: To file: write model Convolution2d_float_1
INFO-FLOW: To file: write model Pooling2dMax_float_1_0_1036831949u_s
INFO-FLOW: To file: write model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
INFO-FLOW: To file: write model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
INFO-FLOW: To file: write model lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
INFO-FLOW: To file: write model lenet5
INFO-FLOW: Generating /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/vhdl' dstVlogDir='/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/vlog' tclDir='/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mul_4ns_8ns_11_1_1
lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fmul_32ns_32ns_32_4_max_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
lenet5_p2_out_data_RAM_AUTO_1R1W
lenet5_f1_out_data_RAM_AUTO_1R1W
lenet5_f2_out_data_RAM_AUTO_1R1W
lenet5_control_s_axi
lenet5_data_m_axi
Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_s
Pooling2dMax_float_1_0_1036831949u_1
Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_1
Pooling2dMax_float_1_0_1036831949u_s
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
lenet5
' expOnly='0'
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.42 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.compgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.44 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 5.29 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.16 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.18 sec.
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_p2_out_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_f1_out_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet5_f2_out_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.21 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.07 seconds; current allocated memory: 392.160 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mul_4ns_8ns_11_1_1
lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fmul_32ns_32ns_32_4_max_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
lenet5_p2_out_data_RAM_AUTO_1R1W
lenet5_f1_out_data_RAM_AUTO_1R1W
lenet5_f2_out_data_RAM_AUTO_1R1W
lenet5_control_s_axi
lenet5_data_m_axi
Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_s
Pooling2dMax_float_1_0_1036831949u_1
Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_1
Pooling2dMax_float_1_0_1036831949u_s
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
lenet5
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/top-io-be.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute         sc_get_clocks lenet5 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lenet5 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME data_m_axi_U SOURCE {} VARIABLE {} MODULE lenet5 LOOP {} BUNDLEDNAME data DSP 0 BRAM 4 URAM 0}' bind_report_dict='TOP lenet5 DATA {lenet5 {DEPTH 1 CHILDREN {Convolution2d_float_s Pooling2dMax_float_1_0_1036831949u_1 Convolution2d_float_1 Pooling2dMax_float_1_0_1036831949u_s lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p1_out_data_U SOURCE {} VARIABLE p1_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME c1_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:56 VARIABLE c1_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 48 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME c2_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:154 VARIABLE c2_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p2_out_data_U SOURCE {} VARIABLE p2_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f1_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:234 VARIABLE f1_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_out_data_U SOURCE /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:274 VARIABLE f2_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 71 BRAM 423 URAM 0}} Convolution2d_float_s {DEPTH 2 CHILDREN {Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_2_fu_529_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94_2 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_3_fu_535_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94_3 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_547_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_580_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_591_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_2_fu_602_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_2 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_3_fu_612_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_3 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_4_fu_622_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_4 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_5_fu_632_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_5 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_6_fu_642_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_6 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_7_fu_652_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_7 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_8_fu_662_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_8 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_9_fu_672_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_9 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_10_fu_682_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_10 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_11_fu_692_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_11 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_12_fu_702_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_12 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_13_fu_712_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_13 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_14_fu_722_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_14 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_15_fu_732_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_15 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_16_fu_742_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_16 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_17_fu_752_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_17 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_18_fu_762_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_18 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_19_fu_772_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_19 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_20_fu_782_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_20 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_21_fu_792_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_21 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_22_fu_802_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_22 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_23_fu_812_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123 VARIABLE add_ln123_23 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME conv1_bias_U SOURCE {} VARIABLE conv1_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv1_weight_U SOURCE {} VARIABLE conv1_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 48 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 48 URAM 0}} Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_105_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_147_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_167_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_176_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_128_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul46_0_fu_627_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE mul46_0 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_507_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE add_ln111_1 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_516_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul46_0_mid1_fu_655_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE mul46_0_mid1 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_558_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE empty_95 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_690_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_97 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_708_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_98 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_772_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_100 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_789_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_101 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_811_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_103 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_878_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_104 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_827_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_106 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_939_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE empty_107 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_726_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_735_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_574_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Pooling2dMax_float_1_0_1036831949u_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_459_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE empty LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_468_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE empty_81 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln100_fu_498_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE sub_ln100 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_83_fu_526_p2 SOURCE {} VARIABLE empty_83 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_85_fu_561_p2 SOURCE {} VARIABLE empty_85 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_251_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_260_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid121_fu_589_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE p_mid121 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U49 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE mul_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln100_1_fu_626_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE sub_ln100_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_401_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_407_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_656_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln100_2_fu_686_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE sub_ln100_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid15_fu_721_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid15 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid19_fu_767_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid19 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U49 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE empty_89 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_787_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_809_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_834_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_359_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_365_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_284_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Convolution2d_float_1 {DEPTH 2 CHILDREN {Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_1_fu_94_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94_1 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_106_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U91 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:96 VARIABLE mul_ln96 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME conv2_bias_U SOURCE {} VARIABLE conv2_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 60 BRAM 96 URAM 0}} Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_105_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_117_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_153_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_159_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_165_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_0_fu_1096_p2 SOURCE {} VARIABLE tmp1_0 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_1_fu_1102_p2 SOURCE {} VARIABLE tmp_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_1_fu_1131_p2 SOURCE {} VARIABLE tmp1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_2_fu_1137_p2 SOURCE {} VARIABLE tmp_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_2_fu_1162_p2 SOURCE {} VARIABLE tmp1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_3_fu_1329_p2 SOURCE {} VARIABLE tmp_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_3_fu_1354_p2 SOURCE {} VARIABLE tmp1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_4_fu_1360_p2 SOURCE {} VARIABLE tmp_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_4_fu_1385_p2 SOURCE {} VARIABLE tmp1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_862_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_25_fu_874_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_25 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_889_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U82 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE mul_ln110 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_12ns_12_4_1_U83 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE mul_ln110_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_12ns_12_4_1_U83 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_26 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_1615_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_2_fu_1625_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_3_fu_1635_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_4_fu_1645_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_5_fu_1655_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_5 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_6_fu_1665_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_6 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_7_fu_1675_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_7 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_8_fu_1685_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_8 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_9_fu_1695_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_9 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_10_fu_1705_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_10 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_11_fu_1715_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_11 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_12_fu_1725_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_12 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_13_fu_1735_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_13 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_14_fu_1853_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_14 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_15_fu_1863_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_15 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_16_fu_1873_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_16 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_17_fu_1883_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_17 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_18_fu_1893_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_18 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_19_fu_1903_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_19 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_20_fu_1913_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_20 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_21_fu_1923_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_21 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_22_fu_1933_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_22 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_23_fu_1943_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_23 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_24_fu_1953_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE add_ln110_24 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_1_dup_fu_947_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_1_dup LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_0_mid1_fu_1203_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_0_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_1_mid1_fu_1220_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_1_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_1_mid1_fu_1249_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_1_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_2_mid1_fu_1266_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_2_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_2_mid1_fu_1291_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_2_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_3_mid1_fu_1409_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_3_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_3_mid1_fu_1434_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_3_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_4_mid1_fu_1451_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp_4_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_4_mid1_fu_1476_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110 VARIABLE tmp1_4_mid1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_987_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U82 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_1311_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_1497_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_1507_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U70 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_0_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_3_fu_1517_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U71 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_0_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_4_fu_1527_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U72 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_0_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U58 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_0_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_5_fu_1317_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_5 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U73 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U58 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_6_fu_1541_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_6 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U74 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U59 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_7_fu_1551_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_7 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U75 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U59 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_8_fu_1561_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_8 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U60 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_9_fu_1571_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_9 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U60 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_10_fu_1323_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_10 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U78 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U61 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_11_fu_1585_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_11 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U79 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U61 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_12_fu_1595_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_12 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U80 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U62 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_13_fu_1745_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_13 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U81 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U62 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_14_fu_1755_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_14 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U70 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_2_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U63 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_2_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_15_fu_1605_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_15 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U71 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U63 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_16_fu_1769_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_16 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U72 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U64 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_17_fu_1779_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_17 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U73 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U64 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_18_fu_1789_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_18 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U74 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U65 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_19_fu_1799_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_19 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U75 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_3_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U65 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_3_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_20_fu_1610_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_20 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U66 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_21_fu_1813_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_21 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U66 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_22_fu_1823_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_22 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U78 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U67 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_23_fu_1833_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_23 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U79 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U67 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_24_fu_1843_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE add_ln127_24 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U80 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE mul_4_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U68 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127 VARIABLE accum_1_4_4 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_1063_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_3 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_1068_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U68 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 VARIABLE add LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_1009_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_1015_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv2_weight_U SOURCE {} VARIABLE conv2_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 60 BRAM 96 URAM 0}} Pooling2dMax_float_1_0_1036831949u_s {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_342_p2 SOURCE {} VARIABLE tmp LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_352_p2 SOURCE {} VARIABLE empty_90 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_2_fu_255_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_264_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_7ns_4ns_11_4_1_U104 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE mul_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid138_fu_402_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96 VARIABLE p_mid138 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_432_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_492_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_442_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE tmp_mid1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_452_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE p_mid1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_7ns_4ns_11_4_1_U104 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85 VARIABLE empty_94 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_3_fu_723_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_3 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_728_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_4_fu_734_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_4 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_2_fu_739_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106 VARIABLE add_ln106_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_539_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_548_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100 VARIABLE add_ln100_1 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_554_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_560_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 VARIABLE add_ln98_2 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_3_fu_292_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 VARIABLE add_ln97_3 LOOP VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_168_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_2_fu_180_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE o_2 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_9ns_9ns_16_4_1_U111 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_9ns_9ns_16_4_1_U111 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_217_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE i_2 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc1_bias_U SOURCE {} VARIABLE fc1_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc1_weight_U SOURCE {} VARIABLE fc1_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 129 URAM 0}} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_185_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE empty LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_197_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64_2 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_206_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_254_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE p_mid1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_277_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_283_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE i_1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc2_bias_U SOURCE {} VARIABLE fc2_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc2_weight_U SOURCE {} VARIABLE fc2_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 33 URAM 0}} lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_187_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_199_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U126 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U126 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_236_p2 SOURCE /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_64_1_VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc3_bias_U SOURCE {} VARIABLE fc3_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fc3_weight_U SOURCE {} VARIABLE fc3_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 2 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 392.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet5.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet5.
Execute         syn_report -model lenet5 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
Command       autosyn done; 34.93 sec.
Command     csynth_design done; 59.53 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.43 seconds. CPU system time: 1.09 seconds. Elapsed time: 59.53 seconds; current allocated memory: -745.109 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=lenet5 xml_exists=1
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to lenet5
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=54 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R
lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R
lenet5_mac_muladd_3ns_10ns_5ns_12_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_3ns_8ns_4ns_10_4_1
lenet5_mac_muladd_3ns_5ns_12ns_12_4_1
lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mul_4ns_8ns_11_1_1
lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
lenet5_mac_muladd_5ns_7ns_4ns_11_4_1
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_7ns_9ns_9ns_16_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_mac_muladd_4ns_7ns_7ns_10_4_1
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R
lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fadd_32ns_32ns_32_5_full_dsp_1
lenet5_fmul_32ns_32ns_32_4_max_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_fcmp_32ns_32ns_1_2_no_dsp_1
lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W
lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W
lenet5_p2_out_data_RAM_AUTO_1R1W
lenet5_f1_out_data_RAM_AUTO_1R1W
lenet5_f2_out_data_RAM_AUTO_1R1W
lenet5_control_s_axi
lenet5_data_m_axi
Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_s
Pooling2dMax_float_1_0_1036831949u_1
Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
Convolution2d_float_1
Pooling2dMax_float_1_0_1036831949u_s
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26
lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27
lenet5
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/top-io-be.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_s.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_1.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Convolution2d_float_1.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/Pooling2dMax_float_1_0_1036831949u_s.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute       sc_get_clocks lenet5 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/misc/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to lenet5
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=lenet5
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.constraint.tcl 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s proj_lenet5/zed/impl/export.zip 
INFO: [HLS 200-802] Generated output file proj_lenet5/zed/impl/export.zip
Command     export_design done; 46.21 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32.2 seconds. CPU system time: 1.41 seconds. Elapsed time: 46.21 seconds; current allocated memory: 64.000 MB.
Execute     cleanup_all 
