

================================================================
== Synthesis Summary Report of 'td_fused_axi_in_top'
================================================================
+ General Information: 
    * Date:           Tue Apr 20 20:38:20 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        td_fused_axi_in_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu3p-ffvc1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+---------+
    |                       Modules                      | Issue|       | Latency |  Latency  | Iteration|         |  Trip  |          |      |    |           |           |         |
    |                       & Loops                      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined| BRAM | DSP|     FF    |    LUT    |   URAM  |
    +----------------------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+---------+
    |+ td_fused_axi_in_top                               |     -|  -0.41|   150531|  4.516e+05|         -|   150532|       -|        no|     -|   -|  118 (~0%)|  344 (~0%)|  13 (4%)|
    | o VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3  |     -|  -2.19|   150528|  4.516e+05|         2|        1|  150528|       yes|     -|   -|          -|          -|        -|
    +----------------------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+---------+

