// Seed: 2042059209
module module_0 (
    output tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    input supply0 id_6,
    output wire id_7,
    input supply0 id_8,
    output wand id_9
    , id_12,
    input tri0 id_10
);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd85
) (
    output tri id_0,
    input tri0 id_1[-1  ^  id_2 : -1],
    output tri1 _id_2
    , id_28,
    output tri id_3,
    input wor id_4,
    output supply1 id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri id_13,
    input supply0 id_14,
    output tri id_15,
    input wire id_16,
    input wire id_17,
    input supply0 id_18,
    input supply0 id_19,
    output wor id_20,
    output tri1 id_21,
    output tri0 id_22,
    input supply1 id_23,
    inout supply1 id_24,
    input supply0 id_25,
    input supply0 id_26
);
  wire id_29;
  and primCall (
      id_3,
      id_9,
      id_8,
      id_14,
      id_11,
      id_26,
      id_23,
      id_28,
      id_19,
      id_29,
      id_24,
      id_12,
      id_18,
      id_1,
      id_13,
      id_6
  );
  module_0 modCall_1 (
      id_3,
      id_21,
      id_3,
      id_5,
      id_6,
      id_18,
      id_13,
      id_21,
      id_18,
      id_20,
      id_16
  );
endmodule
