
	VARIABLES LIST

Registration of vars from .so:
DSP_alg: 
ADC_alg: 

Out vars list (71 vars):
<DSP_alg>.abs_I_0 => UNLINKED 
<DSP_alg>.arg_I_0 => UNLINKED 
<DSP_alg>.abs_I_1 => UNLINKED 
<DSP_alg>.arg_I_1 => UNLINKED 
<DSP_alg>.abs_I_2 => UNLINKED 
<DSP_alg>.arg_I_2 => UNLINKED 
<ADC_alg>.iA(0) => linked   
<ADC_alg>.iB(0) => linked   
<ADC_alg>.iC(0) => linked   
<ADC_alg>.iA(1) => linked   
<ADC_alg>.iB(1) => linked   
<ADC_alg>.iC(1) => linked   
<ADC_alg>.iA(2) => linked   
<ADC_alg>.iB(2) => linked   
<ADC_alg>.iC(2) => linked   
<ADC_alg>.iA(3) => linked   
<ADC_alg>.iB(3) => linked   
<ADC_alg>.iC(3) => linked   
<ADC_alg>.iA(4) => linked   
<ADC_alg>.iB(4) => linked   
<ADC_alg>.iC(4) => linked   
<ADC_alg>.iA(5) => linked   
<ADC_alg>.iB(5) => linked   
<ADC_alg>.iC(5) => linked   
<ADC_alg>.iA(6) => linked   
<ADC_alg>.iB(6) => linked   
<ADC_alg>.iC(6) => linked   
<ADC_alg>.iA(7) => linked   
<ADC_alg>.iB(7) => linked   
<ADC_alg>.iC(7) => linked   
<ADC_alg>.iA(8) => linked   
<ADC_alg>.iB(8) => linked   
<ADC_alg>.iC(8) => linked   
<ADC_alg>.iA(9) => linked   
<ADC_alg>.iB(9) => linked   
<ADC_alg>.iC(9) => linked   
<ADC_alg>.iA(10) => linked   
<ADC_alg>.iB(10) => linked   
<ADC_alg>.iC(10) => linked   
<ADC_alg>.iA(11) => linked   
<ADC_alg>.iB(11) => linked   
<ADC_alg>.iC(11) => linked   
<ADC_alg>.iA(12) => linked   
<ADC_alg>.iB(12) => linked   
<ADC_alg>.iC(12) => linked   
<ADC_alg>.iA(13) => linked   
<ADC_alg>.iB(13) => linked   
<ADC_alg>.iC(13) => linked   
<ADC_alg>.iA(14) => linked   
<ADC_alg>.iB(14) => linked   
<ADC_alg>.iC(14) => linked   
<ADC_alg>.iA(15) => linked   
<ADC_alg>.iB(15) => linked   
<ADC_alg>.iC(15) => linked   
<ADC_alg>.iA(16) => linked   
<ADC_alg>.iB(16) => linked   
<ADC_alg>.iC(16) => linked   
<ADC_alg>.iA(17) => linked   
<ADC_alg>.iB(17) => linked   
<ADC_alg>.iC(17) => linked   
<ADC_alg>.iA(18) => linked   
<ADC_alg>.iB(18) => linked   
<ADC_alg>.iC(18) => linked   
<ADC_alg>.iA(19) => linked   
<ADC_alg>.iB(19) => linked   
<ADC_alg>.iC(19) => linked   
<ctl>.local_ctl => UNLINKED 
<ctl>.ctl0 => UNLINKED 
<ctl>.ctl1 => UNLINKED 
<ctl>.ctl2 => UNLINKED 
<ctl>.ctl3 => UNLINKED 
 
In vars list (64 vars):
<DSP_alg>.iA(0) => linked   
<DSP_alg>.iB(0) => linked   
<DSP_alg>.iC(0) => linked   
<DSP_alg>.iA(1) => linked   
<DSP_alg>.iB(1) => linked   
<DSP_alg>.iC(1) => linked   
<DSP_alg>.iA(2) => linked   
<DSP_alg>.iB(2) => linked   
<DSP_alg>.iC(2) => linked   
<DSP_alg>.iA(3) => linked   
<DSP_alg>.iB(3) => linked   
<DSP_alg>.iC(3) => linked   
<DSP_alg>.iA(4) => linked   
<DSP_alg>.iB(4) => linked   
<DSP_alg>.iC(4) => linked   
<DSP_alg>.iA(5) => linked   
<DSP_alg>.iB(5) => linked   
<DSP_alg>.iC(5) => linked   
<DSP_alg>.iA(6) => linked   
<DSP_alg>.iB(6) => linked   
<DSP_alg>.iC(6) => linked   
<DSP_alg>.iA(7) => linked   
<DSP_alg>.iB(7) => linked   
<DSP_alg>.iC(7) => linked   
<DSP_alg>.iA(8) => linked   
<DSP_alg>.iB(8) => linked   
<DSP_alg>.iC(8) => linked   
<DSP_alg>.iA(9) => linked   
<DSP_alg>.iB(9) => linked   
<DSP_alg>.iC(9) => linked   
<DSP_alg>.iA(10) => linked   
<DSP_alg>.iB(10) => linked   
<DSP_alg>.iC(10) => linked   
<DSP_alg>.iA(11) => linked   
<DSP_alg>.iB(11) => linked   
<DSP_alg>.iC(11) => linked   
<DSP_alg>.iA(12) => linked   
<DSP_alg>.iB(12) => linked   
<DSP_alg>.iC(12) => linked   
<DSP_alg>.iA(13) => linked   
<DSP_alg>.iB(13) => linked   
<DSP_alg>.iC(13) => linked   
<DSP_alg>.iA(14) => linked   
<DSP_alg>.iB(14) => linked   
<DSP_alg>.iC(14) => linked   
<DSP_alg>.iA(15) => linked   
<DSP_alg>.iB(15) => linked   
<DSP_alg>.iC(15) => linked   
<DSP_alg>.iA(16) => linked   
<DSP_alg>.iB(16) => linked   
<DSP_alg>.iC(16) => linked   
<DSP_alg>.iA(17) => linked   
<DSP_alg>.iB(17) => linked   
<DSP_alg>.iC(17) => linked   
<DSP_alg>.iA(18) => linked   
<DSP_alg>.iB(18) => linked   
<DSP_alg>.iC(18) => linked   
<DSP_alg>.iA(19) => linked   
<DSP_alg>.iB(19) => linked   
<DSP_alg>.iC(19) => linked   
<ctl>.wii_ctl0 => UNLINKED 
<ctl>.wii_ctl1 => UNLINKED 
<ctl>.wii_ctl2 => UNLINKED 
<ctl>.wii_ctl3 => UNLINKED 

	VARIABLES LIST

Registration of vars from .so:
DSP_alg: 
ADC_alg: 

Out vars list (71 vars):
<DSP_alg>.abs_I_0 => UNLINKED 
<DSP_alg>.arg_I_0 => UNLINKED 
<DSP_alg>.abs_I_1 => UNLINKED 
<DSP_alg>.arg_I_1 => UNLINKED 
<DSP_alg>.abs_I_2 => UNLINKED 
<DSP_alg>.arg_I_2 => UNLINKED 
<ADC_alg>.iA(0) => linked   
<ADC_alg>.iB(0) => linked   
<ADC_alg>.iC(0) => linked   
<ADC_alg>.iA(1) => linked   
<ADC_alg>.iB(1) => linked   
<ADC_alg>.iC(1) => linked   
<ADC_alg>.iA(2) => linked   
<ADC_alg>.iB(2) => linked   
<ADC_alg>.iC(2) => linked   
<ADC_alg>.iA(3) => linked   
<ADC_alg>.iB(3) => linked   
<ADC_alg>.iC(3) => linked   
<ADC_alg>.iA(4) => linked   
<ADC_alg>.iB(4) => linked   
<ADC_alg>.iC(4) => linked   
<ADC_alg>.iA(5) => linked   
<ADC_alg>.iB(5) => linked   
<ADC_alg>.iC(5) => linked   
<ADC_alg>.iA(6) => linked   
<ADC_alg>.iB(6) => linked   
<ADC_alg>.iC(6) => linked   
<ADC_alg>.iA(7) => linked   
<ADC_alg>.iB(7) => linked   
<ADC_alg>.iC(7) => linked   
<ADC_alg>.iA(8) => linked   
<ADC_alg>.iB(8) => linked   
<ADC_alg>.iC(8) => linked   
<ADC_alg>.iA(9) => linked   
<ADC_alg>.iB(9) => linked   
<ADC_alg>.iC(9) => linked   
<ADC_alg>.iA(10) => linked   
<ADC_alg>.iB(10) => linked   
<ADC_alg>.iC(10) => linked   
<ADC_alg>.iA(11) => linked   
<ADC_alg>.iB(11) => linked   
<ADC_alg>.iC(11) => linked   
<ADC_alg>.iA(12) => linked   
<ADC_alg>.iB(12) => linked   
<ADC_alg>.iC(12) => linked   
<ADC_alg>.iA(13) => linked   
<ADC_alg>.iB(13) => linked   
<ADC_alg>.iC(13) => linked   
<ADC_alg>.iA(14) => linked   
<ADC_alg>.iB(14) => linked   
<ADC_alg>.iC(14) => linked   
<ADC_alg>.iA(15) => linked   
<ADC_alg>.iB(15) => linked   
<ADC_alg>.iC(15) => linked   
<ADC_alg>.iA(16) => linked   
<ADC_alg>.iB(16) => linked   
<ADC_alg>.iC(16) => linked   
<ADC_alg>.iA(17) => linked   
<ADC_alg>.iB(17) => linked   
<ADC_alg>.iC(17) => linked   
<ADC_alg>.iA(18) => linked   
<ADC_alg>.iB(18) => linked   
<ADC_alg>.iC(18) => linked   
<ADC_alg>.iA(19) => linked   
<ADC_alg>.iB(19) => linked   
<ADC_alg>.iC(19) => linked   
<ctl>.local_ctl => UNLINKED 
<ctl>.ctl0 => UNLINKED 
<ctl>.ctl1 => UNLINKED 
<ctl>.ctl2 => UNLINKED 
<ctl>.ctl3 => UNLINKED 
 
In vars list (64 vars):
<DSP_alg>.iA(0) => linked   
<DSP_alg>.iB(0) => linked   
<DSP_alg>.iC(0) => linked   
<DSP_alg>.iA(1) => linked   
<DSP_alg>.iB(1) => linked   
<DSP_alg>.iC(1) => linked   
<DSP_alg>.iA(2) => linked   
<DSP_alg>.iB(2) => linked   
<DSP_alg>.iC(2) => linked   
<DSP_alg>.iA(3) => linked   
<DSP_alg>.iB(3) => linked   
<DSP_alg>.iC(3) => linked   
<DSP_alg>.iA(4) => linked   
<DSP_alg>.iB(4) => linked   
<DSP_alg>.iC(4) => linked   
<DSP_alg>.iA(5) => linked   
<DSP_alg>.iB(5) => linked   
<DSP_alg>.iC(5) => linked   
<DSP_alg>.iA(6) => linked   
<DSP_alg>.iB(6) => linked   
<DSP_alg>.iC(6) => linked   
<DSP_alg>.iA(7) => linked   
<DSP_alg>.iB(7) => linked   
<DSP_alg>.iC(7) => linked   
<DSP_alg>.iA(8) => linked   
<DSP_alg>.iB(8) => linked   
<DSP_alg>.iC(8) => linked   
<DSP_alg>.iA(9) => linked   
<DSP_alg>.iB(9) => linked   
<DSP_alg>.iC(9) => linked   
<DSP_alg>.iA(10) => linked   
<DSP_alg>.iB(10) => linked   
<DSP_alg>.iC(10) => linked   
<DSP_alg>.iA(11) => linked   
<DSP_alg>.iB(11) => linked   
<DSP_alg>.iC(11) => linked   
<DSP_alg>.iA(12) => linked   
<DSP_alg>.iB(12) => linked   
<DSP_alg>.iC(12) => linked   
<DSP_alg>.iA(13) => linked   
<DSP_alg>.iB(13) => linked   
<DSP_alg>.iC(13) => linked   
<DSP_alg>.iA(14) => linked   
<DSP_alg>.iB(14) => linked   
<DSP_alg>.iC(14) => linked   
<DSP_alg>.iA(15) => linked   
<DSP_alg>.iB(15) => linked   
<DSP_alg>.iC(15) => linked   
<DSP_alg>.iA(16) => linked   
<DSP_alg>.iB(16) => linked   
<DSP_alg>.iC(16) => linked   
<DSP_alg>.iA(17) => linked   
<DSP_alg>.iB(17) => linked   
<DSP_alg>.iC(17) => linked   
<DSP_alg>.iA(18) => linked   
<DSP_alg>.iB(18) => linked   
<DSP_alg>.iC(18) => linked   
<DSP_alg>.iA(19) => linked   
<DSP_alg>.iB(19) => linked   
<DSP_alg>.iC(19) => linked   
<ctl>.wii_ctl0 => UNLINKED 
<ctl>.wii_ctl1 => UNLINKED 
<ctl>.wii_ctl2 => UNLINKED 
<ctl>.wii_ctl3 => UNLINKED 
