# ==============================================================================
proc init {} {
}

# ==============================================================================
proc setSources {} {
  variable Sources
  {%- for file in generated_files.vhdl %}
  lappend Sources [list {{file}} "VHDL"]
  {%- endfor %}
}

# ==============================================================================
proc setAddressSpace {} {
}

# ==============================================================================
proc doOnCreate {} {
  variable Sources
  addSources "Sources" -lib "desyrdl"
}

# ==============================================================================
proc doOnBuild {} {
}

# ==============================================================================
proc setSim {} {
}
