/* moe_fp8_grouped.h — FP8 e4m3 expert-grouped MoE GEMM (DPAS, M-tiled).
 *
 * Replaces the per-route fp8 MoE (moe_forward_full_gelu_tanh_routed), which
 * does an M==1 DPAS per (token,expert) route and reloads weights for every
 * route — ~31.5ms/layer at M=256 vs Triton ~6.9ms. This version groups tokens
 * by expert (expert_offsets/expert_tokens, same gather as the int4 prefill
 * path) and runs an 8-row-M-tile DPAS GEMM so each loaded weight tile is
 * reused across 8 token rows.
 *
 * DPAS convention mirrors GEMM_fp8_pert_dpas_kernel (fp8_GEMM_pert.h):
 *   dpas<8,8,float,float,fp16,fp16>(acc[128], b_tile[256], a_tile[128])
 *     a_tile[128] = 8 rows × 16 K   (input)
 *     b_tile[256] = 16 N × 16 K in VNNI (weight)
 *     acc[128]    = 8 rows × 16 N   (acc.select<16,1>(m*16) = row m)
 *
 * Weight layout = unmodified vllm FusedMoE, K-major rows:
 *   gate_up [E, 2*inter, hidden] uint8 e4m3   (row = N (2*inter), contiguous K=hidden)
 *   down    [E, hidden, inter]   uint8 e4m3   (row = N (hidden), contiguous K=inter)
 * Per-tensor scales gate_up_scale[E], down_scale[E] (float).
 *
 * Reuses moe_int4_prefill_ops gather (moe_prefill_gather_forward_v2) and
 * accumulate (moe_prefill_accumulate_forward_v2) on the Python side; this
 * header provides only the two GEMM kernels + host wrappers.
 *
 * Requires (from moe.sycl, before include):
 *   using namespace sycl::ext::intel::esimd; ::xmx;
 *   fp8e4m3_to_half<N>(simd<uint8_t,N>) -> simd<fp16,N>
 *   submit_kernel(cgf, device, name)
 */
#pragma once

// Load one [16 N-rows × 16 K] e4m3 weight tile and return it VNNI-packed for
// DPAS. base points at weight[eid]; row stride = K_total (K-major). (n0, k0)
// is the top-left tile coord. Mirrors the per-route kernel's proven
// lsc_load_2d + fp8e4m3_block_to_vnni_nk path (no big register buffer, no
// indirect addressing — the previous K_CHUNK-preload version spilled a
// 4096-byte array that the BMG RA could not allocate).
SYCL_ESIMD_FUNCTION inline simd<fp16, 256>
fp8g_load_wtile(const uint8_t* base, uint32_t K_total, uint32_t n_rows_total,
                uint32_t k0, uint32_t n0) {
    xesimd::config_2d_mem_access<uint8_t, 16, 16, 1> pay(
        base, K_total - 1u, n_rows_total - 1u, K_total - 1u, k0, n0);
    auto raw = xesimd::lsc_load_2d<uint8_t, 16, 16, 1, false, false,
        xesimd::cache_hint::cached, xesimd::cache_hint::cached>(pay);
    return fp8e4m3_block_to_vnni_nk(raw);
}

// Load the same logical [16 N, 16 K] tile from native XPU [K, N] storage.
// A transposed dword load gives four contiguous N bytes for each K row.
// Repack those four-byte groups directly into the DPAS VNNI layout instead
// of materializing a full canonical [N, K] copy in HBM.
SYCL_ESIMD_FUNCTION inline simd<fp16, 256>
fp8g_load_wtile_native(const uint8_t* base, uint32_t N_total,
                       uint32_t K_total, uint32_t k0, uint32_t n0) {
    xesimd::config_2d_mem_access<uint32_t, 4, 16, 1> pay(
        reinterpret_cast<const uint32_t*>(base),
        N_total - 1u, K_total - 1u, N_total - 1u,
        n0 / 4u, k0);
    auto raw_t = xesimd::lsc_load_2d<uint32_t, 4, 16, 1, true, false,
        xesimd::cache_hint::cached, xesimd::cache_hint::cached>(pay);

    simd<uint16_t, 256> b_vnni_u16;
    #pragma unroll
    for (int ng = 0; ng < 4; ng++) {
        simd<uint32_t, 16> k_rows = raw_t.template select<16, 1>(ng * 16);
        #pragma unroll
        for (int n = 0; n < 4; n++) {
            simd<uint8_t, 16> raw_k = convert<uint8_t>(
                (k_rows >> (8 * n)) & 0xFF);
            simd<fp16, 16> w = fp8e4m3_to_half<16>(raw_k);
            simd<uint16_t, 16> w_u16 =
                w.template bit_cast_view<uint16_t>().read();
            const int n_global = ng * 4 + n;
            for (int kp = 0; kp < 8; kp++) {
                b_vnni_u16[kp * 32 + 2 * n_global] = w_u16[2 * kp];
                b_vnni_u16[kp * 32 + 2 * n_global + 1] = w_u16[2 * kp + 1];
            }
        }
    }
    return b_vnni_u16.template bit_cast_view<fp16>().read();
}

SYCL_ESIMD_FUNCTION inline simd<fp16, 256>
fp8g_load_wtile_native_packed(const uint8_t* base, uint32_t N_total,
                              uint32_t K_total, uint32_t k0, uint32_t n0) {
    xesimd::config_2d_mem_access<uint32_t, 4, 16, 1> pay(
        reinterpret_cast<const uint32_t*>(base),
        N_total - 1u, K_total - 1u, N_total - 1u,
        n0 / 4u, k0);
    auto raw_t = xesimd::lsc_load_2d<uint32_t, 4, 16, 1, true, false,
        xesimd::cache_hint::cached, xesimd::cache_hint::cached>(pay);

    // Keep the low-K path's small conversion footprint, but write the VNNI
    // pairs with strided SIMD selects instead of extracting 128 scalar lanes.
    simd<uint16_t, 256> b_vnni_u16;
    #pragma unroll
    for (int ng = 0; ng < 4; ng++) {
        simd<uint32_t, 16> k_rows = raw_t.template select<16, 1>(ng * 16);
        #pragma unroll
        for (int n = 0; n < 4; n++) {
            simd<uint8_t, 16> raw_k = convert<uint8_t>(
                (k_rows >> (8 * n)) & 0xFF);
            simd<fp16, 16> w = fp8e4m3_to_half<16>(raw_k);
            simd<uint16_t, 16> w_u16 =
                w.template bit_cast_view<uint16_t>().read();
            const int n_global = ng * 4 + n;
            b_vnni_u16.template select<8, 32>(2 * n_global) =
                w_u16.template select<8, 2>(0);
            b_vnni_u16.template select<8, 32>(2 * n_global + 1) =
                w_u16.template select<8, 2>(1);
        }
    }
    return b_vnni_u16.template bit_cast_view<fp16>().read();
}

SYCL_ESIMD_FUNCTION inline simd<fp16, 256>
fp8g_load_wtile_native_fast(const uint8_t* base, uint32_t N_total,
                            uint32_t K_total, uint32_t k0, uint32_t n0) {
    xesimd::config_2d_mem_access<uint32_t, 4, 16, 1> pay(
        reinterpret_cast<const uint32_t*>(base),
        N_total - 1u, K_total - 1u, N_total - 1u,
        n0 / 4u, k0);
    auto raw_t = xesimd::lsc_load_2d<uint32_t, 4, 16, 1, true, false,
        xesimd::cache_hint::cached, xesimd::cache_hint::cached>(pay);

    // The transposed load is laid out as four-byte N groups for each K row.
    // Deinterleave those groups with SIMD selects, then reuse the vectorized
    // canonical FP8 conversion and VNNI pack instead of doing 128 scalar
    // element extractions and stores.
    simd<uint8_t, 256> raw_bytes =
        raw_t.template bit_cast_view<uint8_t>().read();
    simd<uint8_t, 256> raw_nk;
    #pragma unroll
    for (int ng = 0; ng < 4; ng++) {
        #pragma unroll
        for (int n = 0; n < 4; n++) {
            const int n_global = ng * 4 + n;
            raw_nk.template select<16, 1>(n_global * 16) =
                raw_bytes.template select<16, 4>(ng * 64 + n);
        }
    }
    return fp8e4m3_block_to_vnni_nk(raw_nk);
}

template <bool NATIVE_LAYOUT, bool FAST_NATIVE>
SYCL_ESIMD_FUNCTION inline simd<fp16, 256>
fp8g_load_wtile_layout(const uint8_t* base, uint32_t K_total,
                       uint32_t n_rows_total, uint32_t k0, uint32_t n0) {
    if constexpr (NATIVE_LAYOUT) {
        if constexpr (FAST_NATIVE) {
            return fp8g_load_wtile_native_fast(
                base, n_rows_total, K_total, k0, n0);
        } else {
            return fp8g_load_wtile_native_packed(
                base, n_rows_total, K_total, k0, n0);
        }
    } else {
        return fp8g_load_wtile(
            base, K_total, n_rows_total, k0, n0);
    }
}

// ---- Tile map builder: even out the per-expert token skew ------------------
// The up GEMM was gridded (num_experts, n_ntiles): one work-item walked ALL of
// an expert's token tiles serially. With skewed routing (one expert up to ~164
// tokens, many experts empty) this serial walk is a long tail. Instead we flatten
// the work into fixed TILE_M-row tiles and grid over tiles, so every work-item
// does exactly one tile regardless of expert occupancy. This tiny serial kernel
// (E iterations, one work-item) precomputes, per tile slot, which expert it
// belongs to (tile_expert) and its starting gathered row (tile_mbase). Tiles are
// cut WITHIN each expert, so a tile never straddles two experts.
inline void moe_build_tile_map_kernel(
    const int* expert_offsets,   // [E] exclusive prefix sum
    int* tile_expert,            // [max_tiles] out: expert id per tile (-1 = unused)
    int* tile_mbase,             // [max_tiles] out: starting gathered row per tile
    int num_experts, int total_routes, int max_tiles, int tile_m,
    const torch::Device& device) {
    auto cgf = [=](sycl::handler& cgh) {
        cgh.parallel_for<class MoeBuildTileMap>(
            sycl::range<1>(1),
            [=](sycl::id<1>) {
                int cursor = 0;
                for (int e = 0; e < num_experts; e++) {
                    int t0 = expert_offsets[e];
                    int t1 = (e + 1 < num_experts) ? expert_offsets[e + 1]
                                                   : total_routes;
                    for (int mb = t0; mb < t1; mb += tile_m) {
                        if (cursor < max_tiles) {
                            tile_expert[cursor] = e;
                            tile_mbase[cursor] = mb;
                            cursor++;
                        }
                    }
                }
                for (int i = cursor; i < max_tiles; i++) {
                    tile_expert[i] = -1;
                    tile_mbase[i] = 0;
                }
            });
    };
    submit_kernel(cgf, device, "moe build tile map");
}

// ---- Up projection: gate_up GEMM + gelu_tanh(gate)*up -----------------------
// Grid: (max_tiles, intermediate_size / 16). TILE_M=8 rows per m-tile.
// One work-item == one TILE_M-row tile (expert from tile_expert[tile]), so the
// per-expert token skew no longer serializes inside a work-item.
// Output written to intermediate[routed_row, n] for each gathered route row.
template <bool FUSE_TILE_MAP, bool NATIVE_LAYOUT>
class MoeUpFp8Grouped;

template <int TILE_M = 8, bool FUSE_TILE_MAP = false,
          bool NATIVE_LAYOUT = false>
void moe_up_fp8_grouped_gelu_tanh_kernel(
    const fp16* x,                       // [n_tokens, hidden]
    const uint8_t* gate_up_weight,       // [E, 2*inter, hidden] e4m3
    const float* gate_up_scale,          // [E] per-tensor
    const int* expert_offsets,           // [E] exclusive prefix sum
    const int* expert_tokens,            // [total_routes] pair_idx sorted by expert
    const int* tile_expert,              // [max_tiles] expert id per tile (-1=unused)
    const int* tile_mbase,               // [max_tiles] start gathered row per tile
    fp16* intermediate,                  // [n_tokens*top_k, inter]
    int num_experts, int total_routes, int max_tiles,
    int hidden_size, int intermediate_size, int top_k,
    const torch::Device& device) {
    const int n_ntiles = intermediate_size / 16;

    auto cgf = [&](sycl::handler& cgh) {
        cgh.parallel_for<MoeUpFp8Grouped<FUSE_TILE_MAP, NATIVE_LAYOUT>>(
            sycl::range<2>(max_tiles, n_ntiles),
            [=](sycl::item<2> item) SYCL_ESIMD_KERNEL {
                const int tile   = (int)item.get_id(0);
            int eid = -1;
            int m_base = 0;
            if constexpr (FUSE_TILE_MAP) {
                int tile_cursor = 0;
                for (int e = 0; e < num_experts; e++) {
                    const int e0 = expert_offsets[e];
                    const int e1 = (e + 1 < num_experts)
                        ? expert_offsets[e + 1] : total_routes;
                    const int e_tiles = (e1 - e0 + TILE_M - 1) / TILE_M;
                    if (tile >= tile_cursor
                            && tile < tile_cursor + e_tiles) {
                        eid = e;
                        m_base = e0 + (tile - tile_cursor) * TILE_M;
                        break;
                    }
                    tile_cursor += e_tiles;
                }
            } else {
                eid = tile_expert[tile];
                m_base = tile_mbase[tile];
            }
            if (eid < 0) return;                            // unused tile slot
            const int n_tile = (int)item.get_id(1);
                const int ng     = n_tile * 16;                 // gate N base
                const int nu     = intermediate_size + ng;      // up N base (row)

                const int t1 = (eid + 1 < num_experts) ? expert_offsets[eid + 1]
                                                       : total_routes;
                const int m_cnt = (t1 - m_base) < TILE_M ? (t1 - m_base) : TILE_M;

                // K-major weight: row stride = hidden_size. base[(N row)*hidden + k]
                const uint8_t* wbase = gate_up_weight
                    + (size_t)eid * (size_t)(2 * intermediate_size) * hidden_size;
                const float scale = gate_up_scale[eid];

                {
                    // M256 OPT: each work-item processes MG blocks of 8 rows
                    // (TILE_M = MG*8). The expensive fp8 weight load + VNNI
                    // shuffle (fp8g_load_wtile) is done ONCE per K-step and
                    // reused across all MG DPAS<8,8> calls, amortizing the
                    // load/shuffle (the up-GEMM bottleneck: ~5 TFLOPS => DPAS
                    // underfed by per-tile fp8 reload). avg 16 routes/expert at
                    // M=256 => MG=2 covers a whole expert in one tile.
                    constexpr int MG = TILE_M / 8;
                    size_t x_off[TILE_M];
                    int dst_row[TILE_M];
                    #pragma unroll
                    for (int m = 0; m < TILE_M; m++) {
                        int s = m_base + m;
                        int pair = (s < t1) ? expert_tokens[s] : 0;
                        dst_row[m] = pair;                       // = token*top_k + k
                        x_off[m] = (size_t)(pair / top_k) * hidden_size;
                    }

                    simd<fp16, 128> g_acc[MG];
                    simd<fp16, 128> u_acc[MG];
                    #pragma unroll
                    for (int g = 0; g < MG; g++) { g_acc[g] = fp16(0); u_acc[g] = fp16(0); }

                    for (int k = 0; k < hidden_size; k += 16) {
                        simd<fp16, 256> bg =
                            fp8g_load_wtile_layout<NATIVE_LAYOUT, true>(
                            wbase, (uint32_t)hidden_size,
                            (uint32_t)(2 * intermediate_size), (uint32_t)k, (uint32_t)ng);
                        simd<fp16, 256> bu =
                            fp8g_load_wtile_layout<NATIVE_LAYOUT, true>(
                            wbase, (uint32_t)hidden_size,
                            (uint32_t)(2 * intermediate_size), (uint32_t)k, (uint32_t)nu);
                        // Fold per-tensor scale pre-DPAS (fp16-accum overflow
                        // safety; identical math (w*s)@x = (w@x)*s).
                        bg = bg * fp16(scale);
                        bu = bu * fp16(scale);
                        #pragma unroll
                        for (int g = 0; g < MG; g++) {
                            simd<fp16, 128> a_tile(fp16(0));
                            #pragma unroll
                            for (int mm = 0; mm < 8; mm++) {
                                int m = g * 8 + mm;
                                if (m < m_cnt)
                                    a_tile.template select<16, 1>(mm * 16) =
                                        block_load<fp16, 16>(x + x_off[m] + k);
                            }
                            g_acc[g] = dpas<8, 8, fp16, fp16, fp16, fp16>(g_acc[g], bg, a_tile);
                            u_acc[g] = dpas<8, 8, fp16, fp16, fp16, fp16>(u_acc[g], bu, a_tile);
                        }
                    }

                    #pragma unroll
                    for (int g = 0; g < MG; g++) {
                    // Scale already folded into the weights pre-accumulation.
                    simd<float, 128> gf = simd<float, 128>(g_acc[g]);
                    simd<float, 128> uf = simd<float, 128>(u_acc[g]);
                    constexpr float c0 = 0.7978845608f;  // sqrt(2/pi)
                    constexpr float c1 = 0.044715f;
                    simd<float, 128> g3 = gf * gf * gf;
                    simd<float, 128> inner = c0 * (gf + c1 * g3);
                    // tanh saturates at +-1 for |inner|>~10; clamp before exp so
                    // large gate activations (gf up to ~160 with full-range fp8
                    // weights) don't overflow exp(2*inner) -> inf -> inf/inf=NaN.
                    // Without this, big-magnitude channels (e.g. col205) become
                    // NaN or drop to ~0, losing real large outputs.
                    namespace _ei = sycl::ext::intel::esimd;
                    inner = _ei::min<float,128>(
                        _ei::max<float,128>(inner, simd<float,128>(-30.0f)),
                        simd<float,128>(30.0f));
                    simd<float, 128> e2 = esimd_math::exp<float, 128>(2.0f * inner);
                    simd<float, 128> tanh_v = (e2 - 1.0f) / (e2 + 1.0f);
                    simd<float, 128> res = (0.5f * gf * (1.0f + tanh_v)) * uf;

                    #pragma unroll
                    for (int mm = 0; mm < 8; mm++) {
                        int m = g * 8 + mm;
                        if (m < m_cnt) {
                            simd<float, 16> rf = res.template select<16, 1>(mm * 16);
                            simd<fp16, 16> row = convert<fp16>(rf);
                            block_store<fp16, 16>(
                                intermediate + (size_t)dst_row[m] * intermediate_size + ng,
                                row);
                        }
                    }
                    }  // end MG group loop
                }
            });
    };
    submit_kernel(cgf, device, "moe up fp8 grouped gelu_tanh");
}

// ---- Down projection: down GEMM, apply routing weight, accumulate -----------
// Grid: (num_experts, hidden_size / 16). TILE_M=8.
// Reads intermediate[routed_row, :inter], writes output[routed_row, :hidden]
// (per-route output rows; Python accumulate folds top_k rows back per token).
template <bool NATIVE_LAYOUT>
class MoeDownFp8Grouped;

template <int TILE_M = 8, bool NATIVE_LAYOUT = false>
void moe_down_fp8_grouped_kernel(
    const fp16* intermediate,            // [n_tokens*top_k, inter]
    const uint8_t* down_weight,          // [E, hidden, inter] e4m3
    const float* down_scale,             // [E] per-tensor
    const fp16* routing_weights,         // [n_tokens*top_k] flat (pair-indexed)
    const int* expert_offsets,
    const int* expert_tokens,
    fp16* output,                        // [n_tokens*top_k, hidden]
    int num_experts, int total_routes,
    int hidden_size, int intermediate_size, int top_k,
    const torch::Device& device) {
    const int n_ntiles = hidden_size / 16;

    auto cgf = [&](sycl::handler& cgh) {
        cgh.parallel_for<MoeDownFp8Grouped<NATIVE_LAYOUT>>(
            sycl::range<2>(num_experts, n_ntiles),
            [=](sycl::item<2> item) SYCL_ESIMD_KERNEL {
                const int eid    = (int)item.get_id(0);
                const int n_tile = (int)item.get_id(1);
                const int ng     = n_tile * 16;                 // hidden N base

                const int t0 = expert_offsets[eid];
                const int t1 = (eid + 1 < num_experts) ? expert_offsets[eid + 1]
                                                       : total_routes;
                if (t0 >= t1) return;

                // down weight K-major: [E, hidden, inter], row stride = inter.
                const uint8_t* wbase = down_weight
                    + (size_t)eid * (size_t)hidden_size * intermediate_size;
                const float scale = down_scale[eid];

                for (int m_base = t0; m_base < t1; m_base += TILE_M) {
                    const int m_cnt = (t1 - m_base) < TILE_M ? (t1 - m_base) : TILE_M;
                    size_t in_off[TILE_M];
                    int dst_row[TILE_M];
                    fp16 rw[TILE_M];
                    #pragma unroll
                    for (int m = 0; m < TILE_M; m++) {
                        int s = m_base + m;
                        int pair = (s < t1) ? expert_tokens[s] : 0;
                        dst_row[m] = pair;
                        in_off[m] = (size_t)pair * intermediate_size;
                        rw[m] = (s < t1) ? routing_weights[pair] : fp16(0);
                    }

                    // M256 OPT: reuse the fp8 down-weight load+VNNI across MG
                    // DPAS<8,8> groups (same amortization as the up kernel).
                    constexpr int MGD = TILE_M / 8;
                    simd<fp16, 128> acc[MGD];
                    #pragma unroll
                    for (int g = 0; g < MGD; g++) acc[g] = fp16(0);

                    for (int k = 0; k < intermediate_size; k += 16) {
                        simd<fp16, 256> bd =
                            fp8g_load_wtile_layout<NATIVE_LAYOUT, false>(
                            wbase, (uint32_t)intermediate_size,
                            (uint32_t)hidden_size, (uint32_t)k, (uint32_t)ng);
                        // Fold per-tensor down_scale pre-DPAS (fp16-accum overflow
                        // safety; identical math (w*s)@m = (w@m)*s).
                        bd = bd * fp16(scale);
                        #pragma unroll
                        for (int g = 0; g < MGD; g++) {
                            simd<fp16, 128> a_tile(fp16(0));
                            #pragma unroll
                            for (int mm = 0; mm < 8; mm++) {
                                int m = g * 8 + mm;
                                if (m < m_cnt)
                                    a_tile.template select<16, 1>(mm * 16) =
                                        block_load<fp16, 16>(intermediate + in_off[m] + k);
                            }
                            acc[g] = dpas<8, 8, fp16, fp16, fp16, fp16>(acc[g], bd, a_tile);
                        }
                    }

                    #pragma unroll
                    for (int g = 0; g < MGD; g++) {
                    // Scale already folded into the weights pre-accumulation.
                    simd<float, 128> accf = simd<float, 128>(acc[g]);
                    #pragma unroll
                    for (int mm = 0; mm < 8; mm++) {
                        int m = g * 8 + mm;
                        if (m < m_cnt) {
                            simd<float, 16> r = accf.template select<16, 1>(mm * 16);
                            r = r * (float)rw[m];
                            simd<fp16, 16> orow = convert<fp16>(r);
                            block_store<fp16, 16>(
                                output + (size_t)dst_row[m] * hidden_size + ng, orow);
                        }
                    }
                    }  // end MGD group loop
                }
            });
    };
    submit_kernel(cgf, device, "moe down fp8 grouped");
}

// ---- Host wrappers ----------------------------------------------------------
// Gather (expert_offsets/expert_tokens) is computed in Python via the existing
// moe_int4_prefill_ops.moe_prefill_gather_forward_v2 (weight-dtype agnostic).
// These two ops are the fp8 grouped GEMMs.

// Up: returns intermediate [n_tokens*top_k, inter] (gelu_tanh(gate)*up).
template <bool NATIVE_LAYOUT>
inline torch::Tensor moe_up_fp8_grouped_impl(
    torch::Tensor x,                 // [n_tokens, hidden] fp16
    torch::Tensor gate_up_weight,    // [E, 2*inter, hidden] or [E, hidden, 2*inter]
    torch::Tensor gate_up_scale,     // [E] float
    torch::Tensor expert_offsets,    // [E] int32
    torch::Tensor expert_tokens,     // [total_routes] int32
    int64_t top_k, int64_t n_routed_experts) {
    TORCH_CHECK(x.scalar_type() == torch::kHalf);
    int n_tokens = x.size(0);
    int hidden_size = x.size(1);
    TORCH_CHECK(gate_up_weight.dim() == 3);
    TORCH_CHECK(
        (NATIVE_LAYOUT && gate_up_weight.size(1) == hidden_size
            && gate_up_weight.size(2) % 2 == 0)
        || (!NATIVE_LAYOUT && gate_up_weight.size(2) == hidden_size
            && gate_up_weight.size(1) % 2 == 0),
        "gate_up_weight does not match the selected grouped FP8 layout");
    int intermediate_size = NATIVE_LAYOUT
        ? gate_up_weight.size(2) / 2
        : gate_up_weight.size(1) / 2;
    TORCH_CHECK(
        hidden_size % 16 == 0 && intermediate_size % 16 == 0,
        "grouped FP8 hidden and intermediate sizes must be multiples of 16");
    int total_routes = n_tokens * (int)top_k;
    auto intermediate = torch::empty({total_routes, intermediate_size},
        torch::device(x.device()).dtype(torch::kHalf));
    // Flatten work into fixed TILE_M tiles to remove per-expert skew. Upper
    // bound on tiles: sum_e ceil(c_e / TILE_M) <= total_routes/TILE_M + E.
    constexpr int TILE_M = 16;  // M256 OPT: MG=2 (16 rows/tile, weight reuse)
    int max_tiles = std::min(
        total_routes / TILE_M + (int)n_routed_experts, total_routes);
    const char* enable_env =
        std::getenv("ENABLE_MOE_GROUPED_TILEMAP_FUSION");
    const bool enable_fusion =
        enable_env != nullptr && enable_env[0] == '1'
        && std::getenv("DISABLE_MOE_GROUPED_TILEMAP_FUSION") == nullptr;
    if (enable_fusion) {
        moe_up_fp8_grouped_gelu_tanh_kernel<TILE_M, true, NATIVE_LAYOUT>(
            (const fp16*)x.data_ptr(),
            (const uint8_t*)gate_up_weight.data_ptr(),
            gate_up_scale.data_ptr<float>(),
            expert_offsets.data_ptr<int>(),
            expert_tokens.data_ptr<int>(),
            nullptr,
            nullptr,
            (fp16*)intermediate.data_ptr(),
            (int)n_routed_experts, total_routes, max_tiles,
            hidden_size, intermediate_size, (int)top_k, x.device());
    } else {
        auto opts_int = torch::device(x.device()).dtype(torch::kInt32);
        auto tile_expert = torch::empty({max_tiles}, opts_int);
        auto tile_mbase  = torch::empty({max_tiles}, opts_int);
        moe_build_tile_map_kernel(
            expert_offsets.data_ptr<int>(),
            tile_expert.data_ptr<int>(),
            tile_mbase.data_ptr<int>(),
            (int)n_routed_experts, total_routes, max_tiles, TILE_M, x.device());
        moe_up_fp8_grouped_gelu_tanh_kernel<TILE_M, false, NATIVE_LAYOUT>(
            (const fp16*)x.data_ptr(),
            (const uint8_t*)gate_up_weight.data_ptr(),
            gate_up_scale.data_ptr<float>(),
            expert_offsets.data_ptr<int>(),
            expert_tokens.data_ptr<int>(),
            tile_expert.data_ptr<int>(),
            tile_mbase.data_ptr<int>(),
            (fp16*)intermediate.data_ptr(),
            (int)n_routed_experts, total_routes, max_tiles,
            hidden_size, intermediate_size, (int)top_k, x.device());
    }
    return intermediate;
}

inline torch::Tensor moe_up_fp8_grouped(
    torch::Tensor x,
    torch::Tensor gate_up_weight,
    torch::Tensor gate_up_scale,
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k, int64_t n_routed_experts) {
    return moe_up_fp8_grouped_impl<false>(
        x, gate_up_weight, gate_up_scale, expert_offsets, expert_tokens,
        top_k, n_routed_experts);
}

inline torch::Tensor moe_up_fp8_grouped_native(
    torch::Tensor x,
    torch::Tensor gate_up_weight,
    torch::Tensor gate_up_scale,
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k, int64_t n_routed_experts) {
    return moe_up_fp8_grouped_impl<true>(
        x, gate_up_weight, gate_up_scale, expert_offsets, expert_tokens,
        top_k, n_routed_experts);
}

// Down: returns per-route output [n_tokens*top_k, hidden] (routing-weighted).
// Python then sums the top_k rows per token (moe_prefill_accumulate or a view-sum).
template <bool NATIVE_LAYOUT>
inline torch::Tensor moe_down_fp8_grouped_impl(
    torch::Tensor intermediate,      // [n_tokens*top_k, inter] fp16
    torch::Tensor down_weight,       // [E, hidden, inter] e4m3 (uint8 view)
    torch::Tensor down_scale,        // [E] float
    torch::Tensor routing_weights,   // [n_tokens*top_k] fp16 (pair-indexed flat)
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k, int64_t n_routed_experts) {
    TORCH_CHECK(intermediate.scalar_type() == torch::kHalf);
    int total_routes = intermediate.size(0);
    int intermediate_size = intermediate.size(1);
    TORCH_CHECK(down_weight.dim() == 3);
    TORCH_CHECK(
        (NATIVE_LAYOUT && down_weight.size(1) == intermediate_size)
        || (!NATIVE_LAYOUT && down_weight.size(2) == intermediate_size),
        "down_weight does not match the selected grouped FP8 layout");
    int hidden_size = NATIVE_LAYOUT
        ? down_weight.size(2)
        : down_weight.size(1);
    TORCH_CHECK(
        hidden_size % 16 == 0 && intermediate_size % 16 == 0,
        "grouped FP8 hidden and intermediate sizes must be multiples of 16");
    auto output = torch::empty({total_routes, hidden_size},
        torch::device(intermediate.device()).dtype(torch::kHalf));
    moe_down_fp8_grouped_kernel<16, NATIVE_LAYOUT>(
        (const fp16*)intermediate.data_ptr(),
        (const uint8_t*)down_weight.data_ptr(),
        down_scale.data_ptr<float>(),
        (const fp16*)routing_weights.data_ptr(),
        expert_offsets.data_ptr<int>(),
        expert_tokens.data_ptr<int>(),
        (fp16*)output.data_ptr(),
        (int)n_routed_experts, total_routes,
        hidden_size, intermediate_size, (int)top_k, intermediate.device());
    return output;
}

inline torch::Tensor moe_down_fp8_grouped(
    torch::Tensor intermediate,
    torch::Tensor down_weight,
    torch::Tensor down_scale,
    torch::Tensor routing_weights,
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k, int64_t n_routed_experts) {
    return moe_down_fp8_grouped_impl<false>(
        intermediate, down_weight, down_scale, routing_weights,
        expert_offsets, expert_tokens, top_k, n_routed_experts);
}

inline torch::Tensor moe_down_fp8_grouped_native(
    torch::Tensor intermediate,
    torch::Tensor down_weight,
    torch::Tensor down_scale,
    torch::Tensor routing_weights,
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k, int64_t n_routed_experts) {
    return moe_down_fp8_grouped_impl<true>(
        intermediate, down_weight, down_scale, routing_weights,
        expert_offsets, expert_tokens, top_k, n_routed_experts);
}

template <int TILE_N = 16>
void moe_grouped_accumulate_kernel(
    const fp16* partials,
    fp16* output,
    int n_tokens,
    int hidden_size,
    int top_k,
    const torch::Device& device) {
    const int n_tiles = hidden_size / TILE_N;
    auto cgf = [&](sycl::handler& cgh) {
        cgh.parallel_for<class MoeGroupedAccumulate>(
            sycl::range<2>(n_tokens, n_tiles),
            [=](sycl::item<2> item) SYCL_ESIMD_KERNEL {
                const int token = (int)item.get_id(0);
                const int n0 = (int)item.get_id(1) * TILE_N;
                simd<float, TILE_N> acc = 0.0f;
                for (int k = 0; k < top_k; k++) {
                    auto row = block_load<fp16, TILE_N>(
                        partials + (size_t)(token * top_k + k)
                            * hidden_size + n0);
                    acc += simd<float, TILE_N>(row);
                }
                block_store<fp16, TILE_N>(
                    output + (size_t)token * hidden_size + n0,
                    convert<fp16>(acc));
            });
    };
    submit_kernel(cgf, device, "moe grouped accumulate");
}

// Full grouped forward used by Gemma MTP verify. Routing is still supplied by
// the caller because Gemma folds per_expert_scale before this op; the up,
// down, and route accumulation launches stay inside one C++ dispatch so the
// Python layer does not rebuild intermediate tensors or launch reductions.
template <bool NATIVE_LAYOUT>
inline torch::Tensor moe_forward_full_fp8_grouped_impl(
    torch::Tensor x,
    torch::Tensor gate_up_weight,
    torch::Tensor gate_up_scale,
    torch::Tensor down_weight,
    torch::Tensor down_scale,
    torch::Tensor routing_weights,
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k,
    int64_t n_routed_experts) {
    auto intermediate = moe_up_fp8_grouped_impl<NATIVE_LAYOUT>(
        x, gate_up_weight, gate_up_scale, expert_offsets, expert_tokens,
        top_k, n_routed_experts);
    auto partials = moe_down_fp8_grouped_impl<NATIVE_LAYOUT>(
        intermediate, down_weight, down_scale, routing_weights,
        expert_offsets, expert_tokens, top_k, n_routed_experts);
    const int n_tokens = x.size(0);
    const int hidden_size = x.size(1);
    auto output = torch::empty({n_tokens, hidden_size},
        torch::device(x.device()).dtype(torch::kHalf));
    moe_grouped_accumulate_kernel<16>(
        (const fp16*)partials.data_ptr(),
        (fp16*)output.data_ptr(),
        n_tokens, hidden_size, (int)top_k, x.device());
    return output;
}

inline torch::Tensor moe_forward_full_fp8_grouped(
    torch::Tensor x,
    torch::Tensor gate_up_weight,
    torch::Tensor gate_up_scale,
    torch::Tensor down_weight,
    torch::Tensor down_scale,
    torch::Tensor routing_weights,
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k,
    int64_t n_routed_experts) {
    return moe_forward_full_fp8_grouped_impl<false>(
        x, gate_up_weight, gate_up_scale, down_weight, down_scale,
        routing_weights, expert_offsets, expert_tokens, top_k,
        n_routed_experts);
}

inline torch::Tensor moe_forward_full_fp8_grouped_native(
    torch::Tensor x,
    torch::Tensor gate_up_weight,
    torch::Tensor gate_up_scale,
    torch::Tensor down_weight,
    torch::Tensor down_scale,
    torch::Tensor routing_weights,
    torch::Tensor expert_offsets,
    torch::Tensor expert_tokens,
    int64_t top_k,
    int64_t n_routed_experts) {
    return moe_forward_full_fp8_grouped_impl<true>(
        x, gate_up_weight, gate_up_scale, down_weight, down_scale,
        routing_weights, expert_offsets, expert_tokens, top_k,
        n_routed_experts);
}
