`timescale 1ns/1ps

module testbench();
  // Inputs to DUT
  reg A0, B0, A1, B1, A2, B2, Coin;

  // Outputs from DUT
  wire S0, S1, S2, Cout2;

  // Helpful vectors for printing
  wire [2:0] A = {A2, A1, A0};
  wire [2:0] B = {B2, B1, B0};
  wire [2:0] S = {S2, S1, S0};

  // Device Under Test â€” use **named ports** to avoid order mistakes
  lab5 UUT (
    .A0(A0), .B0(B0),
    .A1(A1), .B1(B1),
    .A2(A2), .B2(B2),
    .Coin(Coin),
    .S0(S0), .S1(S1), .S2(S2),
    .Cout2(Cout2)
  );

  initial begin
    // Wave dump
    $dumpfile("dump.vcd");
    $dumpvars(0);

    // ---- Vector 1 ----
    {A2,A1,A0} = 3'b101;  // A = 5
    {B2,B1,B0} = 3'b011;  // B = 3
    Coin = 1'b0;          // Cin = 0
    #1;
    $display("A=%b (%0d)  B=%b (%0d)  Cin=%b  ->  S=%b (%0d) Cout=%b",
             A, A, B, B, Coin, S, S, Cout2);

    // ---- Vector 2 ----
    {A2,A1,A0} = 3'b001;  // A = 1
    {B2,B1,B0} = 3'b011;  // B = 3
    Coin = 1'b0;          // Cin = 0
    #1;
    $display("A=%b (%0d)  B=%b (%0d)  Cin=%b  ->  S=%b (%0d) Cout=%b",
             A, A, B, B, Coin, S, S, Cout2);

    #1 $finish;
  end
endmodule
