Running: D:\Program Files\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/Password_tb_isim_beh.exe -prj C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/Password_tb_beh.prj work.Password_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/set_password.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/seg7out_switch.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/seg7.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/lights_control.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/led_matrix.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/keypad.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/FSM.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/div.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/count_down.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/Top.v" into library work
Analyzing Verilog file "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/Password_tb.v" into library work
Analyzing Verilog file "D:/Program Files/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/Password_tb.v" Line 32: Target <column> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:97 - "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/FSM.v" Line 13: inputCnt was previously declared with a different range
WARNING:HDLCompiler:189 - "C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/Top.v" Line 35: Size mismatch in connection of port <inputCnt>. Formal port size is 3-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module div
Compiling module keypad
Compiling module count_down
Compiling module set_password
Compiling module FSM
Compiling module lights_control
Compiling module led_matrix
Compiling module seg7
Compiling module seg7out_switch
Compiling module Top
Compiling module Password_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable C:/Users/let02/Documents/let02_WorkSpace/StudyMaterials/Verilog_2/final_exam/password/password/Password_tb_isim_beh.exe
Fuse Memory Usage: 30540 KB
Fuse CPU Usage: 453 ms
