/*******************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only
* intended for use with Renesas products. No other uses are authorized. This
* software is owned by Renesas Electronics Corporation and is protected under
* all applicable laws, including copyright laws.
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software
* and to discontinue the availability of this software. By using this software,
* you agree to the additional terms and conditions found by accessing the
* following link:
* http://www.renesas.com/disclaimer
* Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
*******************************************************************************/ 
#ifndef DMAC1_IOBITMASK_H
#define DMAC1_IOBITMASK_H


/* ==== Mask values for IO registers ==== */

#define DMAC1_N0SA_0_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_0_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_0_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_0_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_0_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_0_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_0_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_0_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_0_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_0_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_0_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_0_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_0_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_0_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_0_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_0_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_0_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_0_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_0_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_0_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_0_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_0_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_0_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_0_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_0_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_0_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_0_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_0_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_0_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_0_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_0_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_0_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_0_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_0_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_0_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_0_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_0_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_0_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_0_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_0_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_0_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_0_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_0_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_0_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_0_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_0_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_0_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_0_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_0_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_0_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_0_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_0_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_0_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_0_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_0_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_0_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_0_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_0_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_0_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_0_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_0_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_0_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_0_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_0_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_0_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_0_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_0_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_0_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_0_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_0_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_0_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_0_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_0_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_0_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_0_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_0_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_0_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_0_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_0_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_0_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_0_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_0_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_0_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_0_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_0_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_0_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_0_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_0_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_0_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_0_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_0_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_0_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_0_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_0_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_0_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_0_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_0_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_0_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_0_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_0_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_0_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_0_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_0_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_0_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_0_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_0_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_0_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_0_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_0_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_0_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_0_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_0_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_0_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_0_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_0_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_0_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_1_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_1_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_1_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_1_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_1_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_1_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_1_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_1_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_1_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_1_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_1_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_1_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_1_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_1_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_1_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_1_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_1_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_1_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_1_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_1_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_1_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_1_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_1_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_1_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_1_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_1_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_1_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_1_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_1_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_1_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_1_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_1_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_1_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_1_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_1_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_1_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_1_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_1_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_1_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_1_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_1_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_1_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_1_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_1_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_1_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_1_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_1_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_1_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_1_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_1_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_1_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_1_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_1_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_1_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_1_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_1_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_1_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_1_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_1_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_1_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_1_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_1_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_1_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_1_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_1_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_1_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_1_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_1_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_1_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_1_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_1_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_1_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_1_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_1_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_1_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_1_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_1_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_1_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_1_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_1_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_1_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_1_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_1_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_1_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_1_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_1_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_1_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_1_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_1_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_1_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_1_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_1_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_1_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_1_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_1_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_1_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_1_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_1_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_1_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_1_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_1_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_1_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_1_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_1_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_1_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_1_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_1_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_1_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_1_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_1_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_1_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_1_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_1_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_1_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_1_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_1_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_2_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_2_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_2_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_2_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_2_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_2_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_2_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_2_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_2_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_2_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_2_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_2_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_2_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_2_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_2_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_2_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_2_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_2_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_2_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_2_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_2_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_2_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_2_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_2_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_2_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_2_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_2_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_2_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_2_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_2_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_2_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_2_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_2_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_2_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_2_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_2_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_2_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_2_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_2_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_2_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_2_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_2_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_2_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_2_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_2_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_2_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_2_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_2_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_2_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_2_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_2_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_2_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_2_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_2_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_2_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_2_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_2_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_2_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_2_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_2_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_2_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_2_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_2_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_2_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_2_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_2_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_2_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_2_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_2_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_2_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_2_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_2_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_2_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_2_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_2_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_2_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_2_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_2_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_2_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_2_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_2_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_2_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_2_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_2_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_2_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_2_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_2_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_2_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_2_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_2_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_2_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_2_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_2_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_2_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_2_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_2_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_2_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_2_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_2_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_2_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_2_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_2_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_2_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_2_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_2_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_2_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_2_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_2_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_2_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_2_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_2_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_2_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_2_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_2_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_2_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_2_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_3_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_3_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_3_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_3_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_3_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_3_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_3_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_3_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_3_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_3_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_3_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_3_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_3_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_3_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_3_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_3_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_3_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_3_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_3_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_3_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_3_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_3_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_3_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_3_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_3_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_3_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_3_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_3_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_3_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_3_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_3_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_3_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_3_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_3_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_3_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_3_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_3_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_3_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_3_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_3_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_3_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_3_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_3_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_3_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_3_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_3_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_3_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_3_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_3_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_3_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_3_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_3_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_3_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_3_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_3_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_3_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_3_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_3_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_3_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_3_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_3_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_3_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_3_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_3_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_3_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_3_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_3_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_3_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_3_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_3_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_3_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_3_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_3_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_3_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_3_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_3_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_3_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_3_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_3_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_3_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_3_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_3_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_3_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_3_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_3_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_3_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_3_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_3_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_3_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_3_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_3_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_3_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_3_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_3_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_3_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_3_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_3_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_3_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_3_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_3_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_3_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_3_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_3_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_3_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_3_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_3_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_3_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_3_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_3_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_3_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_3_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_3_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_3_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_3_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_3_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_3_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_4_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_4_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_4_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_4_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_4_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_4_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_4_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_4_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_4_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_4_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_4_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_4_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_4_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_4_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_4_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_4_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_4_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_4_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_4_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_4_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_4_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_4_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_4_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_4_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_4_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_4_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_4_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_4_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_4_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_4_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_4_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_4_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_4_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_4_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_4_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_4_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_4_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_4_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_4_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_4_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_4_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_4_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_4_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_4_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_4_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_4_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_4_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_4_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_4_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_4_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_4_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_4_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_4_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_4_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_4_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_4_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_4_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_4_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_4_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_4_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_4_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_4_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_4_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_4_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_4_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_4_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_4_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_4_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_4_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_4_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_4_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_4_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_4_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_4_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_4_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_4_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_4_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_4_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_4_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_4_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_4_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_4_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_4_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_4_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_4_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_4_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_4_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_4_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_4_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_4_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_4_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_4_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_4_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_4_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_4_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_4_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_4_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_4_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_4_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_4_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_4_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_4_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_4_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_4_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_4_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_4_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_4_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_4_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_4_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_4_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_4_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_4_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_4_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_4_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_4_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_4_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_5_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_5_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_5_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_5_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_5_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_5_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_5_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_5_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_5_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_5_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_5_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_5_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_5_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_5_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_5_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_5_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_5_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_5_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_5_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_5_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_5_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_5_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_5_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_5_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_5_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_5_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_5_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_5_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_5_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_5_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_5_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_5_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_5_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_5_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_5_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_5_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_5_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_5_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_5_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_5_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_5_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_5_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_5_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_5_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_5_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_5_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_5_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_5_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_5_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_5_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_5_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_5_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_5_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_5_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_5_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_5_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_5_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_5_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_5_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_5_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_5_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_5_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_5_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_5_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_5_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_5_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_5_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_5_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_5_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_5_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_5_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_5_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_5_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_5_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_5_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_5_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_5_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_5_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_5_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_5_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_5_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_5_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_5_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_5_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_5_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_5_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_5_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_5_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_5_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_5_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_5_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_5_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_5_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_5_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_5_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_5_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_5_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_5_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_5_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_5_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_5_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_5_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_5_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_5_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_5_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_5_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_5_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_5_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_5_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_5_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_5_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_5_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_5_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_5_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_5_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_5_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_6_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_6_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_6_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_6_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_6_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_6_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_6_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_6_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_6_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_6_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_6_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_6_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_6_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_6_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_6_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_6_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_6_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_6_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_6_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_6_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_6_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_6_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_6_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_6_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_6_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_6_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_6_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_6_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_6_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_6_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_6_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_6_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_6_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_6_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_6_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_6_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_6_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_6_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_6_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_6_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_6_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_6_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_6_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_6_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_6_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_6_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_6_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_6_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_6_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_6_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_6_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_6_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_6_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_6_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_6_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_6_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_6_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_6_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_6_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_6_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_6_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_6_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_6_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_6_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_6_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_6_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_6_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_6_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_6_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_6_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_6_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_6_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_6_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_6_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_6_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_6_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_6_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_6_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_6_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_6_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_6_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_6_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_6_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_6_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_6_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_6_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_6_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_6_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_6_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_6_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_6_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_6_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_6_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_6_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_6_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_6_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_6_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_6_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_6_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_6_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_6_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_6_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_6_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_6_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_6_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_6_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_6_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_6_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_6_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_6_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_6_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_6_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_6_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_6_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_6_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_6_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_7_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_7_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_7_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_7_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_7_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_7_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_7_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_7_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_7_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_7_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_7_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_7_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_7_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_7_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_7_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_7_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_7_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_7_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_7_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_7_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_7_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_7_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_7_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_7_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_7_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_7_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_7_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_7_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_7_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_7_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_7_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_7_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_7_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_7_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_7_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_7_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_7_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_7_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_7_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_7_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_7_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_7_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_7_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_7_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_7_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_7_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_7_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_7_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_7_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_7_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_7_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_7_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_7_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_7_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_7_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_7_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_7_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_7_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_7_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_7_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_7_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_7_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_7_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_7_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_7_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_7_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_7_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_7_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_7_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_7_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_7_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_7_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_7_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_7_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_7_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_7_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_7_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_7_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_7_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_7_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_7_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_7_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_7_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_7_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_7_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_7_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_7_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_7_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_7_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_7_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_7_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_7_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_7_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_7_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_7_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_7_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_7_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_7_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_7_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_7_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_7_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_7_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_7_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_7_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_7_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_7_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_7_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_7_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_7_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_7_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_7_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_7_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_7_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_7_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_7_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_7_CRLA_SHIFT                                                (0u)
#define DMAC1_DCTRL_0_7_PR                                                     (0x00000001u)
#define DMAC1_DCTRL_0_7_PR_SHIFT                                               (0u)
#define DMAC1_DCTRL_0_7_LVINT                                                  (0x00000002u)
#define DMAC1_DCTRL_0_7_LVINT_SHIFT                                            (1u)
#define DMAC1_DCTRL_0_7_LDPR                                                   (0x00070000u)
#define DMAC1_DCTRL_0_7_LDPR_SHIFT                                             (16u)
#define DMAC1_DCTRL_0_7_LDCA                                                   (0x00F00000u)
#define DMAC1_DCTRL_0_7_LDCA_SHIFT                                             (20u)
#define DMAC1_DCTRL_0_7_LWPR                                                   (0x07000000u)
#define DMAC1_DCTRL_0_7_LWPR_SHIFT                                             (24u)
#define DMAC1_DCTRL_0_7_LWCA                                                   (0xF0000000u)
#define DMAC1_DCTRL_0_7_LWCA_SHIFT                                             (28u)
#define DMAC1_DSTAT_EN_0_7_EN0                                                 (0x00000001u)
#define DMAC1_DSTAT_EN_0_7_EN0_SHIFT                                           (0u)
#define DMAC1_DSTAT_EN_0_7_EN1                                                 (0x00000002u)
#define DMAC1_DSTAT_EN_0_7_EN1_SHIFT                                           (1u)
#define DMAC1_DSTAT_EN_0_7_EN2                                                 (0x00000004u)
#define DMAC1_DSTAT_EN_0_7_EN2_SHIFT                                           (2u)
#define DMAC1_DSTAT_EN_0_7_EN3                                                 (0x00000008u)
#define DMAC1_DSTAT_EN_0_7_EN3_SHIFT                                           (3u)
#define DMAC1_DSTAT_EN_0_7_EN4                                                 (0x00000010u)
#define DMAC1_DSTAT_EN_0_7_EN4_SHIFT                                           (4u)
#define DMAC1_DSTAT_EN_0_7_EN5                                                 (0x00000020u)
#define DMAC1_DSTAT_EN_0_7_EN5_SHIFT                                           (5u)
#define DMAC1_DSTAT_EN_0_7_EN6                                                 (0x00000040u)
#define DMAC1_DSTAT_EN_0_7_EN6_SHIFT                                           (6u)
#define DMAC1_DSTAT_EN_0_7_EN7                                                 (0x00000080u)
#define DMAC1_DSTAT_EN_0_7_EN7_SHIFT                                           (7u)
#define DMAC1_DSTAT_ER_0_7_ER0                                                 (0x00000001u)
#define DMAC1_DSTAT_ER_0_7_ER0_SHIFT                                           (0u)
#define DMAC1_DSTAT_ER_0_7_ER1                                                 (0x00000002u)
#define DMAC1_DSTAT_ER_0_7_ER1_SHIFT                                           (1u)
#define DMAC1_DSTAT_ER_0_7_ER2                                                 (0x00000004u)
#define DMAC1_DSTAT_ER_0_7_ER2_SHIFT                                           (2u)
#define DMAC1_DSTAT_ER_0_7_ER3                                                 (0x00000008u)
#define DMAC1_DSTAT_ER_0_7_ER3_SHIFT                                           (3u)
#define DMAC1_DSTAT_ER_0_7_ER4                                                 (0x00000010u)
#define DMAC1_DSTAT_ER_0_7_ER4_SHIFT                                           (4u)
#define DMAC1_DSTAT_ER_0_7_ER5                                                 (0x00000020u)
#define DMAC1_DSTAT_ER_0_7_ER5_SHIFT                                           (5u)
#define DMAC1_DSTAT_ER_0_7_ER6                                                 (0x00000040u)
#define DMAC1_DSTAT_ER_0_7_ER6_SHIFT                                           (6u)
#define DMAC1_DSTAT_ER_0_7_ER7                                                 (0x00000080u)
#define DMAC1_DSTAT_ER_0_7_ER7_SHIFT                                           (7u)
#define DMAC1_DSTAT_END_0_7_END0                                               (0x00000001u)
#define DMAC1_DSTAT_END_0_7_END0_SHIFT                                         (0u)
#define DMAC1_DSTAT_END_0_7_END1                                               (0x00000002u)
#define DMAC1_DSTAT_END_0_7_END1_SHIFT                                         (1u)
#define DMAC1_DSTAT_END_0_7_END2                                               (0x00000004u)
#define DMAC1_DSTAT_END_0_7_END2_SHIFT                                         (2u)
#define DMAC1_DSTAT_END_0_7_END3                                               (0x00000008u)
#define DMAC1_DSTAT_END_0_7_END3_SHIFT                                         (3u)
#define DMAC1_DSTAT_END_0_7_END4                                               (0x00000010u)
#define DMAC1_DSTAT_END_0_7_END4_SHIFT                                         (4u)
#define DMAC1_DSTAT_END_0_7_END5                                               (0x00000020u)
#define DMAC1_DSTAT_END_0_7_END5_SHIFT                                         (5u)
#define DMAC1_DSTAT_END_0_7_END6                                               (0x00000040u)
#define DMAC1_DSTAT_END_0_7_END6_SHIFT                                         (6u)
#define DMAC1_DSTAT_END_0_7_END7                                               (0x00000080u)
#define DMAC1_DSTAT_END_0_7_END7_SHIFT                                         (7u)
#define DMAC1_DSTAT_TC_0_7_TC0                                                 (0x00000001u)
#define DMAC1_DSTAT_TC_0_7_TC0_SHIFT                                           (0u)
#define DMAC1_DSTAT_TC_0_7_TC1                                                 (0x00000002u)
#define DMAC1_DSTAT_TC_0_7_TC1_SHIFT                                           (1u)
#define DMAC1_DSTAT_TC_0_7_TC2                                                 (0x00000004u)
#define DMAC1_DSTAT_TC_0_7_TC2_SHIFT                                           (2u)
#define DMAC1_DSTAT_TC_0_7_TC3                                                 (0x00000008u)
#define DMAC1_DSTAT_TC_0_7_TC3_SHIFT                                           (3u)
#define DMAC1_DSTAT_TC_0_7_TC4                                                 (0x00000010u)
#define DMAC1_DSTAT_TC_0_7_TC4_SHIFT                                           (4u)
#define DMAC1_DSTAT_TC_0_7_TC5                                                 (0x00000020u)
#define DMAC1_DSTAT_TC_0_7_TC5_SHIFT                                           (5u)
#define DMAC1_DSTAT_TC_0_7_TC6                                                 (0x00000040u)
#define DMAC1_DSTAT_TC_0_7_TC6_SHIFT                                           (6u)
#define DMAC1_DSTAT_TC_0_7_TC7                                                 (0x00000080u)
#define DMAC1_DSTAT_TC_0_7_TC7_SHIFT                                           (7u)
#define DMAC1_DSTAT_SUS_0_7_SUS0                                               (0x00000001u)
#define DMAC1_DSTAT_SUS_0_7_SUS0_SHIFT                                         (0u)
#define DMAC1_DSTAT_SUS_0_7_SUS1                                               (0x00000002u)
#define DMAC1_DSTAT_SUS_0_7_SUS1_SHIFT                                         (1u)
#define DMAC1_DSTAT_SUS_0_7_SUS2                                               (0x00000004u)
#define DMAC1_DSTAT_SUS_0_7_SUS2_SHIFT                                         (2u)
#define DMAC1_DSTAT_SUS_0_7_SUS3                                               (0x00000008u)
#define DMAC1_DSTAT_SUS_0_7_SUS3_SHIFT                                         (3u)
#define DMAC1_DSTAT_SUS_0_7_SUS4                                               (0x00000010u)
#define DMAC1_DSTAT_SUS_0_7_SUS4_SHIFT                                         (4u)
#define DMAC1_DSTAT_SUS_0_7_SUS5                                               (0x00000020u)
#define DMAC1_DSTAT_SUS_0_7_SUS5_SHIFT                                         (5u)
#define DMAC1_DSTAT_SUS_0_7_SUS6                                               (0x00000040u)
#define DMAC1_DSTAT_SUS_0_7_SUS6_SHIFT                                         (6u)
#define DMAC1_DSTAT_SUS_0_7_SUS7                                               (0x00000080u)
#define DMAC1_DSTAT_SUS_0_7_SUS7_SHIFT                                         (7u)
#define DMAC1_N0SA_8_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_8_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_8_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_8_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_8_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_8_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_8_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_8_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_8_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_8_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_8_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_8_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_8_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_8_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_8_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_8_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_8_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_8_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_8_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_8_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_8_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_8_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_8_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_8_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_8_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_8_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_8_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_8_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_8_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_8_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_8_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_8_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_8_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_8_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_8_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_8_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_8_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_8_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_8_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_8_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_8_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_8_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_8_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_8_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_8_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_8_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_8_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_8_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_8_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_8_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_8_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_8_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_8_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_8_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_8_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_8_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_8_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_8_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_8_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_8_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_8_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_8_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_8_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_8_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_8_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_8_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_8_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_8_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_8_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_8_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_8_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_8_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_8_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_8_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_8_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_8_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_8_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_8_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_8_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_8_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_8_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_8_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_8_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_8_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_8_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_8_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_8_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_8_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_8_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_8_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_8_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_8_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_8_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_8_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_8_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_8_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_8_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_8_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_8_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_8_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_8_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_8_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_8_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_8_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_8_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_8_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_8_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_8_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_8_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_8_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_8_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_8_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_8_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_8_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_8_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_8_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_9_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N0SA_9_SA_SHIFT                                                  (0u)
#define DMAC1_N0DA_9_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N0DA_9_DA_SHIFT                                                  (0u)
#define DMAC1_N0TB_9_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N0TB_9_TB_SHIFT                                                  (0u)
#define DMAC1_N1SA_9_SA                                                        (0xFFFFFFFFu)
#define DMAC1_N1SA_9_SA_SHIFT                                                  (0u)
#define DMAC1_N1DA_9_DA                                                        (0xFFFFFFFFu)
#define DMAC1_N1DA_9_DA_SHIFT                                                  (0u)
#define DMAC1_N1TB_9_TB                                                        (0xFFFFFFFFu)
#define DMAC1_N1TB_9_TB_SHIFT                                                  (0u)
#define DMAC1_CRSA_9_CRSA                                                      (0xFFFFFFFFu)
#define DMAC1_CRSA_9_CRSA_SHIFT                                                (0u)
#define DMAC1_CRDA_9_CRDA                                                      (0xFFFFFFFFu)
#define DMAC1_CRDA_9_CRDA_SHIFT                                                (0u)
#define DMAC1_CRTB_9_CRTB                                                      (0xFFFFFFFFu)
#define DMAC1_CRTB_9_CRTB_SHIFT                                                (0u)
#define DMAC1_CHSTAT_9_EN                                                      (0x00000001u)
#define DMAC1_CHSTAT_9_EN_SHIFT                                                (0u)
#define DMAC1_CHSTAT_9_RQST                                                    (0x00000002u)
#define DMAC1_CHSTAT_9_RQST_SHIFT                                              (1u)
#define DMAC1_CHSTAT_9_TACT                                                    (0x00000004u)
#define DMAC1_CHSTAT_9_TACT_SHIFT                                              (2u)
#define DMAC1_CHSTAT_9_SUS                                                     (0x00000008u)
#define DMAC1_CHSTAT_9_SUS_SHIFT                                               (3u)
#define DMAC1_CHSTAT_9_ER                                                      (0x00000010u)
#define DMAC1_CHSTAT_9_ER_SHIFT                                                (4u)
#define DMAC1_CHSTAT_9_END                                                     (0x00000020u)
#define DMAC1_CHSTAT_9_END_SHIFT                                               (5u)
#define DMAC1_CHSTAT_9_TC                                                      (0x00000040u)
#define DMAC1_CHSTAT_9_TC_SHIFT                                                (6u)
#define DMAC1_CHSTAT_9_SR                                                      (0x00000080u)
#define DMAC1_CHSTAT_9_SR_SHIFT                                                (7u)
#define DMAC1_CHSTAT_9_DL                                                      (0x00000100u)
#define DMAC1_CHSTAT_9_DL_SHIFT                                                (8u)
#define DMAC1_CHSTAT_9_DW                                                      (0x00000200u)
#define DMAC1_CHSTAT_9_DW_SHIFT                                                (9u)
#define DMAC1_CHSTAT_9_DER                                                     (0x00000400u)
#define DMAC1_CHSTAT_9_DER_SHIFT                                               (10u)
#define DMAC1_CHSTAT_9_MODE                                                    (0x00000800u)
#define DMAC1_CHSTAT_9_MODE_SHIFT                                              (11u)
#define DMAC1_CHSTAT_9_INTMSK                                                  (0x00010000u)
#define DMAC1_CHSTAT_9_INTMSK_SHIFT                                            (16u)
#define DMAC1_CHCTRL_9_SETEN                                                   (0x00000001u)
#define DMAC1_CHCTRL_9_SETEN_SHIFT                                             (0u)
#define DMAC1_CHCTRL_9_CLREN                                                   (0x00000002u)
#define DMAC1_CHCTRL_9_CLREN_SHIFT                                             (1u)
#define DMAC1_CHCTRL_9_STG                                                     (0x00000004u)
#define DMAC1_CHCTRL_9_STG_SHIFT                                               (2u)
#define DMAC1_CHCTRL_9_SWRST                                                   (0x00000008u)
#define DMAC1_CHCTRL_9_SWRST_SHIFT                                             (3u)
#define DMAC1_CHCTRL_9_CLRQ                                                    (0x00000010u)
#define DMAC1_CHCTRL_9_CLRQ_SHIFT                                              (4u)
#define DMAC1_CHCTRL_9_CLREND                                                  (0x00000020u)
#define DMAC1_CHCTRL_9_CLREND_SHIFT                                            (5u)
#define DMAC1_CHCTRL_9_CLRTC                                                   (0x00000040u)
#define DMAC1_CHCTRL_9_CLRTC_SHIFT                                             (6u)
#define DMAC1_CHCTRL_9_SETSUS                                                  (0x00000100u)
#define DMAC1_CHCTRL_9_SETSUS_SHIFT                                            (8u)
#define DMAC1_CHCTRL_9_CLRSUS                                                  (0x00000200u)
#define DMAC1_CHCTRL_9_CLRSUS_SHIFT                                            (9u)
#define DMAC1_CHCTRL_9_SETINTMSK                                               (0x00010000u)
#define DMAC1_CHCTRL_9_SETINTMSK_SHIFT                                         (16u)
#define DMAC1_CHCTRL_9_CLRINTMSK                                               (0x00020000u)
#define DMAC1_CHCTRL_9_CLRINTMSK_SHIFT                                         (17u)
#define DMAC1_CHCFG_9_SEL                                                      (0x00000007u)
#define DMAC1_CHCFG_9_SEL_SHIFT                                                (0u)
#define DMAC1_CHCFG_9_REQD                                                     (0x00000008u)
#define DMAC1_CHCFG_9_REQD_SHIFT                                               (3u)
#define DMAC1_CHCFG_9_LOEN                                                     (0x00000010u)
#define DMAC1_CHCFG_9_LOEN_SHIFT                                               (4u)
#define DMAC1_CHCFG_9_HIEN                                                     (0x00000020u)
#define DMAC1_CHCFG_9_HIEN_SHIFT                                               (5u)
#define DMAC1_CHCFG_9_LVL                                                      (0x00000040u)
#define DMAC1_CHCFG_9_LVL_SHIFT                                                (6u)
#define DMAC1_CHCFG_9_AM                                                       (0x00000700u)
#define DMAC1_CHCFG_9_AM_SHIFT                                                 (8u)
#define DMAC1_CHCFG_9_SDS                                                      (0x0000F000u)
#define DMAC1_CHCFG_9_SDS_SHIFT                                                (12u)
#define DMAC1_CHCFG_9_DDS                                                      (0x000F0000u)
#define DMAC1_CHCFG_9_DDS_SHIFT                                                (16u)
#define DMAC1_CHCFG_9_SAD                                                      (0x00100000u)
#define DMAC1_CHCFG_9_SAD_SHIFT                                                (20u)
#define DMAC1_CHCFG_9_DAD                                                      (0x00200000u)
#define DMAC1_CHCFG_9_DAD_SHIFT                                                (21u)
#define DMAC1_CHCFG_9_TM                                                       (0x00400000u)
#define DMAC1_CHCFG_9_TM_SHIFT                                                 (22u)
#define DMAC1_CHCFG_9_DEM                                                      (0x01000000u)
#define DMAC1_CHCFG_9_DEM_SHIFT                                                (24u)
#define DMAC1_CHCFG_9_TCM                                                      (0x02000000u)
#define DMAC1_CHCFG_9_TCM_SHIFT                                                (25u)
#define DMAC1_CHCFG_9_SBE                                                      (0x08000000u)
#define DMAC1_CHCFG_9_SBE_SHIFT                                                (27u)
#define DMAC1_CHCFG_9_RSEL                                                     (0x10000000u)
#define DMAC1_CHCFG_9_RSEL_SHIFT                                               (28u)
#define DMAC1_CHCFG_9_RSW                                                      (0x20000000u)
#define DMAC1_CHCFG_9_RSW_SHIFT                                                (29u)
#define DMAC1_CHCFG_9_REN                                                      (0x40000000u)
#define DMAC1_CHCFG_9_REN_SHIFT                                                (30u)
#define DMAC1_CHCFG_9_DMS                                                      (0x80000000u)
#define DMAC1_CHCFG_9_DMS_SHIFT                                                (31u)
#define DMAC1_CHITVL_9_ITVL                                                    (0x0000FFFFu)
#define DMAC1_CHITVL_9_ITVL_SHIFT                                              (0u)
#define DMAC1_CHEXT_9_SPR                                                      (0x00000007u)
#define DMAC1_CHEXT_9_SPR_SHIFT                                                (0u)
#define DMAC1_CHEXT_9_SCA                                                      (0x000000F0u)
#define DMAC1_CHEXT_9_SCA_SHIFT                                                (4u)
#define DMAC1_CHEXT_9_DPR                                                      (0x00000700u)
#define DMAC1_CHEXT_9_DPR_SHIFT                                                (8u)
#define DMAC1_CHEXT_9_DCA                                                      (0x0000F000u)
#define DMAC1_CHEXT_9_DCA_SHIFT                                                (12u)
#define DMAC1_NXLA_9_NXLA                                                      (0xFFFFFFFFu)
#define DMAC1_NXLA_9_NXLA_SHIFT                                                (0u)
#define DMAC1_CRLA_9_CRLA                                                      (0xFFFFFFFFu)
#define DMAC1_CRLA_9_CRLA_SHIFT                                                (0u)
#define DMAC1_N0SA_10_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N0SA_10_SA_SHIFT                                                 (0u)
#define DMAC1_N0DA_10_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N0DA_10_DA_SHIFT                                                 (0u)
#define DMAC1_N0TB_10_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N0TB_10_TB_SHIFT                                                 (0u)
#define DMAC1_N1SA_10_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N1SA_10_SA_SHIFT                                                 (0u)
#define DMAC1_N1DA_10_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N1DA_10_DA_SHIFT                                                 (0u)
#define DMAC1_N1TB_10_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N1TB_10_TB_SHIFT                                                 (0u)
#define DMAC1_CRSA_10_CRSA                                                     (0xFFFFFFFFu)
#define DMAC1_CRSA_10_CRSA_SHIFT                                               (0u)
#define DMAC1_CRDA_10_CRDA                                                     (0xFFFFFFFFu)
#define DMAC1_CRDA_10_CRDA_SHIFT                                               (0u)
#define DMAC1_CRTB_10_CRTB                                                     (0xFFFFFFFFu)
#define DMAC1_CRTB_10_CRTB_SHIFT                                               (0u)
#define DMAC1_CHSTAT_10_EN                                                     (0x00000001u)
#define DMAC1_CHSTAT_10_EN_SHIFT                                               (0u)
#define DMAC1_CHSTAT_10_RQST                                                   (0x00000002u)
#define DMAC1_CHSTAT_10_RQST_SHIFT                                             (1u)
#define DMAC1_CHSTAT_10_TACT                                                   (0x00000004u)
#define DMAC1_CHSTAT_10_TACT_SHIFT                                             (2u)
#define DMAC1_CHSTAT_10_SUS                                                    (0x00000008u)
#define DMAC1_CHSTAT_10_SUS_SHIFT                                              (3u)
#define DMAC1_CHSTAT_10_ER                                                     (0x00000010u)
#define DMAC1_CHSTAT_10_ER_SHIFT                                               (4u)
#define DMAC1_CHSTAT_10_END                                                    (0x00000020u)
#define DMAC1_CHSTAT_10_END_SHIFT                                              (5u)
#define DMAC1_CHSTAT_10_TC                                                     (0x00000040u)
#define DMAC1_CHSTAT_10_TC_SHIFT                                               (6u)
#define DMAC1_CHSTAT_10_SR                                                     (0x00000080u)
#define DMAC1_CHSTAT_10_SR_SHIFT                                               (7u)
#define DMAC1_CHSTAT_10_DL                                                     (0x00000100u)
#define DMAC1_CHSTAT_10_DL_SHIFT                                               (8u)
#define DMAC1_CHSTAT_10_DW                                                     (0x00000200u)
#define DMAC1_CHSTAT_10_DW_SHIFT                                               (9u)
#define DMAC1_CHSTAT_10_DER                                                    (0x00000400u)
#define DMAC1_CHSTAT_10_DER_SHIFT                                              (10u)
#define DMAC1_CHSTAT_10_MODE                                                   (0x00000800u)
#define DMAC1_CHSTAT_10_MODE_SHIFT                                             (11u)
#define DMAC1_CHSTAT_10_INTMSK                                                 (0x00010000u)
#define DMAC1_CHSTAT_10_INTMSK_SHIFT                                           (16u)
#define DMAC1_CHCTRL_10_SETEN                                                  (0x00000001u)
#define DMAC1_CHCTRL_10_SETEN_SHIFT                                            (0u)
#define DMAC1_CHCTRL_10_CLREN                                                  (0x00000002u)
#define DMAC1_CHCTRL_10_CLREN_SHIFT                                            (1u)
#define DMAC1_CHCTRL_10_STG                                                    (0x00000004u)
#define DMAC1_CHCTRL_10_STG_SHIFT                                              (2u)
#define DMAC1_CHCTRL_10_SWRST                                                  (0x00000008u)
#define DMAC1_CHCTRL_10_SWRST_SHIFT                                            (3u)
#define DMAC1_CHCTRL_10_CLRQ                                                   (0x00000010u)
#define DMAC1_CHCTRL_10_CLRQ_SHIFT                                             (4u)
#define DMAC1_CHCTRL_10_CLREND                                                 (0x00000020u)
#define DMAC1_CHCTRL_10_CLREND_SHIFT                                           (5u)
#define DMAC1_CHCTRL_10_CLRTC                                                  (0x00000040u)
#define DMAC1_CHCTRL_10_CLRTC_SHIFT                                            (6u)
#define DMAC1_CHCTRL_10_SETSUS                                                 (0x00000100u)
#define DMAC1_CHCTRL_10_SETSUS_SHIFT                                           (8u)
#define DMAC1_CHCTRL_10_CLRSUS                                                 (0x00000200u)
#define DMAC1_CHCTRL_10_CLRSUS_SHIFT                                           (9u)
#define DMAC1_CHCTRL_10_SETINTMSK                                              (0x00010000u)
#define DMAC1_CHCTRL_10_SETINTMSK_SHIFT                                        (16u)
#define DMAC1_CHCTRL_10_CLRINTMSK                                              (0x00020000u)
#define DMAC1_CHCTRL_10_CLRINTMSK_SHIFT                                        (17u)
#define DMAC1_CHCFG_10_SEL                                                     (0x00000007u)
#define DMAC1_CHCFG_10_SEL_SHIFT                                               (0u)
#define DMAC1_CHCFG_10_REQD                                                    (0x00000008u)
#define DMAC1_CHCFG_10_REQD_SHIFT                                              (3u)
#define DMAC1_CHCFG_10_LOEN                                                    (0x00000010u)
#define DMAC1_CHCFG_10_LOEN_SHIFT                                              (4u)
#define DMAC1_CHCFG_10_HIEN                                                    (0x00000020u)
#define DMAC1_CHCFG_10_HIEN_SHIFT                                              (5u)
#define DMAC1_CHCFG_10_LVL                                                     (0x00000040u)
#define DMAC1_CHCFG_10_LVL_SHIFT                                               (6u)
#define DMAC1_CHCFG_10_AM                                                      (0x00000700u)
#define DMAC1_CHCFG_10_AM_SHIFT                                                (8u)
#define DMAC1_CHCFG_10_SDS                                                     (0x0000F000u)
#define DMAC1_CHCFG_10_SDS_SHIFT                                               (12u)
#define DMAC1_CHCFG_10_DDS                                                     (0x000F0000u)
#define DMAC1_CHCFG_10_DDS_SHIFT                                               (16u)
#define DMAC1_CHCFG_10_SAD                                                     (0x00100000u)
#define DMAC1_CHCFG_10_SAD_SHIFT                                               (20u)
#define DMAC1_CHCFG_10_DAD                                                     (0x00200000u)
#define DMAC1_CHCFG_10_DAD_SHIFT                                               (21u)
#define DMAC1_CHCFG_10_TM                                                      (0x00400000u)
#define DMAC1_CHCFG_10_TM_SHIFT                                                (22u)
#define DMAC1_CHCFG_10_DEM                                                     (0x01000000u)
#define DMAC1_CHCFG_10_DEM_SHIFT                                               (24u)
#define DMAC1_CHCFG_10_TCM                                                     (0x02000000u)
#define DMAC1_CHCFG_10_TCM_SHIFT                                               (25u)
#define DMAC1_CHCFG_10_SBE                                                     (0x08000000u)
#define DMAC1_CHCFG_10_SBE_SHIFT                                               (27u)
#define DMAC1_CHCFG_10_RSEL                                                    (0x10000000u)
#define DMAC1_CHCFG_10_RSEL_SHIFT                                              (28u)
#define DMAC1_CHCFG_10_RSW                                                     (0x20000000u)
#define DMAC1_CHCFG_10_RSW_SHIFT                                               (29u)
#define DMAC1_CHCFG_10_REN                                                     (0x40000000u)
#define DMAC1_CHCFG_10_REN_SHIFT                                               (30u)
#define DMAC1_CHCFG_10_DMS                                                     (0x80000000u)
#define DMAC1_CHCFG_10_DMS_SHIFT                                               (31u)
#define DMAC1_CHITVL_10_ITVL                                                   (0x0000FFFFu)
#define DMAC1_CHITVL_10_ITVL_SHIFT                                             (0u)
#define DMAC1_CHEXT_10_SPR                                                     (0x00000007u)
#define DMAC1_CHEXT_10_SPR_SHIFT                                               (0u)
#define DMAC1_CHEXT_10_SCA                                                     (0x000000F0u)
#define DMAC1_CHEXT_10_SCA_SHIFT                                               (4u)
#define DMAC1_CHEXT_10_DPR                                                     (0x00000700u)
#define DMAC1_CHEXT_10_DPR_SHIFT                                               (8u)
#define DMAC1_CHEXT_10_DCA                                                     (0x0000F000u)
#define DMAC1_CHEXT_10_DCA_SHIFT                                               (12u)
#define DMAC1_NXLA_10_NXLA                                                     (0xFFFFFFFFu)
#define DMAC1_NXLA_10_NXLA_SHIFT                                               (0u)
#define DMAC1_CRLA_10_CRLA                                                     (0xFFFFFFFFu)
#define DMAC1_CRLA_10_CRLA_SHIFT                                               (0u)
#define DMAC1_N0SA_11_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N0SA_11_SA_SHIFT                                                 (0u)
#define DMAC1_N0DA_11_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N0DA_11_DA_SHIFT                                                 (0u)
#define DMAC1_N0TB_11_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N0TB_11_TB_SHIFT                                                 (0u)
#define DMAC1_N1SA_11_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N1SA_11_SA_SHIFT                                                 (0u)
#define DMAC1_N1DA_11_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N1DA_11_DA_SHIFT                                                 (0u)
#define DMAC1_N1TB_11_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N1TB_11_TB_SHIFT                                                 (0u)
#define DMAC1_CRSA_11_CRSA                                                     (0xFFFFFFFFu)
#define DMAC1_CRSA_11_CRSA_SHIFT                                               (0u)
#define DMAC1_CRDA_11_CRDA                                                     (0xFFFFFFFFu)
#define DMAC1_CRDA_11_CRDA_SHIFT                                               (0u)
#define DMAC1_CRTB_11_CRTB                                                     (0xFFFFFFFFu)
#define DMAC1_CRTB_11_CRTB_SHIFT                                               (0u)
#define DMAC1_CHSTAT_11_EN                                                     (0x00000001u)
#define DMAC1_CHSTAT_11_EN_SHIFT                                               (0u)
#define DMAC1_CHSTAT_11_RQST                                                   (0x00000002u)
#define DMAC1_CHSTAT_11_RQST_SHIFT                                             (1u)
#define DMAC1_CHSTAT_11_TACT                                                   (0x00000004u)
#define DMAC1_CHSTAT_11_TACT_SHIFT                                             (2u)
#define DMAC1_CHSTAT_11_SUS                                                    (0x00000008u)
#define DMAC1_CHSTAT_11_SUS_SHIFT                                              (3u)
#define DMAC1_CHSTAT_11_ER                                                     (0x00000010u)
#define DMAC1_CHSTAT_11_ER_SHIFT                                               (4u)
#define DMAC1_CHSTAT_11_END                                                    (0x00000020u)
#define DMAC1_CHSTAT_11_END_SHIFT                                              (5u)
#define DMAC1_CHSTAT_11_TC                                                     (0x00000040u)
#define DMAC1_CHSTAT_11_TC_SHIFT                                               (6u)
#define DMAC1_CHSTAT_11_SR                                                     (0x00000080u)
#define DMAC1_CHSTAT_11_SR_SHIFT                                               (7u)
#define DMAC1_CHSTAT_11_DL                                                     (0x00000100u)
#define DMAC1_CHSTAT_11_DL_SHIFT                                               (8u)
#define DMAC1_CHSTAT_11_DW                                                     (0x00000200u)
#define DMAC1_CHSTAT_11_DW_SHIFT                                               (9u)
#define DMAC1_CHSTAT_11_DER                                                    (0x00000400u)
#define DMAC1_CHSTAT_11_DER_SHIFT                                              (10u)
#define DMAC1_CHSTAT_11_MODE                                                   (0x00000800u)
#define DMAC1_CHSTAT_11_MODE_SHIFT                                             (11u)
#define DMAC1_CHSTAT_11_INTMSK                                                 (0x00010000u)
#define DMAC1_CHSTAT_11_INTMSK_SHIFT                                           (16u)
#define DMAC1_CHCTRL_11_SETEN                                                  (0x00000001u)
#define DMAC1_CHCTRL_11_SETEN_SHIFT                                            (0u)
#define DMAC1_CHCTRL_11_CLREN                                                  (0x00000002u)
#define DMAC1_CHCTRL_11_CLREN_SHIFT                                            (1u)
#define DMAC1_CHCTRL_11_STG                                                    (0x00000004u)
#define DMAC1_CHCTRL_11_STG_SHIFT                                              (2u)
#define DMAC1_CHCTRL_11_SWRST                                                  (0x00000008u)
#define DMAC1_CHCTRL_11_SWRST_SHIFT                                            (3u)
#define DMAC1_CHCTRL_11_CLRQ                                                   (0x00000010u)
#define DMAC1_CHCTRL_11_CLRQ_SHIFT                                             (4u)
#define DMAC1_CHCTRL_11_CLREND                                                 (0x00000020u)
#define DMAC1_CHCTRL_11_CLREND_SHIFT                                           (5u)
#define DMAC1_CHCTRL_11_CLRTC                                                  (0x00000040u)
#define DMAC1_CHCTRL_11_CLRTC_SHIFT                                            (6u)
#define DMAC1_CHCTRL_11_SETSUS                                                 (0x00000100u)
#define DMAC1_CHCTRL_11_SETSUS_SHIFT                                           (8u)
#define DMAC1_CHCTRL_11_CLRSUS                                                 (0x00000200u)
#define DMAC1_CHCTRL_11_CLRSUS_SHIFT                                           (9u)
#define DMAC1_CHCTRL_11_SETINTMSK                                              (0x00010000u)
#define DMAC1_CHCTRL_11_SETINTMSK_SHIFT                                        (16u)
#define DMAC1_CHCTRL_11_CLRINTMSK                                              (0x00020000u)
#define DMAC1_CHCTRL_11_CLRINTMSK_SHIFT                                        (17u)
#define DMAC1_CHCFG_11_SEL                                                     (0x00000007u)
#define DMAC1_CHCFG_11_SEL_SHIFT                                               (0u)
#define DMAC1_CHCFG_11_REQD                                                    (0x00000008u)
#define DMAC1_CHCFG_11_REQD_SHIFT                                              (3u)
#define DMAC1_CHCFG_11_LOEN                                                    (0x00000010u)
#define DMAC1_CHCFG_11_LOEN_SHIFT                                              (4u)
#define DMAC1_CHCFG_11_HIEN                                                    (0x00000020u)
#define DMAC1_CHCFG_11_HIEN_SHIFT                                              (5u)
#define DMAC1_CHCFG_11_LVL                                                     (0x00000040u)
#define DMAC1_CHCFG_11_LVL_SHIFT                                               (6u)
#define DMAC1_CHCFG_11_AM                                                      (0x00000700u)
#define DMAC1_CHCFG_11_AM_SHIFT                                                (8u)
#define DMAC1_CHCFG_11_SDS                                                     (0x0000F000u)
#define DMAC1_CHCFG_11_SDS_SHIFT                                               (12u)
#define DMAC1_CHCFG_11_DDS                                                     (0x000F0000u)
#define DMAC1_CHCFG_11_DDS_SHIFT                                               (16u)
#define DMAC1_CHCFG_11_SAD                                                     (0x00100000u)
#define DMAC1_CHCFG_11_SAD_SHIFT                                               (20u)
#define DMAC1_CHCFG_11_DAD                                                     (0x00200000u)
#define DMAC1_CHCFG_11_DAD_SHIFT                                               (21u)
#define DMAC1_CHCFG_11_TM                                                      (0x00400000u)
#define DMAC1_CHCFG_11_TM_SHIFT                                                (22u)
#define DMAC1_CHCFG_11_DEM                                                     (0x01000000u)
#define DMAC1_CHCFG_11_DEM_SHIFT                                               (24u)
#define DMAC1_CHCFG_11_TCM                                                     (0x02000000u)
#define DMAC1_CHCFG_11_TCM_SHIFT                                               (25u)
#define DMAC1_CHCFG_11_SBE                                                     (0x08000000u)
#define DMAC1_CHCFG_11_SBE_SHIFT                                               (27u)
#define DMAC1_CHCFG_11_RSEL                                                    (0x10000000u)
#define DMAC1_CHCFG_11_RSEL_SHIFT                                              (28u)
#define DMAC1_CHCFG_11_RSW                                                     (0x20000000u)
#define DMAC1_CHCFG_11_RSW_SHIFT                                               (29u)
#define DMAC1_CHCFG_11_REN                                                     (0x40000000u)
#define DMAC1_CHCFG_11_REN_SHIFT                                               (30u)
#define DMAC1_CHCFG_11_DMS                                                     (0x80000000u)
#define DMAC1_CHCFG_11_DMS_SHIFT                                               (31u)
#define DMAC1_CHITVL_11_ITVL                                                   (0x0000FFFFu)
#define DMAC1_CHITVL_11_ITVL_SHIFT                                             (0u)
#define DMAC1_CHEXT_11_SPR                                                     (0x00000007u)
#define DMAC1_CHEXT_11_SPR_SHIFT                                               (0u)
#define DMAC1_CHEXT_11_SCA                                                     (0x000000F0u)
#define DMAC1_CHEXT_11_SCA_SHIFT                                               (4u)
#define DMAC1_CHEXT_11_DPR                                                     (0x00000700u)
#define DMAC1_CHEXT_11_DPR_SHIFT                                               (8u)
#define DMAC1_CHEXT_11_DCA                                                     (0x0000F000u)
#define DMAC1_CHEXT_11_DCA_SHIFT                                               (12u)
#define DMAC1_NXLA_11_NXLA                                                     (0xFFFFFFFFu)
#define DMAC1_NXLA_11_NXLA_SHIFT                                               (0u)
#define DMAC1_CRLA_11_CRLA                                                     (0xFFFFFFFFu)
#define DMAC1_CRLA_11_CRLA_SHIFT                                               (0u)
#define DMAC1_N0SA_12_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N0SA_12_SA_SHIFT                                                 (0u)
#define DMAC1_N0DA_12_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N0DA_12_DA_SHIFT                                                 (0u)
#define DMAC1_N0TB_12_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N0TB_12_TB_SHIFT                                                 (0u)
#define DMAC1_N1SA_12_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N1SA_12_SA_SHIFT                                                 (0u)
#define DMAC1_N1DA_12_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N1DA_12_DA_SHIFT                                                 (0u)
#define DMAC1_N1TB_12_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N1TB_12_TB_SHIFT                                                 (0u)
#define DMAC1_CRSA_12_CRSA                                                     (0xFFFFFFFFu)
#define DMAC1_CRSA_12_CRSA_SHIFT                                               (0u)
#define DMAC1_CRDA_12_CRDA                                                     (0xFFFFFFFFu)
#define DMAC1_CRDA_12_CRDA_SHIFT                                               (0u)
#define DMAC1_CRTB_12_CRTB                                                     (0xFFFFFFFFu)
#define DMAC1_CRTB_12_CRTB_SHIFT                                               (0u)
#define DMAC1_CHSTAT_12_EN                                                     (0x00000001u)
#define DMAC1_CHSTAT_12_EN_SHIFT                                               (0u)
#define DMAC1_CHSTAT_12_RQST                                                   (0x00000002u)
#define DMAC1_CHSTAT_12_RQST_SHIFT                                             (1u)
#define DMAC1_CHSTAT_12_TACT                                                   (0x00000004u)
#define DMAC1_CHSTAT_12_TACT_SHIFT                                             (2u)
#define DMAC1_CHSTAT_12_SUS                                                    (0x00000008u)
#define DMAC1_CHSTAT_12_SUS_SHIFT                                              (3u)
#define DMAC1_CHSTAT_12_ER                                                     (0x00000010u)
#define DMAC1_CHSTAT_12_ER_SHIFT                                               (4u)
#define DMAC1_CHSTAT_12_END                                                    (0x00000020u)
#define DMAC1_CHSTAT_12_END_SHIFT                                              (5u)
#define DMAC1_CHSTAT_12_TC                                                     (0x00000040u)
#define DMAC1_CHSTAT_12_TC_SHIFT                                               (6u)
#define DMAC1_CHSTAT_12_SR                                                     (0x00000080u)
#define DMAC1_CHSTAT_12_SR_SHIFT                                               (7u)
#define DMAC1_CHSTAT_12_DL                                                     (0x00000100u)
#define DMAC1_CHSTAT_12_DL_SHIFT                                               (8u)
#define DMAC1_CHSTAT_12_DW                                                     (0x00000200u)
#define DMAC1_CHSTAT_12_DW_SHIFT                                               (9u)
#define DMAC1_CHSTAT_12_DER                                                    (0x00000400u)
#define DMAC1_CHSTAT_12_DER_SHIFT                                              (10u)
#define DMAC1_CHSTAT_12_MODE                                                   (0x00000800u)
#define DMAC1_CHSTAT_12_MODE_SHIFT                                             (11u)
#define DMAC1_CHSTAT_12_INTMSK                                                 (0x00010000u)
#define DMAC1_CHSTAT_12_INTMSK_SHIFT                                           (16u)
#define DMAC1_CHCTRL_12_SETEN                                                  (0x00000001u)
#define DMAC1_CHCTRL_12_SETEN_SHIFT                                            (0u)
#define DMAC1_CHCTRL_12_CLREN                                                  (0x00000002u)
#define DMAC1_CHCTRL_12_CLREN_SHIFT                                            (1u)
#define DMAC1_CHCTRL_12_STG                                                    (0x00000004u)
#define DMAC1_CHCTRL_12_STG_SHIFT                                              (2u)
#define DMAC1_CHCTRL_12_SWRST                                                  (0x00000008u)
#define DMAC1_CHCTRL_12_SWRST_SHIFT                                            (3u)
#define DMAC1_CHCTRL_12_CLRQ                                                   (0x00000010u)
#define DMAC1_CHCTRL_12_CLRQ_SHIFT                                             (4u)
#define DMAC1_CHCTRL_12_CLREND                                                 (0x00000020u)
#define DMAC1_CHCTRL_12_CLREND_SHIFT                                           (5u)
#define DMAC1_CHCTRL_12_CLRTC                                                  (0x00000040u)
#define DMAC1_CHCTRL_12_CLRTC_SHIFT                                            (6u)
#define DMAC1_CHCTRL_12_SETSUS                                                 (0x00000100u)
#define DMAC1_CHCTRL_12_SETSUS_SHIFT                                           (8u)
#define DMAC1_CHCTRL_12_CLRSUS                                                 (0x00000200u)
#define DMAC1_CHCTRL_12_CLRSUS_SHIFT                                           (9u)
#define DMAC1_CHCTRL_12_SETINTMSK                                              (0x00010000u)
#define DMAC1_CHCTRL_12_SETINTMSK_SHIFT                                        (16u)
#define DMAC1_CHCTRL_12_CLRINTMSK                                              (0x00020000u)
#define DMAC1_CHCTRL_12_CLRINTMSK_SHIFT                                        (17u)
#define DMAC1_CHCFG_12_SEL                                                     (0x00000007u)
#define DMAC1_CHCFG_12_SEL_SHIFT                                               (0u)
#define DMAC1_CHCFG_12_REQD                                                    (0x00000008u)
#define DMAC1_CHCFG_12_REQD_SHIFT                                              (3u)
#define DMAC1_CHCFG_12_LOEN                                                    (0x00000010u)
#define DMAC1_CHCFG_12_LOEN_SHIFT                                              (4u)
#define DMAC1_CHCFG_12_HIEN                                                    (0x00000020u)
#define DMAC1_CHCFG_12_HIEN_SHIFT                                              (5u)
#define DMAC1_CHCFG_12_LVL                                                     (0x00000040u)
#define DMAC1_CHCFG_12_LVL_SHIFT                                               (6u)
#define DMAC1_CHCFG_12_AM                                                      (0x00000700u)
#define DMAC1_CHCFG_12_AM_SHIFT                                                (8u)
#define DMAC1_CHCFG_12_SDS                                                     (0x0000F000u)
#define DMAC1_CHCFG_12_SDS_SHIFT                                               (12u)
#define DMAC1_CHCFG_12_DDS                                                     (0x000F0000u)
#define DMAC1_CHCFG_12_DDS_SHIFT                                               (16u)
#define DMAC1_CHCFG_12_SAD                                                     (0x00100000u)
#define DMAC1_CHCFG_12_SAD_SHIFT                                               (20u)
#define DMAC1_CHCFG_12_DAD                                                     (0x00200000u)
#define DMAC1_CHCFG_12_DAD_SHIFT                                               (21u)
#define DMAC1_CHCFG_12_TM                                                      (0x00400000u)
#define DMAC1_CHCFG_12_TM_SHIFT                                                (22u)
#define DMAC1_CHCFG_12_DEM                                                     (0x01000000u)
#define DMAC1_CHCFG_12_DEM_SHIFT                                               (24u)
#define DMAC1_CHCFG_12_TCM                                                     (0x02000000u)
#define DMAC1_CHCFG_12_TCM_SHIFT                                               (25u)
#define DMAC1_CHCFG_12_SBE                                                     (0x08000000u)
#define DMAC1_CHCFG_12_SBE_SHIFT                                               (27u)
#define DMAC1_CHCFG_12_RSEL                                                    (0x10000000u)
#define DMAC1_CHCFG_12_RSEL_SHIFT                                              (28u)
#define DMAC1_CHCFG_12_RSW                                                     (0x20000000u)
#define DMAC1_CHCFG_12_RSW_SHIFT                                               (29u)
#define DMAC1_CHCFG_12_REN                                                     (0x40000000u)
#define DMAC1_CHCFG_12_REN_SHIFT                                               (30u)
#define DMAC1_CHCFG_12_DMS                                                     (0x80000000u)
#define DMAC1_CHCFG_12_DMS_SHIFT                                               (31u)
#define DMAC1_CHITVL_12_ITVL                                                   (0x0000FFFFu)
#define DMAC1_CHITVL_12_ITVL_SHIFT                                             (0u)
#define DMAC1_CHEXT_12_SPR                                                     (0x00000007u)
#define DMAC1_CHEXT_12_SPR_SHIFT                                               (0u)
#define DMAC1_CHEXT_12_SCA                                                     (0x000000F0u)
#define DMAC1_CHEXT_12_SCA_SHIFT                                               (4u)
#define DMAC1_CHEXT_12_DPR                                                     (0x00000700u)
#define DMAC1_CHEXT_12_DPR_SHIFT                                               (8u)
#define DMAC1_CHEXT_12_DCA                                                     (0x0000F000u)
#define DMAC1_CHEXT_12_DCA_SHIFT                                               (12u)
#define DMAC1_NXLA_12_NXLA                                                     (0xFFFFFFFFu)
#define DMAC1_NXLA_12_NXLA_SHIFT                                               (0u)
#define DMAC1_CRLA_12_CRLA                                                     (0xFFFFFFFFu)
#define DMAC1_CRLA_12_CRLA_SHIFT                                               (0u)
#define DMAC1_N0SA_13_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N0SA_13_SA_SHIFT                                                 (0u)
#define DMAC1_N0DA_13_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N0DA_13_DA_SHIFT                                                 (0u)
#define DMAC1_N0TB_13_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N0TB_13_TB_SHIFT                                                 (0u)
#define DMAC1_N1SA_13_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N1SA_13_SA_SHIFT                                                 (0u)
#define DMAC1_N1DA_13_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N1DA_13_DA_SHIFT                                                 (0u)
#define DMAC1_N1TB_13_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N1TB_13_TB_SHIFT                                                 (0u)
#define DMAC1_CRSA_13_CRSA                                                     (0xFFFFFFFFu)
#define DMAC1_CRSA_13_CRSA_SHIFT                                               (0u)
#define DMAC1_CRDA_13_CRDA                                                     (0xFFFFFFFFu)
#define DMAC1_CRDA_13_CRDA_SHIFT                                               (0u)
#define DMAC1_CRTB_13_CRTB                                                     (0xFFFFFFFFu)
#define DMAC1_CRTB_13_CRTB_SHIFT                                               (0u)
#define DMAC1_CHSTAT_13_EN                                                     (0x00000001u)
#define DMAC1_CHSTAT_13_EN_SHIFT                                               (0u)
#define DMAC1_CHSTAT_13_RQST                                                   (0x00000002u)
#define DMAC1_CHSTAT_13_RQST_SHIFT                                             (1u)
#define DMAC1_CHSTAT_13_TACT                                                   (0x00000004u)
#define DMAC1_CHSTAT_13_TACT_SHIFT                                             (2u)
#define DMAC1_CHSTAT_13_SUS                                                    (0x00000008u)
#define DMAC1_CHSTAT_13_SUS_SHIFT                                              (3u)
#define DMAC1_CHSTAT_13_ER                                                     (0x00000010u)
#define DMAC1_CHSTAT_13_ER_SHIFT                                               (4u)
#define DMAC1_CHSTAT_13_END                                                    (0x00000020u)
#define DMAC1_CHSTAT_13_END_SHIFT                                              (5u)
#define DMAC1_CHSTAT_13_TC                                                     (0x00000040u)
#define DMAC1_CHSTAT_13_TC_SHIFT                                               (6u)
#define DMAC1_CHSTAT_13_SR                                                     (0x00000080u)
#define DMAC1_CHSTAT_13_SR_SHIFT                                               (7u)
#define DMAC1_CHSTAT_13_DL                                                     (0x00000100u)
#define DMAC1_CHSTAT_13_DL_SHIFT                                               (8u)
#define DMAC1_CHSTAT_13_DW                                                     (0x00000200u)
#define DMAC1_CHSTAT_13_DW_SHIFT                                               (9u)
#define DMAC1_CHSTAT_13_DER                                                    (0x00000400u)
#define DMAC1_CHSTAT_13_DER_SHIFT                                              (10u)
#define DMAC1_CHSTAT_13_MODE                                                   (0x00000800u)
#define DMAC1_CHSTAT_13_MODE_SHIFT                                             (11u)
#define DMAC1_CHSTAT_13_INTMSK                                                 (0x00010000u)
#define DMAC1_CHSTAT_13_INTMSK_SHIFT                                           (16u)
#define DMAC1_CHCTRL_13_SETEN                                                  (0x00000001u)
#define DMAC1_CHCTRL_13_SETEN_SHIFT                                            (0u)
#define DMAC1_CHCTRL_13_CLREN                                                  (0x00000002u)
#define DMAC1_CHCTRL_13_CLREN_SHIFT                                            (1u)
#define DMAC1_CHCTRL_13_STG                                                    (0x00000004u)
#define DMAC1_CHCTRL_13_STG_SHIFT                                              (2u)
#define DMAC1_CHCTRL_13_SWRST                                                  (0x00000008u)
#define DMAC1_CHCTRL_13_SWRST_SHIFT                                            (3u)
#define DMAC1_CHCTRL_13_CLRQ                                                   (0x00000010u)
#define DMAC1_CHCTRL_13_CLRQ_SHIFT                                             (4u)
#define DMAC1_CHCTRL_13_CLREND                                                 (0x00000020u)
#define DMAC1_CHCTRL_13_CLREND_SHIFT                                           (5u)
#define DMAC1_CHCTRL_13_CLRTC                                                  (0x00000040u)
#define DMAC1_CHCTRL_13_CLRTC_SHIFT                                            (6u)
#define DMAC1_CHCTRL_13_SETSUS                                                 (0x00000100u)
#define DMAC1_CHCTRL_13_SETSUS_SHIFT                                           (8u)
#define DMAC1_CHCTRL_13_CLRSUS                                                 (0x00000200u)
#define DMAC1_CHCTRL_13_CLRSUS_SHIFT                                           (9u)
#define DMAC1_CHCTRL_13_SETINTMSK                                              (0x00010000u)
#define DMAC1_CHCTRL_13_SETINTMSK_SHIFT                                        (16u)
#define DMAC1_CHCTRL_13_CLRINTMSK                                              (0x00020000u)
#define DMAC1_CHCTRL_13_CLRINTMSK_SHIFT                                        (17u)
#define DMAC1_CHCFG_13_SEL                                                     (0x00000007u)
#define DMAC1_CHCFG_13_SEL_SHIFT                                               (0u)
#define DMAC1_CHCFG_13_REQD                                                    (0x00000008u)
#define DMAC1_CHCFG_13_REQD_SHIFT                                              (3u)
#define DMAC1_CHCFG_13_LOEN                                                    (0x00000010u)
#define DMAC1_CHCFG_13_LOEN_SHIFT                                              (4u)
#define DMAC1_CHCFG_13_HIEN                                                    (0x00000020u)
#define DMAC1_CHCFG_13_HIEN_SHIFT                                              (5u)
#define DMAC1_CHCFG_13_LVL                                                     (0x00000040u)
#define DMAC1_CHCFG_13_LVL_SHIFT                                               (6u)
#define DMAC1_CHCFG_13_AM                                                      (0x00000700u)
#define DMAC1_CHCFG_13_AM_SHIFT                                                (8u)
#define DMAC1_CHCFG_13_SDS                                                     (0x0000F000u)
#define DMAC1_CHCFG_13_SDS_SHIFT                                               (12u)
#define DMAC1_CHCFG_13_DDS                                                     (0x000F0000u)
#define DMAC1_CHCFG_13_DDS_SHIFT                                               (16u)
#define DMAC1_CHCFG_13_SAD                                                     (0x00100000u)
#define DMAC1_CHCFG_13_SAD_SHIFT                                               (20u)
#define DMAC1_CHCFG_13_DAD                                                     (0x00200000u)
#define DMAC1_CHCFG_13_DAD_SHIFT                                               (21u)
#define DMAC1_CHCFG_13_TM                                                      (0x00400000u)
#define DMAC1_CHCFG_13_TM_SHIFT                                                (22u)
#define DMAC1_CHCFG_13_DEM                                                     (0x01000000u)
#define DMAC1_CHCFG_13_DEM_SHIFT                                               (24u)
#define DMAC1_CHCFG_13_TCM                                                     (0x02000000u)
#define DMAC1_CHCFG_13_TCM_SHIFT                                               (25u)
#define DMAC1_CHCFG_13_SBE                                                     (0x08000000u)
#define DMAC1_CHCFG_13_SBE_SHIFT                                               (27u)
#define DMAC1_CHCFG_13_RSEL                                                    (0x10000000u)
#define DMAC1_CHCFG_13_RSEL_SHIFT                                              (28u)
#define DMAC1_CHCFG_13_RSW                                                     (0x20000000u)
#define DMAC1_CHCFG_13_RSW_SHIFT                                               (29u)
#define DMAC1_CHCFG_13_REN                                                     (0x40000000u)
#define DMAC1_CHCFG_13_REN_SHIFT                                               (30u)
#define DMAC1_CHCFG_13_DMS                                                     (0x80000000u)
#define DMAC1_CHCFG_13_DMS_SHIFT                                               (31u)
#define DMAC1_CHITVL_13_ITVL                                                   (0x0000FFFFu)
#define DMAC1_CHITVL_13_ITVL_SHIFT                                             (0u)
#define DMAC1_CHEXT_13_SPR                                                     (0x00000007u)
#define DMAC1_CHEXT_13_SPR_SHIFT                                               (0u)
#define DMAC1_CHEXT_13_SCA                                                     (0x000000F0u)
#define DMAC1_CHEXT_13_SCA_SHIFT                                               (4u)
#define DMAC1_CHEXT_13_DPR                                                     (0x00000700u)
#define DMAC1_CHEXT_13_DPR_SHIFT                                               (8u)
#define DMAC1_CHEXT_13_DCA                                                     (0x0000F000u)
#define DMAC1_CHEXT_13_DCA_SHIFT                                               (12u)
#define DMAC1_NXLA_13_NXLA                                                     (0xFFFFFFFFu)
#define DMAC1_NXLA_13_NXLA_SHIFT                                               (0u)
#define DMAC1_CRLA_13_CRLA                                                     (0xFFFFFFFFu)
#define DMAC1_CRLA_13_CRLA_SHIFT                                               (0u)
#define DMAC1_N0SA_14_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N0SA_14_SA_SHIFT                                                 (0u)
#define DMAC1_N0DA_14_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N0DA_14_DA_SHIFT                                                 (0u)
#define DMAC1_N0TB_14_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N0TB_14_TB_SHIFT                                                 (0u)
#define DMAC1_N1SA_14_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N1SA_14_SA_SHIFT                                                 (0u)
#define DMAC1_N1DA_14_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N1DA_14_DA_SHIFT                                                 (0u)
#define DMAC1_N1TB_14_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N1TB_14_TB_SHIFT                                                 (0u)
#define DMAC1_CRSA_14_CRSA                                                     (0xFFFFFFFFu)
#define DMAC1_CRSA_14_CRSA_SHIFT                                               (0u)
#define DMAC1_CRDA_14_CRDA                                                     (0xFFFFFFFFu)
#define DMAC1_CRDA_14_CRDA_SHIFT                                               (0u)
#define DMAC1_CRTB_14_CRTB                                                     (0xFFFFFFFFu)
#define DMAC1_CRTB_14_CRTB_SHIFT                                               (0u)
#define DMAC1_CHSTAT_14_EN                                                     (0x00000001u)
#define DMAC1_CHSTAT_14_EN_SHIFT                                               (0u)
#define DMAC1_CHSTAT_14_RQST                                                   (0x00000002u)
#define DMAC1_CHSTAT_14_RQST_SHIFT                                             (1u)
#define DMAC1_CHSTAT_14_TACT                                                   (0x00000004u)
#define DMAC1_CHSTAT_14_TACT_SHIFT                                             (2u)
#define DMAC1_CHSTAT_14_SUS                                                    (0x00000008u)
#define DMAC1_CHSTAT_14_SUS_SHIFT                                              (3u)
#define DMAC1_CHSTAT_14_ER                                                     (0x00000010u)
#define DMAC1_CHSTAT_14_ER_SHIFT                                               (4u)
#define DMAC1_CHSTAT_14_END                                                    (0x00000020u)
#define DMAC1_CHSTAT_14_END_SHIFT                                              (5u)
#define DMAC1_CHSTAT_14_TC                                                     (0x00000040u)
#define DMAC1_CHSTAT_14_TC_SHIFT                                               (6u)
#define DMAC1_CHSTAT_14_SR                                                     (0x00000080u)
#define DMAC1_CHSTAT_14_SR_SHIFT                                               (7u)
#define DMAC1_CHSTAT_14_DL                                                     (0x00000100u)
#define DMAC1_CHSTAT_14_DL_SHIFT                                               (8u)
#define DMAC1_CHSTAT_14_DW                                                     (0x00000200u)
#define DMAC1_CHSTAT_14_DW_SHIFT                                               (9u)
#define DMAC1_CHSTAT_14_DER                                                    (0x00000400u)
#define DMAC1_CHSTAT_14_DER_SHIFT                                              (10u)
#define DMAC1_CHSTAT_14_MODE                                                   (0x00000800u)
#define DMAC1_CHSTAT_14_MODE_SHIFT                                             (11u)
#define DMAC1_CHSTAT_14_INTMSK                                                 (0x00010000u)
#define DMAC1_CHSTAT_14_INTMSK_SHIFT                                           (16u)
#define DMAC1_CHCTRL_14_SETEN                                                  (0x00000001u)
#define DMAC1_CHCTRL_14_SETEN_SHIFT                                            (0u)
#define DMAC1_CHCTRL_14_CLREN                                                  (0x00000002u)
#define DMAC1_CHCTRL_14_CLREN_SHIFT                                            (1u)
#define DMAC1_CHCTRL_14_STG                                                    (0x00000004u)
#define DMAC1_CHCTRL_14_STG_SHIFT                                              (2u)
#define DMAC1_CHCTRL_14_SWRST                                                  (0x00000008u)
#define DMAC1_CHCTRL_14_SWRST_SHIFT                                            (3u)
#define DMAC1_CHCTRL_14_CLRQ                                                   (0x00000010u)
#define DMAC1_CHCTRL_14_CLRQ_SHIFT                                             (4u)
#define DMAC1_CHCTRL_14_CLREND                                                 (0x00000020u)
#define DMAC1_CHCTRL_14_CLREND_SHIFT                                           (5u)
#define DMAC1_CHCTRL_14_CLRTC                                                  (0x00000040u)
#define DMAC1_CHCTRL_14_CLRTC_SHIFT                                            (6u)
#define DMAC1_CHCTRL_14_SETSUS                                                 (0x00000100u)
#define DMAC1_CHCTRL_14_SETSUS_SHIFT                                           (8u)
#define DMAC1_CHCTRL_14_CLRSUS                                                 (0x00000200u)
#define DMAC1_CHCTRL_14_CLRSUS_SHIFT                                           (9u)
#define DMAC1_CHCTRL_14_SETINTMSK                                              (0x00010000u)
#define DMAC1_CHCTRL_14_SETINTMSK_SHIFT                                        (16u)
#define DMAC1_CHCTRL_14_CLRINTMSK                                              (0x00020000u)
#define DMAC1_CHCTRL_14_CLRINTMSK_SHIFT                                        (17u)
#define DMAC1_CHCFG_14_SEL                                                     (0x00000007u)
#define DMAC1_CHCFG_14_SEL_SHIFT                                               (0u)
#define DMAC1_CHCFG_14_REQD                                                    (0x00000008u)
#define DMAC1_CHCFG_14_REQD_SHIFT                                              (3u)
#define DMAC1_CHCFG_14_LOEN                                                    (0x00000010u)
#define DMAC1_CHCFG_14_LOEN_SHIFT                                              (4u)
#define DMAC1_CHCFG_14_HIEN                                                    (0x00000020u)
#define DMAC1_CHCFG_14_HIEN_SHIFT                                              (5u)
#define DMAC1_CHCFG_14_LVL                                                     (0x00000040u)
#define DMAC1_CHCFG_14_LVL_SHIFT                                               (6u)
#define DMAC1_CHCFG_14_AM                                                      (0x00000700u)
#define DMAC1_CHCFG_14_AM_SHIFT                                                (8u)
#define DMAC1_CHCFG_14_SDS                                                     (0x0000F000u)
#define DMAC1_CHCFG_14_SDS_SHIFT                                               (12u)
#define DMAC1_CHCFG_14_DDS                                                     (0x000F0000u)
#define DMAC1_CHCFG_14_DDS_SHIFT                                               (16u)
#define DMAC1_CHCFG_14_SAD                                                     (0x00100000u)
#define DMAC1_CHCFG_14_SAD_SHIFT                                               (20u)
#define DMAC1_CHCFG_14_DAD                                                     (0x00200000u)
#define DMAC1_CHCFG_14_DAD_SHIFT                                               (21u)
#define DMAC1_CHCFG_14_TM                                                      (0x00400000u)
#define DMAC1_CHCFG_14_TM_SHIFT                                                (22u)
#define DMAC1_CHCFG_14_DEM                                                     (0x01000000u)
#define DMAC1_CHCFG_14_DEM_SHIFT                                               (24u)
#define DMAC1_CHCFG_14_TCM                                                     (0x02000000u)
#define DMAC1_CHCFG_14_TCM_SHIFT                                               (25u)
#define DMAC1_CHCFG_14_SBE                                                     (0x08000000u)
#define DMAC1_CHCFG_14_SBE_SHIFT                                               (27u)
#define DMAC1_CHCFG_14_RSEL                                                    (0x10000000u)
#define DMAC1_CHCFG_14_RSEL_SHIFT                                              (28u)
#define DMAC1_CHCFG_14_RSW                                                     (0x20000000u)
#define DMAC1_CHCFG_14_RSW_SHIFT                                               (29u)
#define DMAC1_CHCFG_14_REN                                                     (0x40000000u)
#define DMAC1_CHCFG_14_REN_SHIFT                                               (30u)
#define DMAC1_CHCFG_14_DMS                                                     (0x80000000u)
#define DMAC1_CHCFG_14_DMS_SHIFT                                               (31u)
#define DMAC1_CHITVL_14_ITVL                                                   (0x0000FFFFu)
#define DMAC1_CHITVL_14_ITVL_SHIFT                                             (0u)
#define DMAC1_CHEXT_14_SPR                                                     (0x00000007u)
#define DMAC1_CHEXT_14_SPR_SHIFT                                               (0u)
#define DMAC1_CHEXT_14_SCA                                                     (0x000000F0u)
#define DMAC1_CHEXT_14_SCA_SHIFT                                               (4u)
#define DMAC1_CHEXT_14_DPR                                                     (0x00000700u)
#define DMAC1_CHEXT_14_DPR_SHIFT                                               (8u)
#define DMAC1_CHEXT_14_DCA                                                     (0x0000F000u)
#define DMAC1_CHEXT_14_DCA_SHIFT                                               (12u)
#define DMAC1_NXLA_14_NXLA                                                     (0xFFFFFFFFu)
#define DMAC1_NXLA_14_NXLA_SHIFT                                               (0u)
#define DMAC1_CRLA_14_CRLA                                                     (0xFFFFFFFFu)
#define DMAC1_CRLA_14_CRLA_SHIFT                                               (0u)
#define DMAC1_N0SA_15_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N0SA_15_SA_SHIFT                                                 (0u)
#define DMAC1_N0DA_15_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N0DA_15_DA_SHIFT                                                 (0u)
#define DMAC1_N0TB_15_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N0TB_15_TB_SHIFT                                                 (0u)
#define DMAC1_N1SA_15_SA                                                       (0xFFFFFFFFu)
#define DMAC1_N1SA_15_SA_SHIFT                                                 (0u)
#define DMAC1_N1DA_15_DA                                                       (0xFFFFFFFFu)
#define DMAC1_N1DA_15_DA_SHIFT                                                 (0u)
#define DMAC1_N1TB_15_TB                                                       (0xFFFFFFFFu)
#define DMAC1_N1TB_15_TB_SHIFT                                                 (0u)
#define DMAC1_CRSA_15_CRSA                                                     (0xFFFFFFFFu)
#define DMAC1_CRSA_15_CRSA_SHIFT                                               (0u)
#define DMAC1_CRDA_15_CRDA                                                     (0xFFFFFFFFu)
#define DMAC1_CRDA_15_CRDA_SHIFT                                               (0u)
#define DMAC1_CRTB_15_CRTB                                                     (0xFFFFFFFFu)
#define DMAC1_CRTB_15_CRTB_SHIFT                                               (0u)
#define DMAC1_CHSTAT_15_EN                                                     (0x00000001u)
#define DMAC1_CHSTAT_15_EN_SHIFT                                               (0u)
#define DMAC1_CHSTAT_15_RQST                                                   (0x00000002u)
#define DMAC1_CHSTAT_15_RQST_SHIFT                                             (1u)
#define DMAC1_CHSTAT_15_TACT                                                   (0x00000004u)
#define DMAC1_CHSTAT_15_TACT_SHIFT                                             (2u)
#define DMAC1_CHSTAT_15_SUS                                                    (0x00000008u)
#define DMAC1_CHSTAT_15_SUS_SHIFT                                              (3u)
#define DMAC1_CHSTAT_15_ER                                                     (0x00000010u)
#define DMAC1_CHSTAT_15_ER_SHIFT                                               (4u)
#define DMAC1_CHSTAT_15_END                                                    (0x00000020u)
#define DMAC1_CHSTAT_15_END_SHIFT                                              (5u)
#define DMAC1_CHSTAT_15_TC                                                     (0x00000040u)
#define DMAC1_CHSTAT_15_TC_SHIFT                                               (6u)
#define DMAC1_CHSTAT_15_SR                                                     (0x00000080u)
#define DMAC1_CHSTAT_15_SR_SHIFT                                               (7u)
#define DMAC1_CHSTAT_15_DL                                                     (0x00000100u)
#define DMAC1_CHSTAT_15_DL_SHIFT                                               (8u)
#define DMAC1_CHSTAT_15_DW                                                     (0x00000200u)
#define DMAC1_CHSTAT_15_DW_SHIFT                                               (9u)
#define DMAC1_CHSTAT_15_DER                                                    (0x00000400u)
#define DMAC1_CHSTAT_15_DER_SHIFT                                              (10u)
#define DMAC1_CHSTAT_15_MODE                                                   (0x00000800u)
#define DMAC1_CHSTAT_15_MODE_SHIFT                                             (11u)
#define DMAC1_CHSTAT_15_INTMSK                                                 (0x00010000u)
#define DMAC1_CHSTAT_15_INTMSK_SHIFT                                           (16u)
#define DMAC1_CHCTRL_15_SETEN                                                  (0x00000001u)
#define DMAC1_CHCTRL_15_SETEN_SHIFT                                            (0u)
#define DMAC1_CHCTRL_15_CLREN                                                  (0x00000002u)
#define DMAC1_CHCTRL_15_CLREN_SHIFT                                            (1u)
#define DMAC1_CHCTRL_15_STG                                                    (0x00000004u)
#define DMAC1_CHCTRL_15_STG_SHIFT                                              (2u)
#define DMAC1_CHCTRL_15_SWRST                                                  (0x00000008u)
#define DMAC1_CHCTRL_15_SWRST_SHIFT                                            (3u)
#define DMAC1_CHCTRL_15_CLRQ                                                   (0x00000010u)
#define DMAC1_CHCTRL_15_CLRQ_SHIFT                                             (4u)
#define DMAC1_CHCTRL_15_CLREND                                                 (0x00000020u)
#define DMAC1_CHCTRL_15_CLREND_SHIFT                                           (5u)
#define DMAC1_CHCTRL_15_CLRTC                                                  (0x00000040u)
#define DMAC1_CHCTRL_15_CLRTC_SHIFT                                            (6u)
#define DMAC1_CHCTRL_15_SETSUS                                                 (0x00000100u)
#define DMAC1_CHCTRL_15_SETSUS_SHIFT                                           (8u)
#define DMAC1_CHCTRL_15_CLRSUS                                                 (0x00000200u)
#define DMAC1_CHCTRL_15_CLRSUS_SHIFT                                           (9u)
#define DMAC1_CHCTRL_15_SETINTMSK                                              (0x00010000u)
#define DMAC1_CHCTRL_15_SETINTMSK_SHIFT                                        (16u)
#define DMAC1_CHCTRL_15_CLRINTMSK                                              (0x00020000u)
#define DMAC1_CHCTRL_15_CLRINTMSK_SHIFT                                        (17u)
#define DMAC1_CHCFG_15_SEL                                                     (0x00000007u)
#define DMAC1_CHCFG_15_SEL_SHIFT                                               (0u)
#define DMAC1_CHCFG_15_REQD                                                    (0x00000008u)
#define DMAC1_CHCFG_15_REQD_SHIFT                                              (3u)
#define DMAC1_CHCFG_15_LOEN                                                    (0x00000010u)
#define DMAC1_CHCFG_15_LOEN_SHIFT                                              (4u)
#define DMAC1_CHCFG_15_HIEN                                                    (0x00000020u)
#define DMAC1_CHCFG_15_HIEN_SHIFT                                              (5u)
#define DMAC1_CHCFG_15_LVL                                                     (0x00000040u)
#define DMAC1_CHCFG_15_LVL_SHIFT                                               (6u)
#define DMAC1_CHCFG_15_AM                                                      (0x00000700u)
#define DMAC1_CHCFG_15_AM_SHIFT                                                (8u)
#define DMAC1_CHCFG_15_SDS                                                     (0x0000F000u)
#define DMAC1_CHCFG_15_SDS_SHIFT                                               (12u)
#define DMAC1_CHCFG_15_DDS                                                     (0x000F0000u)
#define DMAC1_CHCFG_15_DDS_SHIFT                                               (16u)
#define DMAC1_CHCFG_15_SAD                                                     (0x00100000u)
#define DMAC1_CHCFG_15_SAD_SHIFT                                               (20u)
#define DMAC1_CHCFG_15_DAD                                                     (0x00200000u)
#define DMAC1_CHCFG_15_DAD_SHIFT                                               (21u)
#define DMAC1_CHCFG_15_TM                                                      (0x00400000u)
#define DMAC1_CHCFG_15_TM_SHIFT                                                (22u)
#define DMAC1_CHCFG_15_DEM                                                     (0x01000000u)
#define DMAC1_CHCFG_15_DEM_SHIFT                                               (24u)
#define DMAC1_CHCFG_15_TCM                                                     (0x02000000u)
#define DMAC1_CHCFG_15_TCM_SHIFT                                               (25u)
#define DMAC1_CHCFG_15_SBE                                                     (0x08000000u)
#define DMAC1_CHCFG_15_SBE_SHIFT                                               (27u)
#define DMAC1_CHCFG_15_RSEL                                                    (0x10000000u)
#define DMAC1_CHCFG_15_RSEL_SHIFT                                              (28u)
#define DMAC1_CHCFG_15_RSW                                                     (0x20000000u)
#define DMAC1_CHCFG_15_RSW_SHIFT                                               (29u)
#define DMAC1_CHCFG_15_REN                                                     (0x40000000u)
#define DMAC1_CHCFG_15_REN_SHIFT                                               (30u)
#define DMAC1_CHCFG_15_DMS                                                     (0x80000000u)
#define DMAC1_CHCFG_15_DMS_SHIFT                                               (31u)
#define DMAC1_CHITVL_15_ITVL                                                   (0x0000FFFFu)
#define DMAC1_CHITVL_15_ITVL_SHIFT                                             (0u)
#define DMAC1_CHEXT_15_SPR                                                     (0x00000007u)
#define DMAC1_CHEXT_15_SPR_SHIFT                                               (0u)
#define DMAC1_CHEXT_15_SCA                                                     (0x000000F0u)
#define DMAC1_CHEXT_15_SCA_SHIFT                                               (4u)
#define DMAC1_CHEXT_15_DPR                                                     (0x00000700u)
#define DMAC1_CHEXT_15_DPR_SHIFT                                               (8u)
#define DMAC1_CHEXT_15_DCA                                                     (0x0000F000u)
#define DMAC1_CHEXT_15_DCA_SHIFT                                               (12u)
#define DMAC1_NXLA_15_NXLA                                                     (0xFFFFFFFFu)
#define DMAC1_NXLA_15_NXLA_SHIFT                                               (0u)
#define DMAC1_CRLA_15_CRLA                                                     (0xFFFFFFFFu)
#define DMAC1_CRLA_15_CRLA_SHIFT                                               (0u)
#define DMAC1_DCTRL_8_15_PR                                                    (0x00000001u)
#define DMAC1_DCTRL_8_15_PR_SHIFT                                              (0u)
#define DMAC1_DCTRL_8_15_LVINT                                                 (0x00000002u)
#define DMAC1_DCTRL_8_15_LVINT_SHIFT                                           (1u)
#define DMAC1_DCTRL_8_15_LDPR                                                  (0x00070000u)
#define DMAC1_DCTRL_8_15_LDPR_SHIFT                                            (16u)
#define DMAC1_DCTRL_8_15_LDCA                                                  (0x00F00000u)
#define DMAC1_DCTRL_8_15_LDCA_SHIFT                                            (20u)
#define DMAC1_DCTRL_8_15_LWPR                                                  (0x07000000u)
#define DMAC1_DCTRL_8_15_LWPR_SHIFT                                            (24u)
#define DMAC1_DCTRL_8_15_LWCA                                                  (0xF0000000u)
#define DMAC1_DCTRL_8_15_LWCA_SHIFT                                            (28u)
#define DMAC1_DSTAT_EN_8_15_EN8                                                (0x00000001u)
#define DMAC1_DSTAT_EN_8_15_EN8_SHIFT                                          (0u)
#define DMAC1_DSTAT_EN_8_15_EN9                                                (0x00000002u)
#define DMAC1_DSTAT_EN_8_15_EN9_SHIFT                                          (1u)
#define DMAC1_DSTAT_EN_8_15_EN10                                               (0x00000004u)
#define DMAC1_DSTAT_EN_8_15_EN10_SHIFT                                         (2u)
#define DMAC1_DSTAT_EN_8_15_EN11                                               (0x00000008u)
#define DMAC1_DSTAT_EN_8_15_EN11_SHIFT                                         (3u)
#define DMAC1_DSTAT_EN_8_15_EN12                                               (0x00000010u)
#define DMAC1_DSTAT_EN_8_15_EN12_SHIFT                                         (4u)
#define DMAC1_DSTAT_EN_8_15_EN13                                               (0x00000020u)
#define DMAC1_DSTAT_EN_8_15_EN13_SHIFT                                         (5u)
#define DMAC1_DSTAT_EN_8_15_EN14                                               (0x00000040u)
#define DMAC1_DSTAT_EN_8_15_EN14_SHIFT                                         (6u)
#define DMAC1_DSTAT_EN_8_15_EN15                                               (0x00000080u)
#define DMAC1_DSTAT_EN_8_15_EN15_SHIFT                                         (7u)
#define DMAC1_DSTAT_ER_8_15_ER8                                                (0x00000001u)
#define DMAC1_DSTAT_ER_8_15_ER8_SHIFT                                          (0u)
#define DMAC1_DSTAT_ER_8_15_ER9                                                (0x00000002u)
#define DMAC1_DSTAT_ER_8_15_ER9_SHIFT                                          (1u)
#define DMAC1_DSTAT_ER_8_15_ER10                                               (0x00000004u)
#define DMAC1_DSTAT_ER_8_15_ER10_SHIFT                                         (2u)
#define DMAC1_DSTAT_ER_8_15_ER11                                               (0x00000008u)
#define DMAC1_DSTAT_ER_8_15_ER11_SHIFT                                         (3u)
#define DMAC1_DSTAT_ER_8_15_ER12                                               (0x00000010u)
#define DMAC1_DSTAT_ER_8_15_ER12_SHIFT                                         (4u)
#define DMAC1_DSTAT_ER_8_15_ER13                                               (0x00000020u)
#define DMAC1_DSTAT_ER_8_15_ER13_SHIFT                                         (5u)
#define DMAC1_DSTAT_ER_8_15_ER14                                               (0x00000040u)
#define DMAC1_DSTAT_ER_8_15_ER14_SHIFT                                         (6u)
#define DMAC1_DSTAT_ER_8_15_ER15                                               (0x00000080u)
#define DMAC1_DSTAT_ER_8_15_ER15_SHIFT                                         (7u)
#define DMAC1_DSTAT_END_8_15_END8                                              (0x00000001u)
#define DMAC1_DSTAT_END_8_15_END8_SHIFT                                        (0u)
#define DMAC1_DSTAT_END_8_15_END9                                              (0x00000002u)
#define DMAC1_DSTAT_END_8_15_END9_SHIFT                                        (1u)
#define DMAC1_DSTAT_END_8_15_END10                                             (0x00000004u)
#define DMAC1_DSTAT_END_8_15_END10_SHIFT                                       (2u)
#define DMAC1_DSTAT_END_8_15_END11                                             (0x00000008u)
#define DMAC1_DSTAT_END_8_15_END11_SHIFT                                       (3u)
#define DMAC1_DSTAT_END_8_15_END12                                             (0x00000010u)
#define DMAC1_DSTAT_END_8_15_END12_SHIFT                                       (4u)
#define DMAC1_DSTAT_END_8_15_END13                                             (0x00000020u)
#define DMAC1_DSTAT_END_8_15_END13_SHIFT                                       (5u)
#define DMAC1_DSTAT_END_8_15_END14                                             (0x00000040u)
#define DMAC1_DSTAT_END_8_15_END14_SHIFT                                       (6u)
#define DMAC1_DSTAT_END_8_15_END15                                             (0x00000080u)
#define DMAC1_DSTAT_END_8_15_END15_SHIFT                                       (7u)
#define DMAC1_DSTAT_TC_8_15_TC8                                                (0x00000001u)
#define DMAC1_DSTAT_TC_8_15_TC8_SHIFT                                          (0u)
#define DMAC1_DSTAT_TC_8_15_TC9                                                (0x00000002u)
#define DMAC1_DSTAT_TC_8_15_TC9_SHIFT                                          (1u)
#define DMAC1_DSTAT_TC_8_15_TC10                                               (0x00000004u)
#define DMAC1_DSTAT_TC_8_15_TC10_SHIFT                                         (2u)
#define DMAC1_DSTAT_TC_8_15_TC11                                               (0x00000008u)
#define DMAC1_DSTAT_TC_8_15_TC11_SHIFT                                         (3u)
#define DMAC1_DSTAT_TC_8_15_TC12                                               (0x00000010u)
#define DMAC1_DSTAT_TC_8_15_TC12_SHIFT                                         (4u)
#define DMAC1_DSTAT_TC_8_15_TC13                                               (0x00000020u)
#define DMAC1_DSTAT_TC_8_15_TC13_SHIFT                                         (5u)
#define DMAC1_DSTAT_TC_8_15_TC14                                               (0x00000040u)
#define DMAC1_DSTAT_TC_8_15_TC14_SHIFT                                         (6u)
#define DMAC1_DSTAT_TC_8_15_TC15                                               (0x00000080u)
#define DMAC1_DSTAT_TC_8_15_TC15_SHIFT                                         (7u)
#define DMAC1_DSTAT_SUS_8_15_SUS8                                              (0x00000001u)
#define DMAC1_DSTAT_SUS_8_15_SUS8_SHIFT                                        (0u)
#define DMAC1_DSTAT_SUS_8_15_SUS9                                              (0x00000002u)
#define DMAC1_DSTAT_SUS_8_15_SUS9_SHIFT                                        (1u)
#define DMAC1_DSTAT_SUS_8_15_SUS10                                             (0x00000004u)
#define DMAC1_DSTAT_SUS_8_15_SUS10_SHIFT                                       (2u)
#define DMAC1_DSTAT_SUS_8_15_SUS11                                             (0x00000008u)
#define DMAC1_DSTAT_SUS_8_15_SUS11_SHIFT                                       (3u)
#define DMAC1_DSTAT_SUS_8_15_SUS12                                             (0x00000010u)
#define DMAC1_DSTAT_SUS_8_15_SUS12_SHIFT                                       (4u)
#define DMAC1_DSTAT_SUS_8_15_SUS13                                             (0x00000020u)
#define DMAC1_DSTAT_SUS_8_15_SUS13_SHIFT                                       (5u)
#define DMAC1_DSTAT_SUS_8_15_SUS14                                             (0x00000040u)
#define DMAC1_DSTAT_SUS_8_15_SUS14_SHIFT                                       (6u)
#define DMAC1_DSTAT_SUS_8_15_SUS15                                             (0x00000080u)
#define DMAC1_DSTAT_SUS_8_15_SUS15_SHIFT                                       (7u)
#define DMAC1_DMARS0_CH0_RID                                                   (0x00000003u)
#define DMAC1_DMARS0_CH0_RID_SHIFT                                             (0u)
#define DMAC1_DMARS0_CH0_MID                                                   (0x000003FCu)
#define DMAC1_DMARS0_CH0_MID_SHIFT                                             (2u)
#define DMAC1_DMARS0_CH1_RID                                                   (0x00030000u)
#define DMAC1_DMARS0_CH1_RID_SHIFT                                             (16u)
#define DMAC1_DMARS0_CH1_MID                                                   (0x03FC0000u)
#define DMAC1_DMARS0_CH1_MID_SHIFT                                             (18u)
#define DMAC1_DMARS1_CH2_RID                                                   (0x00000003u)
#define DMAC1_DMARS1_CH2_RID_SHIFT                                             (0u)
#define DMAC1_DMARS1_CH2_MID                                                   (0x000003FCu)
#define DMAC1_DMARS1_CH2_MID_SHIFT                                             (2u)
#define DMAC1_DMARS1_CH3_RID                                                   (0x00030000u)
#define DMAC1_DMARS1_CH3_RID_SHIFT                                             (16u)
#define DMAC1_DMARS1_CH3_MID                                                   (0x03FC0000u)
#define DMAC1_DMARS1_CH3_MID_SHIFT                                             (18u)
#define DMAC1_DMARS2_CH4_RID                                                   (0x00000003u)
#define DMAC1_DMARS2_CH4_RID_SHIFT                                             (0u)
#define DMAC1_DMARS2_CH4_MID                                                   (0x000003FCu)
#define DMAC1_DMARS2_CH4_MID_SHIFT                                             (2u)
#define DMAC1_DMARS2_CH5_RID                                                   (0x00030000u)
#define DMAC1_DMARS2_CH5_RID_SHIFT                                             (16u)
#define DMAC1_DMARS2_CH5_MID                                                   (0x03FC0000u)
#define DMAC1_DMARS2_CH5_MID_SHIFT                                             (18u)
#define DMAC1_DMARS3_CH6_RID                                                   (0x00000003u)
#define DMAC1_DMARS3_CH6_RID_SHIFT                                             (0u)
#define DMAC1_DMARS3_CH6_MID                                                   (0x000003FCu)
#define DMAC1_DMARS3_CH6_MID_SHIFT                                             (2u)
#define DMAC1_DMARS3_CH7_RID                                                   (0x00030000u)
#define DMAC1_DMARS3_CH7_RID_SHIFT                                             (16u)
#define DMAC1_DMARS3_CH7_MID                                                   (0x03FC0000u)
#define DMAC1_DMARS3_CH7_MID_SHIFT                                             (18u)
#define DMAC1_DMARS4_CH8_RID                                                   (0x00000003u)
#define DMAC1_DMARS4_CH8_RID_SHIFT                                             (0u)
#define DMAC1_DMARS4_CH8_MID                                                   (0x000003FCu)
#define DMAC1_DMARS4_CH8_MID_SHIFT                                             (2u)
#define DMAC1_DMARS4_CH9_RID                                                   (0x00030000u)
#define DMAC1_DMARS4_CH9_RID_SHIFT                                             (16u)
#define DMAC1_DMARS4_CH9_MID                                                   (0x03FC0000u)
#define DMAC1_DMARS4_CH9_MID_SHIFT                                             (18u)
#define DMAC1_DMARS5_CH10_RID                                                  (0x00000003u)
#define DMAC1_DMARS5_CH10_RID_SHIFT                                            (0u)
#define DMAC1_DMARS5_CH10_MID                                                  (0x000003FCu)
#define DMAC1_DMARS5_CH10_MID_SHIFT                                            (2u)
#define DMAC1_DMARS5_CH11_RID                                                  (0x00030000u)
#define DMAC1_DMARS5_CH11_RID_SHIFT                                            (16u)
#define DMAC1_DMARS5_CH11_MID                                                  (0x03FC0000u)
#define DMAC1_DMARS5_CH11_MID_SHIFT                                            (18u)
#define DMAC1_DMARS6_CH12_RID                                                  (0x00000003u)
#define DMAC1_DMARS6_CH12_RID_SHIFT                                            (0u)
#define DMAC1_DMARS6_CH12_MID                                                  (0x000003FCu)
#define DMAC1_DMARS6_CH12_MID_SHIFT                                            (2u)
#define DMAC1_DMARS6_CH13_RID                                                  (0x00030000u)
#define DMAC1_DMARS6_CH13_RID_SHIFT                                            (16u)
#define DMAC1_DMARS6_CH13_MID                                                  (0x03FC0000u)
#define DMAC1_DMARS6_CH13_MID_SHIFT                                            (18u)
#define DMAC1_DMARS7_CH14_RID                                                  (0x00000003u)
#define DMAC1_DMARS7_CH14_RID_SHIFT                                            (0u)
#define DMAC1_DMARS7_CH14_MID                                                  (0x000003FCu)
#define DMAC1_DMARS7_CH14_MID_SHIFT                                            (2u)
#define DMAC1_DMARS7_CH15_RID                                                  (0x00030000u)
#define DMAC1_DMARS7_CH15_RID_SHIFT                                            (16u)
#define DMAC1_DMARS7_CH15_MID                                                  (0x03FC0000u)
#define DMAC1_DMARS7_CH15_MID_SHIFT                                            (18u)

#endif
