#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 18 12:43:08 2018
# Process ID: 20552
# Current directory: C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.runs/synth_1
# Command line: vivado.exe -log wave_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wave_gen.tcl
# Log file: C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.runs/synth_1/wave_gen.vds
# Journal file: C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source wave_gen.tcl -notrace
Command: synth_design -top wave_gen -part xcku040-ffva1156-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 478.176 ; gain = 105.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wave_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:100]
	Parameter CLOCK_RATE_RX bound to: 200000000 - type: integer 
	Parameter CLOCK_RATE_TX bound to: 193750000 - type: integer 
	Parameter PW bound to: 3 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter LED_USE bound to: TXDR - type: string 
INFO: [Synth 8-3491] module 'clk_gen' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_gen.vhd:71' bound to instance 'clk_gen_i0' of component 'clk_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:201]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_gen.vhd:87]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_div.vhd:67' bound to instance 'clk_div_i0' of component 'clk_div' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_gen.vhd:121]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_div.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_div.vhd:75]
INFO: [Synth 8-637] synthesizing blackbox instance 'clk_core_i0' of component 'clk_core' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_gen.vhd:134]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFGCE_clk_samp_i0' to cell 'BUFGCE' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_gen.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (2#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clk_gen.vhd:87]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rstBuf' to cell 'IBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:216]
INFO: [Synth 8-3491] module 'rst_gen' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/rst_gen.vhd:63' bound to instance 'rst_gen_i0' of component 'rst_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:219]
INFO: [Synth 8-638] synthesizing module 'rst_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/rst_gen.vhd:76]
INFO: [Synth 8-3491] module 'reset_bridge' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/reset_bridge.vhd:58' bound to instance 'reset_bridge_clk_tx_i0' of component 'reset_bridge' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/rst_gen.vhd:84]
INFO: [Synth 8-638] synthesizing module 'reset_bridge' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/reset_bridge.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'reset_bridge' (3#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/reset_bridge.vhd:66]
INFO: [Synth 8-3491] module 'reset_bridge' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/reset_bridge.vhd:58' bound to instance 'reset_bridge_clk_rx_i0' of component 'reset_bridge' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/rst_gen.vhd:85]
INFO: [Synth 8-3491] module 'reset_bridge' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/reset_bridge.vhd:58' bound to instance 'reset_bridge_clk_samp_i0' of component 'reset_bridge' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/rst_gen.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (4#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/rst_gen.vhd:76]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'lbBuf' to cell 'IBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:231]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rxBuf' to cell 'IBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:234]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'txBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:235]
INFO: [Synth 8-3491] module 'lb_ctl' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/lb_ctl.vhd:67' bound to instance 'lb_ctl_i0' of component 'lb_ctl' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:238]
INFO: [Synth 8-638] synthesizing module 'lb_ctl' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/lb_ctl.vhd:79]
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
	Parameter FILTER bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/debouncer.vhd:60' bound to instance 'debouncer_i0' of component 'debouncer' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/lb_ctl.vhd:85]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/debouncer.vhd:73]
	Parameter FILTER bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:58' bound to instance 'meta_harden_signal_in_i0' of component 'meta_harden' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/debouncer.vhd:88]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (5#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/debouncer.vhd:73]
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:58' bound to instance 'meta_harden_rxd_i_i0' of component 'meta_harden' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/lb_ctl.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'lb_ctl' (7#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/lb_ctl.vhd:79]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx.vhd:73' bound to instance 'uart_rx_i0' of component 'uart_rx' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:248]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx.vhd:89]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:58' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx.vhd:98]
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_baud_gen.vhd:63' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx.vhd:109]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_baud_gen.vhd:74]
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (8#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_baud_gen.vhd:74]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx_ctl.vhd:86' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx.vhd:119]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx_ctl.vhd:98]
INFO: [Synth 8-226] default block is never used [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx_ctl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (9#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx_ctl.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (10#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_rx.vhd:89]
	Parameter PW bound to: 3 - type: integer 
	Parameter NSAMP_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'cmd_parse' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/cmd_parse.vhd:71' bound to instance 'cmd_parse_i0' of component 'cmd_parse' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:263]
INFO: [Synth 8-638] synthesizing module 'cmd_parse' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/cmd_parse.vhd:104]
	Parameter PW bound to: 3 - type: integer 
	Parameter NSAMP_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rx_data_value_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/cmd_parse.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element int_address_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/cmd_parse.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element int_value_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/cmd_parse.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'cmd_parse' (11#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/cmd_parse.vhd:104]
INFO: [Synth 8-3491] module 'samp_ram' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_ram.vhd:28' bound to instance 'samp_ram_i0' of component 'samp_ram' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:298]
INFO: [Synth 8-638] synthesizing module 'samp_ram' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_ram.vhd:49]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element noMetas_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_ram.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element noMetas_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_ram.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'samp_ram' (12#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_ram.vhd:49]
INFO: [Synth 8-3491] module 'resp_gen' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/resp_gen.vhd:85' bound to instance 'resp_gen_i0' of component 'resp_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:313]
INFO: [Synth 8-638] synthesizing module 'resp_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/resp_gen.vhd:102]
INFO: [Synth 8-3491] module 'to_bcd' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:74' bound to instance 'to_bcd_i0' of component 'to_bcd' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/resp_gen.vhd:117]
INFO: [Synth 8-638] synthesizing module 'to_bcd' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:83]
WARNING: [Synth 8-614] signal 'metaPresent' is read in the process but is not in the sensitivity list [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:100]
WARNING: [Synth 8-614] signal 'metaPresent' is read in the process but is not in the sensitivity list [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:148]
WARNING: [Synth 8-614] signal 'metaPresent' is read in the process but is not in the sensitivity list [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:193]
WARNING: [Synth 8-614] signal 'metaPresent' is read in the process but is not in the sensitivity list [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'to_bcd' (13#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:83]
INFO: [Synth 8-226] default block is never used [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/string_utilities_synth_pkg.vhd:910]
INFO: [Synth 8-226] default block is never used [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/string_utilities_synth_pkg.vhd:910]
INFO: [Synth 8-226] default block is never used [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/string_utilities_synth_pkg.vhd:910]
INFO: [Synth 8-226] default block is never used [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/string_utilities_synth_pkg.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'resp_gen' (14#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/resp_gen.vhd:102]
INFO: [Synth 8-3491] module 'char_fifo' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.runs/synth_1/.Xil/Vivado-20552-XHDJAYESHK30/realtime/char_fifo_stub.vhdl:5' bound to instance 'char_fifo_i0' of component 'char_fifo' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:328]
INFO: [Synth 8-638] synthesizing module 'char_fifo' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.runs/synth_1/.Xil/Vivado-20552-XHDJAYESHK30/realtime/char_fifo_stub.vhdl:22]
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx.vhd:97' bound to instance 'uart_tx_i0' of component 'uart_tx' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:344]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx.vhd:110]
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_baud_gen.vhd:63' bound to instance 'uart_baud_gen_tx_i0' of component 'uart_baud_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx.vhd:122]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen__parameterized1' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_baud_gen.vhd:74]
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen__parameterized1' (14#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_baud_gen.vhd:74]
INFO: [Synth 8-3491] module 'uart_tx_ctl' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx_ctl.vhd:94' bound to instance 'uart_tx_ctl_i0' of component 'uart_tx_ctl' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx.vhd:130]
INFO: [Synth 8-638] synthesizing module 'uart_tx_ctl' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx_ctl.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'uart_tx_ctl' (15#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx_ctl.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (16#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/uart_tx.vhd:110]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'clkx_bus' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:66' bound to instance 'clkx_nsamp_i0' of component 'clkx_bus' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:356]
INFO: [Synth 8-638] synthesizing module 'clkx_bus' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:83]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:58' bound to instance 'meta_harden_bus_new_i0' of component 'meta_harden' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clkx_bus' (17#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:83]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'clkx_bus' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:66' bound to instance 'clkx_pre_i0' of component 'clkx_bus' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:371]
INFO: [Synth 8-638] synthesizing module 'clkx_bus__parameterized1' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:83]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:58' bound to instance 'meta_harden_bus_new_i0' of component 'meta_harden' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clkx_bus__parameterized1' (17#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:83]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'clkx_bus' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/clkx_bus.vhd:66' bound to instance 'clkx_spd_i0' of component 'clkx_bus' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:386]
	Parameter NSAMP_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'samp_gen' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:73' bound to instance 'samp_gen_i0' of component 'samp_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:402]
INFO: [Synth 8-638] synthesizing module 'samp_gen' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:92]
	Parameter NSAMP_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/meta_harden.vhd:58' bound to instance 'meta_harden_samp_gen_go_i0' of component 'meta_harden' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:105]
INFO: [Synth 8-226] default block is never used [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element terminal_value_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element valid_data_status_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element address_limit_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'samp_gen' (18#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:92]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ledBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'spiclkBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:433]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'spimosiBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:434]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DACcsBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:435]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DACclrBuf' to cell 'OBUF' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:436]
INFO: [Synth 8-3491] module 'DAC_SPI' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/dac_spi.vhd:66' bound to instance 'dac_spi_i0' of component 'DAC_SPI' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:439]
INFO: [Synth 8-638] synthesizing module 'DAC_SPI' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/dac_spi.vhd:81]
INFO: [Synth 8-3491] module 'out_ddr_flop' declared at 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/out_ddr_flop.vhd:62' bound to instance 'out_ddr_flop_spi_clk_i0' of component 'out_ddr_flop' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/dac_spi.vhd:166]
INFO: [Synth 8-638] synthesizing module 'out_ddr_flop' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/out_ddr_flop.vhd:71]
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRVAL bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDRE1' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/out_ddr_flop.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'out_ddr_flop' (19#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/out_ddr_flop.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'DAC_SPI' (20#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/dac_spi.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'wave_gen' (21#1) [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/wave_gen.vhd:100]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 534.102 ; gain = 161.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 534.102 ; gain = 161.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 534.102 ; gain = 161.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Parsing XDC File [c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Finished Parsing XDC File [c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  ODDRE1 => OSERDESE3: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1102.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1102.020 ; gain = 728.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1102.020 ; gain = 728.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for char_fifo_i0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1102.020 ; gain = 728.918
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "en_clk_samp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_x16_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "over_sample_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arg_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "samp_gen_go_cont" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isHexChar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_fifo_din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_fifo_din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baud_x16_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_ctl'
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                 get_arg |                              010 |                              010
                read_ram |                              011 |                              011
               read_ram2 |                              100 |                              100
               send_resp |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
INFO: [Synth 8-3971] The signal mem_array_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'BCDdigit_reg[0]' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:276]
WARNING: [Synth 8-327] inferring latch for variable 'BCDdigit_reg[1]' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:276]
WARNING: [Synth 8-327] inferring latch for variable 'BCDdigit_reg[2]' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:232]
WARNING: [Synth 8-327] inferring latch for variable 'BCDdigit_reg[3]' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:188]
WARNING: [Synth 8-327] inferring latch for variable 'topBCDdigit_reg' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'rmn2_reg' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:233]
WARNING: [Synth 8-327] inferring latch for variable 'rmn3_reg' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:189]
WARNING: [Synth 8-327] inferring latch for variable 'rmn4_reg' [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/to_bcd.vhd:144]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               10 |                               00
                   start |                               01 |                               01
                    data |                               11 |                               10
                    stop |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.020 ; gain = 728.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 68    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 77    
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lb_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_parse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 1     
Module samp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module resp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module uart_baud_gen__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module clkx_bus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module clkx_bus__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module samp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module DAC_SPI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "en_clk_samp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_x16_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isHexChar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "samp_gen_go_cont" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'i_0' in module 'samp_ram' to reference 'partition' which has no pins
INFO: [Synth 8-5546] ROM "baud_x16_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element valid_data_delay_sr_reg was removed.  [C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/imports/vhdl/samp_gen.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element mem_array_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resp_gen_i0/\str_len_reg[1] )
WARNING: [Synth 8-3332] Sequential element (frm_err_reg) is unused and will be removed from module uart_rx_ctl.
WARNING: [Synth 8-3332] Sequential element (arg_list_reg[27]) is unused and will be removed from module cmd_parse.
WARNING: [Synth 8-3332] Sequential element (arg_list_reg[26]) is unused and will be removed from module cmd_parse.
WARNING: [Synth 8-3332] Sequential element (arg_list_reg[25]) is unused and will be removed from module cmd_parse.
WARNING: [Synth 8-3332] Sequential element (arg_list_reg[24]) is unused and will be removed from module cmd_parse.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[0][3]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[0][2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[0][1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[0][0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[1][3]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[1][2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[1][1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[1][0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[2][3]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[2][2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[2][1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[2][0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[3][3]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[3][2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[3][1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (BCDdigit_reg[3][0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (topBCDdigit_reg[2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (topBCDdigit_reg[1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (topBCDdigit_reg[0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn2_reg[6]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn2_reg[5]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn2_reg[4]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn2_reg[3]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn2_reg[2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn2_reg[1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn2_reg[0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[9]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[8]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[7]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[6]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[5]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[4]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[3]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn3_reg[0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[13]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[12]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[11]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[10]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[9]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[8]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[7]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[6]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[5]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[4]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[3]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[2]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[1]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (rmn4_reg[0]) is unused and will be removed from module to_bcd.
WARNING: [Synth 8-3332] Sequential element (str_len_reg[1]) is unused and will be removed from module resp_gen.
WARNING: [Synth 8-3332] Sequential element (bus_new_dst_reg) is unused and will be removed from module clkx_bus.
WARNING: [Synth 8-3332] Sequential element (bus_new_dst_reg) is unused and will be removed from module clkx_bus__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1102.020 ; gain = 728.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------+---------------+----------------+
|Module Name | RTL Object              | Depth x Width | Implemented As | 
+------------+-------------------------+---------------+----------------+
|cmd_parse   | asciiToPrintableChar[0] | 128x7         | LUT            | 
|cmd_parse   | asciiToPrintableChar[0] | 128x7         | LUT            | 
+------------+-------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|samp_ram:   | mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      |                 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/i_4/mem_array_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/i_4/mem_array_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1326.129 ; gain = 953.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1327.223 ; gain = 954.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|samp_ram:   | mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      |                 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/mem_array_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/mem_array_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1368.141 ; gain = 995.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1368.141 ; gain = 995.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1368.141 ; gain = 995.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1368.141 ; gain = 995.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_core      |         1|
|2     |char_fifo     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |char_fifo_bbox_1 |     1|
|2     |clk_core_bbox_0  |     1|
|3     |BUFGCE           |     1|
|4     |CARRY8           |    11|
|5     |LUT1             |    29|
|6     |LUT2             |   140|
|7     |LUT3             |   143|
|8     |LUT4             |   118|
|9     |LUT5             |   114|
|10    |LUT6             |   280|
|11    |MUXF7            |     9|
|12    |MUXF8            |     1|
|13    |ODDRE1           |     1|
|14    |RAMB18E2         |     1|
|15    |FDPE             |     6|
|16    |FDRE             |   466|
|17    |FDSE             |    35|
|18    |IBUF             |     3|
|19    |OBUF             |    13|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------+------+
|      |Instance                       |Module                        |Cells |
+------+-------------------------------+------------------------------+------+
|1     |top                            |                              |  1386|
|2     |  clk_gen_i0                   |clk_gen                       |    47|
|3     |    clk_div_i0                 |clk_div                       |    43|
|4     |  rst_gen_i0                   |rst_gen                       |     7|
|5     |    reset_bridge_clk_tx_i0     |reset_bridge__1               |     2|
|6     |    reset_bridge_clk_rx_i0     |reset_bridge__2               |     2|
|7     |    reset_bridge_clk_samp_i0   |reset_bridge                  |     2|
|8     |  lb_ctl_i0                    |lb_ctl                        |    87|
|9     |    debouncer_i0               |debouncer                     |    83|
|10    |      meta_harden_signal_in_i0 |meta_harden__1                |     2|
|11    |    meta_harden_rxd_i_i0       |meta_harden__2                |     2|
|12    |  uart_rx_i0                   |uart_rx                       |    76|
|13    |    meta_harden_rxd_i0         |meta_harden__3                |     2|
|14    |    uart_baud_gen_rx_i0        |uart_baud_gen                 |    18|
|15    |    uart_rx_ctl_i0             |uart_rx_ctl                   |    56|
|16    |  cmd_parse_i0                 |cmd_parse                     |   381|
|17    |  samp_ram_i0                  |samp_ram                      |     1|
|18    |  resp_gen_i0                  |resp_gen                      |   383|
|19    |    to_bcd_i0                  |to_bcd                        |   283|
|20    |  uart_tx_i0                   |uart_tx                       |    52|
|21    |    uart_baud_gen_tx_i0        |uart_baud_gen__parameterized1 |    18|
|22    |    uart_tx_ctl_i0             |uart_tx_ctl                   |    34|
|23    |  clkx_nsamp_i0                |clkx_bus                      |    40|
|24    |    meta_harden_bus_new_i0     |meta_harden__4                |     2|
|25    |  clkx_pre_i0                  |clkx_bus__parameterized1__1   |    58|
|26    |    meta_harden_bus_new_i0     |meta_harden__6                |     2|
|27    |  clkx_spd_i0                  |clkx_bus__parameterized1      |    58|
|28    |    meta_harden_bus_new_i0     |meta_harden__5                |     2|
|29    |  samp_gen_i0                  |samp_gen                      |   131|
|30    |    meta_harden_samp_gen_go_i0 |meta_harden                   |     2|
|31    |  dac_spi_i0                   |DAC_SPI                       |    37|
|32    |    out_ddr_flop_spi_clk_i0    |out_ddr_flop                  |     1|
+------+-------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1368.141 ; gain = 995.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 1368.141 ; gain = 427.121
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1368.141 ; gain = 995.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'clk_core' for instance 'clk_gen_i0/clk_core_i0'. The XDC file c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'char_fifo' for instance 'char_fifo_i0'. The XDC file c:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.xdc will not be read for this cell.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  ODDRE1 => OSERDESE3: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
168 Infos, 81 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 1383.215 ; gain = 1032.258
INFO: [Common 17-1381] The checkpoint 'C:/2018.1/S.P/training/ClkConstr_Intro/lab/KCU105/vhdl/wave_gen.runs/synth_1/wave_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wave_gen_utilization_synth.rpt -pb wave_gen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1383.215 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 12:44:56 2018...
