
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 04:24:05 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.11 seconds. CPU system time: 1.22 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 167,146 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,731 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,711 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 20>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_382_1' (firmware/hls_dummy.cpp:382:23) in function 'hls_dummy' completely with a factor of 40 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_dummy.cpp:266:5) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:274:9) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_dummy.cpp:280:13) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_dummy.cpp:258:20) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2, 2>' completely with a factor of 40 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_dummy.cpp:246:5) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:377:17)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 60.36 seconds. CPU system time: 1.33 seconds. Elapsed time: 66.34 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.632 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>'
	 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2, 2>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:224:32) to (firmware/hls_dummy.cpp:304:1) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>'... converting 5321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' (firmware/hls_dummy.cpp:141:34)...1480 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.42 seconds. CPU system time: 0.13 seconds. Elapsed time: 16.54 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.33 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 20>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,1,2>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_fixed,ap_fixed<10,2,5,3,0>,ap_uint<10>,20,2,2>' to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 99.1 seconds. CPU system time: 0.28 seconds. Elapsed time: 99.58 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.22 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18 seconds. CPU system time: 0.16 seconds. Elapsed time: 18.39 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.86 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' is 12780 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 780 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9s_18_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.5 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.23 seconds; current allocated memory: 2.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 68.46 seconds. CPU system time: 1.49 seconds. Elapsed time: 71.23 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.37 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.14 seconds. Elapsed time: 29.6 seconds; current allocated memory: 2.919 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 40.44 seconds. CPU system time: 0.22 seconds. Elapsed time: 41.06 seconds; current allocated memory: 2.931 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.19 seconds; current allocated memory: 2.931 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 357.88 seconds. CPU system time: 5.85 seconds. Elapsed time: 407.63 seconds; current allocated memory: 1.482 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h6m47s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.184 ; gain = 114.992 ; free physical = 373402 ; free virtual = 433013
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12481
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2844.641 ; gain = 412.570 ; free physical = 372680 ; free virtual = 432292
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p20-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3416.984 ; gain = 984.914 ; free physical = 371594 ; free virtual = 431205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3416.984 ; gain = 984.914 ; free physical = 371390 ; free virtual = 430997
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:00:57 . Memory (MB): peak = 4249.672 ; gain = 1817.602 ; free physical = 359560 ; free virtual = 419194
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 40    
	   2 Input   12 Bit       Adders := 40    
	   3 Input   10 Bit       Adders := 194   
	   2 Input   10 Bit       Adders := 110   
	  11 Input   10 Bit       Adders := 40    
	   4 Input   10 Bit       Adders := 94    
	   3 Input    5 Bit       Adders := 760   
	   2 Input    5 Bit       Adders := 81    
	   2 Input    2 Bit       Adders := 360   
+---XORs : 
	   2 Input      1 Bit         XORs := 2561  
+---Registers : 
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 1138  
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 233   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 180   
	                1 Bit    Registers := 3422  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 227   
	   2 Input   10 Bit        Muxes := 1583  
	   8 Input   10 Bit        Muxes := 380   
	   3 Input    9 Bit        Muxes := 760   
	   2 Input    9 Bit        Muxes := 910   
	   2 Input    8 Bit        Muxes := 380   
	   3 Input    8 Bit        Muxes := 380   
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 278   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 183   
	   2 Input    1 Bit        Muxes := 1500  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'icmp_ln141_729_reg_173936_reg[0]' (FDE) to 'xor_ln143_132_reg_159511_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_723_reg_173806_reg[0]' (FDE) to 'xor_ln143_18_reg_156083_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_739_reg_174138_reg[0]' (FDE) to 'xor_ln143_322_reg_164805_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_755_reg_174478_reg[0]' (FDE) to 'xor_ln143_626_reg_172146_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_381_reg_165897_reg[0]' (FDE) to 'icmp_ln141_57_reg_156668_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_384_reg_166021_reg[0]' (FDE) to 'icmp_ln141_171_reg_160034_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_343_reg_164888_reg[0]' (FDE) to 'icmp_ln141_55_reg_156612_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_346_reg_165012_reg[0]' (FDE) to 'icmp_ln141_169_reg_159978_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_267_reg_162830_reg[0]' (FDE) to 'icmp_ln141_51_reg_156479_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_268_reg_162876_reg[0]' (FDE) to 'icmp_ln141_89_reg_157613_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_280_reg_163534_reg[0]' (FDE) to 'icmp_ln141_585_reg_170752_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_229_reg_161782_reg[0]' (FDE) to 'icmp_ln141_49_reg_156426_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_232_reg_161906_reg[0]' (FDE) to 'icmp_ln141_163_reg_159792_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_166_reg_160360_reg[0]' (FDE) to 'icmp_ln141_579_reg_170628_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_187_reg_160536_reg[0]' (FDE) to 'xor_ln143_688_reg_173178_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_153_reg_159594_reg[0]' (FDE) to 'icmp_ln141_45_reg_156305_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_128_reg_159267_reg[0]' (FDE) to 'icmp_ln141_577_reg_170599_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_15_reg_155899_reg[0]' (FDE) to 'icmp_ln141_609_reg_171336_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_111_reg_158304_reg[0]' (FDE) to 'xor_ln143_686_reg_173100_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[8]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[7]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[6]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[5]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[4]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[3]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[2]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[1]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln295_8_reg_19554_reg[0]' (FD) to 'zext_ln250_5_reg_16748_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln251_5_reg_16758_reg[1]' (FDE) to 'trunc_ln251_10_reg_16763_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln250_5_reg_16748_reg[1]' (FDE) to 'trunc_ln250_10_reg_16753_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln250_5_reg_16748_reg[4] )
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O98[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O98[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O101[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O101[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O104[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O104[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O107[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O107[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O110[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O110[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O113[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O113[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O116[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O116[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O119[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O119[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O122[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O122[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O125[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O125[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O128[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O128[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O131[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O131[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O134[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O134[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O137[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O137[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O140[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O140[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O143[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O143[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O146[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O146[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O149[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O149[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O152[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O152[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O155[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O155[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O158[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O158[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O161[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O161[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O164[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O164[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O167[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O167[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O170[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O170[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O173[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O173[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O176[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O176[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O179[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O179[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O182[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O182[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O185[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O185[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O188[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O188[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O191[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O191[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O194[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O194[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O197[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O197[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O200[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O200[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O203[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O203[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O206[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O206[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O209[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O209[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O212[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O212[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_reg_8758_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_reg_8758_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_reg_8748_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_reg_8748_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_reg_8738_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_reg_8738_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_reg_8728_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_reg_8728_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_reg_8718_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_reg_8718_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8708_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i139_i_i_reg_8638_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i_i_i_reg_8578_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\reg_2728_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_reg_8798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_20_fu_1368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_19_fu_1364_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_18_fu_1360_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_17_fu_1356_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_16_fu_1352_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_15_fu_1348_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_14_fu_1344_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_13_fu_1340_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_12_fu_1336_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_11_fu_1332_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_10_fu_1328_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_9_fu_1324_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_8_fu_1320_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_7_fu_1316_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_6_fu_1312_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_5_fu_1308_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_4_fu_1304_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_3_fu_1300_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_2_fu_1296_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_1_fu_1292_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:31 . Memory (MB): peak = 4346.336 ; gain = 1914.266 ; free physical = 355621 ; free virtual = 415426
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:51 ; elapsed = 00:05:02 . Memory (MB): peak = 4413.000 ; gain = 1980.930 ; free physical = 354301 ; free virtual = 414267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:04 ; elapsed = 00:05:21 . Memory (MB): peak = 4424.926 ; gain = 1992.855 ; free physical = 352108 ; free virtual = 412104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:30 ; elapsed = 00:05:47 . Memory (MB): peak = 4511.277 ; gain = 2079.207 ; free physical = 351512 ; free virtual = 411622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:31 ; elapsed = 00:05:48 . Memory (MB): peak = 4511.277 ; gain = 2079.207 ; free physical = 351514 ; free virtual = 411624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:03 ; elapsed = 00:06:21 . Memory (MB): peak = 4511.277 ; gain = 2079.207 ; free physical = 351422 ; free virtual = 411577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:16 ; elapsed = 00:06:34 . Memory (MB): peak = 4511.277 ; gain = 2079.207 ; free physical = 351434 ; free virtual = 411572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:20 ; elapsed = 00:06:38 . Memory (MB): peak = 4511.277 ; gain = 2079.207 ; free physical = 351605 ; free virtual = 411740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:23 ; elapsed = 00:06:41 . Memory (MB): peak = 4511.277 ; gain = 2079.207 ; free physical = 351721 ; free virtual = 411855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  9036|
|3     |LUT1   |  2794|
|4     |LUT2   | 27006|
|5     |LUT3   | 15288|
|6     |LUT4   | 28255|
|7     |LUT5   |  7249|
|8     |LUT6   | 57613|
|9     |MUXF7  |    14|
|10    |FDRE   | 15354|
|11    |FDSE   |   543|
|12    |IBUF   |  1004|
|13    |OBUF   |   443|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
|      |Instance                                                               |Module                                                                        |Cells  |
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
|1     |top                                                                    |                                                                              | 164600|
|2     |  Block_entry28_proc_U0                                                |hls_dummy_Block_entry28_proc                                                  |    324|
|3     |  sparse_arr_feat_conv1_out_10_U                                       |hls_dummy_fifo_w10_d2_S                                                       |     53|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1153                                         |     44|
|5     |  sparse_arr_feat_conv1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_0                                                     |     53|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1152                                         |     44|
|7     |  sparse_arr_feat_conv1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_1                                                     |     44|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1151                                         |     31|
|9     |  sparse_arr_feat_conv1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_2                                                     |     42|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1150                                         |     31|
|11    |  sparse_arr_feat_conv1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_3                                                     |     51|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1149                                         |     41|
|13    |  sparse_arr_feat_conv1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_4                                                     |     50|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1148                                         |     41|
|15    |  sparse_arr_feat_conv1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_5                                                     |     50|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1147                                         |     41|
|17    |  sparse_arr_feat_conv1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_6                                                     |     52|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1146                                         |     41|
|19    |  sparse_arr_feat_conv1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_7                                                     |     41|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1145                                         |     31|
|21    |  sparse_arr_feat_conv1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_8                                                     |     40|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1144                                         |     31|
|23    |  sparse_arr_feat_conv1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_9                                                     |     40|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1143                                         |     31|
|25    |  sparse_arr_feat_conv1_out_20_U                                       |hls_dummy_fifo_w10_d2_S_10                                                    |     51|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1142                                         |     41|
|27    |  sparse_arr_feat_conv1_out_21_U                                       |hls_dummy_fifo_w10_d2_S_11                                                    |     51|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1141                                         |     41|
|29    |  sparse_arr_feat_conv1_out_22_U                                       |hls_dummy_fifo_w10_d2_S_12                                                    |     54|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1140                                         |     41|
|31    |  sparse_arr_feat_conv1_out_23_U                                       |hls_dummy_fifo_w10_d2_S_13                                                    |     51|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1139                                         |     41|
|33    |  sparse_arr_feat_conv1_out_24_U                                       |hls_dummy_fifo_w10_d2_S_14                                                    |     45|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1138                                         |     31|
|35    |  sparse_arr_feat_conv1_out_25_U                                       |hls_dummy_fifo_w10_d2_S_15                                                    |     42|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1137                                         |     31|
|37    |  sparse_arr_feat_conv1_out_26_U                                       |hls_dummy_fifo_w10_d2_S_16                                                    |     51|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1136                                         |     41|
|39    |  sparse_arr_feat_conv1_out_27_U                                       |hls_dummy_fifo_w10_d2_S_17                                                    |     51|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1135                                         |     41|
|41    |  sparse_arr_feat_conv1_out_28_U                                       |hls_dummy_fifo_w10_d2_S_18                                                    |     52|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1134                                         |     41|
|43    |  sparse_arr_feat_conv1_out_29_U                                       |hls_dummy_fifo_w10_d2_S_19                                                    |     50|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1133                                         |     41|
|45    |  sparse_arr_feat_conv1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_20                                                    |     49|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1132                                         |     39|
|47    |  sparse_arr_feat_conv1_out_30_U                                       |hls_dummy_fifo_w10_d2_S_21                                                    |     40|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1131                                         |     31|
|49    |  sparse_arr_feat_conv1_out_31_U                                       |hls_dummy_fifo_w10_d2_S_22                                                    |     42|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1130                                         |     31|
|51    |  sparse_arr_feat_conv1_out_32_U                                       |hls_dummy_fifo_w10_d2_S_23                                                    |     50|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1129                                         |     41|
|53    |  sparse_arr_feat_conv1_out_33_U                                       |hls_dummy_fifo_w10_d2_S_24                                                    |     52|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1128                                         |     41|
|55    |  sparse_arr_feat_conv1_out_34_U                                       |hls_dummy_fifo_w10_d2_S_25                                                    |     51|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1127                                         |     41|
|57    |  sparse_arr_feat_conv1_out_35_U                                       |hls_dummy_fifo_w10_d2_S_26                                                    |     50|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1126                                         |     41|
|59    |  sparse_arr_feat_conv1_out_36_U                                       |hls_dummy_fifo_w10_d2_S_27                                                    |     51|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1125                                         |     41|
|61    |  sparse_arr_feat_conv1_out_37_U                                       |hls_dummy_fifo_w10_d2_S_28                                                    |     51|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1124                                         |     41|
|63    |  sparse_arr_feat_conv1_out_38_U                                       |hls_dummy_fifo_w10_d2_S_29                                                    |     62|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1123                                         |     51|
|65    |  sparse_arr_feat_conv1_out_39_U                                       |hls_dummy_fifo_w10_d2_S_30                                                    |     60|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1122                                         |     51|
|67    |  sparse_arr_feat_conv1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_31                                                    |     50|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1121                                         |     39|
|69    |  sparse_arr_feat_conv1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_32                                                    |     43|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1120                                         |     31|
|71    |  sparse_arr_feat_conv1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_33                                                    |     41|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1119                                         |     31|
|73    |  sparse_arr_feat_conv1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_34                                                    |     41|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1118                                         |     31|
|75    |  sparse_arr_feat_conv1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_35                                                    |     42|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1117                                         |     31|
|77    |  sparse_arr_feat_conv1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_36                                                    |     42|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1116                                         |     32|
|79    |  sparse_arr_feat_conv1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_37                                                    |     42|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1115                                         |     32|
|81    |  sparse_arr_feat_conv1_out_U                                          |hls_dummy_fifo_w10_d2_S_38                                                    |     40|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1114                                         |     31|
|83    |  sparse_arr_feat_pool1_out_10_U                                       |hls_dummy_fifo_w10_d2_S_39                                                    |     49|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1113                                         |     35|
|85    |  sparse_arr_feat_pool1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_40                                                    |     44|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1112                                         |     35|
|87    |  sparse_arr_feat_pool1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_41                                                    |     46|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1111                                         |     35|
|89    |  sparse_arr_feat_pool1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_42                                                    |     45|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1110                                         |     35|
|91    |  sparse_arr_feat_pool1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_43                                                    |     45|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1109                                         |     35|
|93    |  sparse_arr_feat_pool1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_44                                                    |     44|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1108                                         |     35|
|95    |  sparse_arr_feat_pool1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_45                                                    |     45|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1107                                         |     35|
|97    |  sparse_arr_feat_pool1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_46                                                    |     48|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1106                                         |     35|
|99    |  sparse_arr_feat_pool1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_47                                                    |     48|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1105                                         |     35|
|101   |  sparse_arr_feat_pool1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_48                                                    |     45|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1104                                         |     35|
|103   |  sparse_arr_feat_pool1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_49                                                    |     45|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1103                                         |     35|
|105   |  sparse_arr_feat_pool1_out_20_U                                       |hls_dummy_fifo_w10_d2_S_50                                                    |     44|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1102                                         |     35|
|107   |  sparse_arr_feat_pool1_out_21_U                                       |hls_dummy_fifo_w10_d2_S_51                                                    |     45|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1101                                         |     35|
|109   |  sparse_arr_feat_pool1_out_22_U                                       |hls_dummy_fifo_w10_d2_S_52                                                    |     44|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1100                                         |     35|
|111   |  sparse_arr_feat_pool1_out_23_U                                       |hls_dummy_fifo_w10_d2_S_53                                                    |     44|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1099                                         |     35|
|113   |  sparse_arr_feat_pool1_out_24_U                                       |hls_dummy_fifo_w10_d2_S_54                                                    |     45|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1098                                         |     35|
|115   |  sparse_arr_feat_pool1_out_25_U                                       |hls_dummy_fifo_w10_d2_S_55                                                    |     45|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1097                                         |     35|
|117   |  sparse_arr_feat_pool1_out_26_U                                       |hls_dummy_fifo_w10_d2_S_56                                                    |     45|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1096                                         |     35|
|119   |  sparse_arr_feat_pool1_out_27_U                                       |hls_dummy_fifo_w10_d2_S_57                                                    |     44|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1095                                         |     35|
|121   |  sparse_arr_feat_pool1_out_28_U                                       |hls_dummy_fifo_w10_d2_S_58                                                    |     44|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1094                                         |     35|
|123   |  sparse_arr_feat_pool1_out_29_U                                       |hls_dummy_fifo_w10_d2_S_59                                                    |     47|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1093                                         |     35|
|125   |  sparse_arr_feat_pool1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_60                                                    |     44|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1092                                         |     35|
|127   |  sparse_arr_feat_pool1_out_30_U                                       |hls_dummy_fifo_w10_d2_S_61                                                    |     45|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1091                                         |     35|
|129   |  sparse_arr_feat_pool1_out_31_U                                       |hls_dummy_fifo_w10_d2_S_62                                                    |     46|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1090                                         |     35|
|131   |  sparse_arr_feat_pool1_out_32_U                                       |hls_dummy_fifo_w10_d2_S_63                                                    |     46|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1089                                         |     35|
|133   |  sparse_arr_feat_pool1_out_33_U                                       |hls_dummy_fifo_w10_d2_S_64                                                    |     45|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1088                                         |     35|
|135   |  sparse_arr_feat_pool1_out_34_U                                       |hls_dummy_fifo_w10_d2_S_65                                                    |     46|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1087                                         |     35|
|137   |  sparse_arr_feat_pool1_out_35_U                                       |hls_dummy_fifo_w10_d2_S_66                                                    |     45|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1086                                         |     35|
|139   |  sparse_arr_feat_pool1_out_36_U                                       |hls_dummy_fifo_w10_d2_S_67                                                    |     44|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1085                                         |     35|
|141   |  sparse_arr_feat_pool1_out_37_U                                       |hls_dummy_fifo_w10_d2_S_68                                                    |     46|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1084                                         |     35|
|143   |  sparse_arr_feat_pool1_out_38_U                                       |hls_dummy_fifo_w10_d2_S_69                                                    |     51|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1083                                         |     41|
|145   |  sparse_arr_feat_pool1_out_39_U                                       |hls_dummy_fifo_w10_d2_S_70                                                    |     52|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1082                                         |     41|
|147   |  sparse_arr_feat_pool1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_71                                                    |     45|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1081                                         |     35|
|149   |  sparse_arr_feat_pool1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_72                                                    |     45|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1080                                         |     35|
|151   |  sparse_arr_feat_pool1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_73                                                    |     44|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1079                                         |     35|
|153   |  sparse_arr_feat_pool1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_74                                                    |     45|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1078                                         |     35|
|155   |  sparse_arr_feat_pool1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_75                                                    |     44|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1077                                         |     35|
|157   |  sparse_arr_feat_pool1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_76                                                    |     45|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1076                                         |     35|
|159   |  sparse_arr_feat_pool1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_77                                                    |     44|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1075                                         |     35|
|161   |  sparse_arr_feat_pool1_out_U                                          |hls_dummy_fifo_w10_d2_S_78                                                    |     45|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1074                                         |     35|
|163   |  sparse_arr_feat_reduce_out_10_U                                      |hls_dummy_fifo_w10_d2_S_79                                                    |   2602|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1073                                         |   2593|
|165   |  sparse_arr_feat_reduce_out_11_U                                      |hls_dummy_fifo_w10_d2_S_80                                                    |   2545|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1072                                         |   2536|
|167   |  sparse_arr_feat_reduce_out_12_U                                      |hls_dummy_fifo_w10_d2_S_81                                                    |   2540|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1071                                         |   2531|
|169   |  sparse_arr_feat_reduce_out_13_U                                      |hls_dummy_fifo_w10_d2_S_82                                                    |   2647|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1070                                         |   2638|
|171   |  sparse_arr_feat_reduce_out_14_U                                      |hls_dummy_fifo_w10_d2_S_83                                                    |   2595|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1069                                         |   2586|
|173   |  sparse_arr_feat_reduce_out_15_U                                      |hls_dummy_fifo_w10_d2_S_84                                                    |   2647|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1068                                         |   2638|
|175   |  sparse_arr_feat_reduce_out_16_U                                      |hls_dummy_fifo_w10_d2_S_85                                                    |   2614|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1067                                         |   2603|
|177   |  sparse_arr_feat_reduce_out_17_U                                      |hls_dummy_fifo_w10_d2_S_86                                                    |   2371|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1066                                         |   2362|
|179   |  sparse_arr_feat_reduce_out_18_U                                      |hls_dummy_fifo_w10_d2_S_87                                                    |   2639|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1065                                         |   2629|
|181   |  sparse_arr_feat_reduce_out_19_U                                      |hls_dummy_fifo_w10_d2_S_88                                                    |   2561|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1064                                         |   2552|
|183   |  sparse_arr_feat_reduce_out_1_U                                       |hls_dummy_fifo_w10_d2_S_89                                                    |   2546|
|184   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1063                                         |   2536|
|185   |  sparse_arr_feat_reduce_out_2_U                                       |hls_dummy_fifo_w10_d2_S_90                                                    |   2549|
|186   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1062                                         |   2539|
|187   |  sparse_arr_feat_reduce_out_3_U                                       |hls_dummy_fifo_w10_d2_S_91                                                    |   2642|
|188   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1061                                         |   2631|
|189   |  sparse_arr_feat_reduce_out_4_U                                       |hls_dummy_fifo_w10_d2_S_92                                                    |   2544|
|190   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1060                                         |   2535|
|191   |  sparse_arr_feat_reduce_out_5_U                                       |hls_dummy_fifo_w10_d2_S_93                                                    |   2633|
|192   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1059                                         |   2624|
|193   |  sparse_arr_feat_reduce_out_6_U                                       |hls_dummy_fifo_w10_d2_S_94                                                    |   2579|
|194   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1058                                         |   2569|
|195   |  sparse_arr_feat_reduce_out_7_U                                       |hls_dummy_fifo_w10_d2_S_95                                                    |   2573|
|196   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1057                                         |   2563|
|197   |  sparse_arr_feat_reduce_out_8_U                                       |hls_dummy_fifo_w10_d2_S_96                                                    |   2613|
|198   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1056                                         |   2604|
|199   |  sparse_arr_feat_reduce_out_9_U                                       |hls_dummy_fifo_w10_d2_S_97                                                    |   2648|
|200   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_1055                                         |   2637|
|201   |  sparse_arr_feat_reduce_out_U                                         |hls_dummy_fifo_w10_d2_S_98                                                    |   2258|
|202   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg                                              |   2249|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                          |hls_dummy_fifo_w4_d2_S                                                        |    190|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1054                                          |    181|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                    |hls_dummy_fifo_w4_d2_S_99                                                     |     25|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1053                                          |     16|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                          |hls_dummy_fifo_w4_d2_S_100                                                    |    170|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1052                                          |    161|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                    |hls_dummy_fifo_w4_d2_S_101                                                    |     27|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1051                                          |     16|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                          |hls_dummy_fifo_w4_d2_S_102                                                    |    134|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1050                                          |    125|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                    |hls_dummy_fifo_w4_d2_S_103                                                    |     23|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1049                                          |     13|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                          |hls_dummy_fifo_w4_d2_S_104                                                    |    192|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1048                                          |    181|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                    |hls_dummy_fifo_w4_d2_S_105                                                    |     22|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1047                                          |     13|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                          |hls_dummy_fifo_w4_d2_S_106                                                    |    205|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1046                                          |    196|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                    |hls_dummy_fifo_w4_d2_S_107                                                    |     22|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1045                                          |     13|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                          |hls_dummy_fifo_w4_d2_S_108                                                    |    217|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1044                                          |    208|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                    |hls_dummy_fifo_w4_d2_S_109                                                    |     23|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1043                                          |     13|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                          |hls_dummy_fifo_w4_d2_S_110                                                    |    142|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1042                                          |    132|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                    |hls_dummy_fifo_w4_d2_S_111                                                    |     22|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1041                                          |     13|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                          |hls_dummy_fifo_w4_d2_S_112                                                    |    137|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1040                                          |    126|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                    |hls_dummy_fifo_w4_d2_S_113                                                    |     23|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1039                                          |     13|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                          |hls_dummy_fifo_w4_d2_S_114                                                    |    140|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1038                                          |    131|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                    |hls_dummy_fifo_w4_d2_S_115                                                    |     22|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1037                                          |     13|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                          |hls_dummy_fifo_w4_d2_S_116                                                    |    128|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1036                                          |    119|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                    |hls_dummy_fifo_w4_d2_S_117                                                    |     22|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1035                                          |     13|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                           |hls_dummy_fifo_w4_d2_S_118                                                    |    135|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1034                                          |    126|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                     |hls_dummy_fifo_w4_d2_S_119                                                    |     29|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1033                                          |     19|
|247   |  sparse_arr_hash_reduce_out_20_c32_channel_U                          |hls_dummy_fifo_w4_d2_S_120                                                    |    174|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1032                                          |    165|
|249   |  sparse_arr_hash_reduce_out_20_c_U                                    |hls_dummy_fifo_w4_d2_S_121                                                    |     23|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1031                                          |     13|
|251   |  sparse_arr_hash_reduce_out_21_c33_channel_U                          |hls_dummy_fifo_w4_d2_S_122                                                    |    137|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1030                                          |    128|
|253   |  sparse_arr_hash_reduce_out_21_c_U                                    |hls_dummy_fifo_w4_d2_S_123                                                    |     22|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1029                                          |     13|
|255   |  sparse_arr_hash_reduce_out_22_c34_channel_U                          |hls_dummy_fifo_w4_d2_S_124                                                    |    196|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1028                                          |    186|
|257   |  sparse_arr_hash_reduce_out_22_c_U                                    |hls_dummy_fifo_w4_d2_S_125                                                    |     22|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1027                                          |     13|
|259   |  sparse_arr_hash_reduce_out_23_c35_channel_U                          |hls_dummy_fifo_w4_d2_S_126                                                    |    185|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1026                                          |    176|
|261   |  sparse_arr_hash_reduce_out_23_c_U                                    |hls_dummy_fifo_w4_d2_S_127                                                    |     24|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1025                                          |     13|
|263   |  sparse_arr_hash_reduce_out_24_c36_channel_U                          |hls_dummy_fifo_w4_d2_S_128                                                    |    196|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1024                                          |    187|
|265   |  sparse_arr_hash_reduce_out_24_c_U                                    |hls_dummy_fifo_w4_d2_S_129                                                    |     22|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1023                                          |     13|
|267   |  sparse_arr_hash_reduce_out_25_c37_channel_U                          |hls_dummy_fifo_w4_d2_S_130                                                    |    193|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1022                                          |    183|
|269   |  sparse_arr_hash_reduce_out_25_c_U                                    |hls_dummy_fifo_w4_d2_S_131                                                    |     22|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1021                                          |     13|
|271   |  sparse_arr_hash_reduce_out_26_c38_channel_U                          |hls_dummy_fifo_w4_d2_S_132                                                    |    194|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1020                                          |    185|
|273   |  sparse_arr_hash_reduce_out_26_c_U                                    |hls_dummy_fifo_w4_d2_S_133                                                    |     22|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1019                                          |     13|
|275   |  sparse_arr_hash_reduce_out_27_c39_channel_U                          |hls_dummy_fifo_w4_d2_S_134                                                    |    173|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1018                                          |    164|
|277   |  sparse_arr_hash_reduce_out_27_c_U                                    |hls_dummy_fifo_w4_d2_S_135                                                    |     22|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1017                                          |     13|
|279   |  sparse_arr_hash_reduce_out_28_c40_channel_U                          |hls_dummy_fifo_w4_d2_S_136                                                    |    164|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1016                                          |    154|
|281   |  sparse_arr_hash_reduce_out_28_c_U                                    |hls_dummy_fifo_w4_d2_S_137                                                    |     23|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1015                                          |     13|
|283   |  sparse_arr_hash_reduce_out_29_c41_channel_U                          |hls_dummy_fifo_w4_d2_S_138                                                    |    144|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1014                                          |    135|
|285   |  sparse_arr_hash_reduce_out_29_c_U                                    |hls_dummy_fifo_w4_d2_S_139                                                    |     24|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1013                                          |     13|
|287   |  sparse_arr_hash_reduce_out_2_c14_channel_U                           |hls_dummy_fifo_w4_d2_S_140                                                    |    145|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1012                                          |    136|
|289   |  sparse_arr_hash_reduce_out_2_c_U                                     |hls_dummy_fifo_w4_d2_S_141                                                    |     29|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1011                                          |     19|
|291   |  sparse_arr_hash_reduce_out_30_c42_channel_U                          |hls_dummy_fifo_w4_d2_S_142                                                    |    172|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1010                                          |    161|
|293   |  sparse_arr_hash_reduce_out_30_c_U                                    |hls_dummy_fifo_w4_d2_S_143                                                    |     22|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1009                                          |     13|
|295   |  sparse_arr_hash_reduce_out_31_c43_channel_U                          |hls_dummy_fifo_w4_d2_S_144                                                    |    155|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1008                                          |    146|
|297   |  sparse_arr_hash_reduce_out_31_c_U                                    |hls_dummy_fifo_w4_d2_S_145                                                    |     23|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1007                                          |     13|
|299   |  sparse_arr_hash_reduce_out_32_c44_channel_U                          |hls_dummy_fifo_w4_d2_S_146                                                    |    169|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1006                                          |    160|
|301   |  sparse_arr_hash_reduce_out_32_c_U                                    |hls_dummy_fifo_w4_d2_S_147                                                    |     22|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1005                                          |     13|
|303   |  sparse_arr_hash_reduce_out_33_c45_channel_U                          |hls_dummy_fifo_w4_d2_S_148                                                    |    140|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1004                                          |    131|
|305   |  sparse_arr_hash_reduce_out_33_c_U                                    |hls_dummy_fifo_w4_d2_S_149                                                    |     22|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1003                                          |     13|
|307   |  sparse_arr_hash_reduce_out_34_c46_channel_U                          |hls_dummy_fifo_w4_d2_S_150                                                    |    187|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1002                                          |    177|
|309   |  sparse_arr_hash_reduce_out_34_c_U                                    |hls_dummy_fifo_w4_d2_S_151                                                    |     22|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1001                                          |     13|
|311   |  sparse_arr_hash_reduce_out_35_c47_channel_U                          |hls_dummy_fifo_w4_d2_S_152                                                    |    208|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_1000                                          |    196|
|313   |  sparse_arr_hash_reduce_out_35_c_U                                    |hls_dummy_fifo_w4_d2_S_153                                                    |     23|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_999                                           |     13|
|315   |  sparse_arr_hash_reduce_out_36_c48_channel_U                          |hls_dummy_fifo_w4_d2_S_154                                                    |    172|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_998                                           |    163|
|317   |  sparse_arr_hash_reduce_out_36_c_U                                    |hls_dummy_fifo_w4_d2_S_155                                                    |     23|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_997                                           |     13|
|319   |  sparse_arr_hash_reduce_out_37_c49_channel_U                          |hls_dummy_fifo_w4_d2_S_156                                                    |    164|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_996                                           |    154|
|321   |  sparse_arr_hash_reduce_out_37_c_U                                    |hls_dummy_fifo_w4_d2_S_157                                                    |     22|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_995                                           |     13|
|323   |  sparse_arr_hash_reduce_out_38_c50_channel_U                          |hls_dummy_fifo_w4_d2_S_158                                                    |    200|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_994                                           |    191|
|325   |  sparse_arr_hash_reduce_out_38_c_U                                    |hls_dummy_fifo_w4_d2_S_159                                                    |     22|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_993                                           |     13|
|327   |  sparse_arr_hash_reduce_out_39_c51_channel_U                          |hls_dummy_fifo_w4_d2_S_160                                                    |    164|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_992                                           |    155|
|329   |  sparse_arr_hash_reduce_out_39_c_U                                    |hls_dummy_fifo_w4_d2_S_161                                                    |     23|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_991                                           |     13|
|331   |  sparse_arr_hash_reduce_out_3_c15_channel_U                           |hls_dummy_fifo_w4_d2_S_162                                                    |    177|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_990                                           |    168|
|333   |  sparse_arr_hash_reduce_out_3_c_U                                     |hls_dummy_fifo_w4_d2_S_163                                                    |     28|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_989                                           |     19|
|335   |  sparse_arr_hash_reduce_out_4_c16_channel_U                           |hls_dummy_fifo_w4_d2_S_164                                                    |    136|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_988                                           |    127|
|337   |  sparse_arr_hash_reduce_out_4_c_U                                     |hls_dummy_fifo_w4_d2_S_165                                                    |     29|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_987                                           |     19|
|339   |  sparse_arr_hash_reduce_out_5_c17_channel_U                           |hls_dummy_fifo_w4_d2_S_166                                                    |    142|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_986                                           |    133|
|341   |  sparse_arr_hash_reduce_out_5_c_U                                     |hls_dummy_fifo_w4_d2_S_167                                                    |     28|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_985                                           |     19|
|343   |  sparse_arr_hash_reduce_out_6_c18_channel_U                           |hls_dummy_fifo_w4_d2_S_168                                                    |    166|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_984                                           |    157|
|345   |  sparse_arr_hash_reduce_out_6_c_U                                     |hls_dummy_fifo_w4_d2_S_169                                                    |     29|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_983                                           |     19|
|347   |  sparse_arr_hash_reduce_out_7_c19_channel_U                           |hls_dummy_fifo_w4_d2_S_170                                                    |    158|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_982                                           |    149|
|349   |  sparse_arr_hash_reduce_out_7_c_U                                     |hls_dummy_fifo_w4_d2_S_171                                                    |     29|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_981                                           |     19|
|351   |  sparse_arr_hash_reduce_out_8_c20_channel_U                           |hls_dummy_fifo_w4_d2_S_172                                                    |    150|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_980                                           |    141|
|353   |  sparse_arr_hash_reduce_out_8_c_U                                     |hls_dummy_fifo_w4_d2_S_173                                                    |     28|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_979                                           |     19|
|355   |  sparse_arr_hash_reduce_out_9_c21_channel_U                           |hls_dummy_fifo_w4_d2_S_174                                                    |    163|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_978                                           |    153|
|357   |  sparse_arr_hash_reduce_out_9_c_U                                     |hls_dummy_fifo_w4_d2_S_175                                                    |     28|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_977                                           |     19|
|359   |  sparse_arr_hash_reduce_out_c12_channel_U                             |hls_dummy_fifo_w4_d2_S_176                                                    |    105|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_976                                           |     96|
|361   |  sparse_arr_hash_reduce_out_c_U                                       |hls_dummy_fifo_w4_d2_S_177                                                    |     28|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg                                               |     19|
|363   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_U0    |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s    |  82540|
|364   |    mul_10s_10s_18_1_1_U100                                            |hls_dummy_mul_10s_10s_18_1_1                                                  |     72|
|365   |    mul_10s_10s_18_1_1_U101                                            |hls_dummy_mul_10s_10s_18_1_1_178                                              |     72|
|366   |    mul_10s_10s_18_1_1_U102                                            |hls_dummy_mul_10s_10s_18_1_1_179                                              |     91|
|367   |    mul_10s_10s_18_1_1_U103                                            |hls_dummy_mul_10s_10s_18_1_1_180                                              |     73|
|368   |    mul_10s_10s_18_1_1_U104                                            |hls_dummy_mul_10s_10s_18_1_1_181                                              |     90|
|369   |    mul_10s_10s_18_1_1_U105                                            |hls_dummy_mul_10s_10s_18_1_1_182                                              |     72|
|370   |    mul_10s_10s_18_1_1_U106                                            |hls_dummy_mul_10s_10s_18_1_1_183                                              |     71|
|371   |    mul_10s_10s_18_1_1_U107                                            |hls_dummy_mul_10s_10s_18_1_1_184                                              |    102|
|372   |    mul_10s_10s_18_1_1_U108                                            |hls_dummy_mul_10s_10s_18_1_1_185                                              |     78|
|373   |    mul_10s_10s_18_1_1_U109                                            |hls_dummy_mul_10s_10s_18_1_1_186                                              |     90|
|374   |    mul_10s_10s_18_1_1_U11                                             |hls_dummy_mul_10s_10s_18_1_1_187                                              |    133|
|375   |    mul_10s_10s_18_1_1_U110                                            |hls_dummy_mul_10s_10s_18_1_1_188                                              |     41|
|376   |    mul_10s_10s_18_1_1_U111                                            |hls_dummy_mul_10s_10s_18_1_1_189                                              |    117|
|377   |    mul_10s_10s_18_1_1_U112                                            |hls_dummy_mul_10s_10s_18_1_1_190                                              |    107|
|378   |    mul_10s_10s_18_1_1_U113                                            |hls_dummy_mul_10s_10s_18_1_1_191                                              |     81|
|379   |    mul_10s_10s_18_1_1_U114                                            |hls_dummy_mul_10s_10s_18_1_1_192                                              |     82|
|380   |    mul_10s_10s_18_1_1_U115                                            |hls_dummy_mul_10s_10s_18_1_1_193                                              |    100|
|381   |    mul_10s_10s_18_1_1_U116                                            |hls_dummy_mul_10s_10s_18_1_1_194                                              |     80|
|382   |    mul_10s_10s_18_1_1_U117                                            |hls_dummy_mul_10s_10s_18_1_1_195                                              |     84|
|383   |    mul_10s_10s_18_1_1_U118                                            |hls_dummy_mul_10s_10s_18_1_1_196                                              |     83|
|384   |    mul_10s_10s_18_1_1_U119                                            |hls_dummy_mul_10s_10s_18_1_1_197                                              |     82|
|385   |    mul_10s_10s_18_1_1_U12                                             |hls_dummy_mul_10s_10s_18_1_1_198                                              |    104|
|386   |    mul_10s_10s_18_1_1_U120                                            |hls_dummy_mul_10s_10s_18_1_1_199                                              |     82|
|387   |    mul_10s_10s_18_1_1_U121                                            |hls_dummy_mul_10s_10s_18_1_1_200                                              |     82|
|388   |    mul_10s_10s_18_1_1_U122                                            |hls_dummy_mul_10s_10s_18_1_1_201                                              |    101|
|389   |    mul_10s_10s_18_1_1_U123                                            |hls_dummy_mul_10s_10s_18_1_1_202                                              |     83|
|390   |    mul_10s_10s_18_1_1_U124                                            |hls_dummy_mul_10s_10s_18_1_1_203                                              |    102|
|391   |    mul_10s_10s_18_1_1_U125                                            |hls_dummy_mul_10s_10s_18_1_1_204                                              |     84|
|392   |    mul_10s_10s_18_1_1_U126                                            |hls_dummy_mul_10s_10s_18_1_1_205                                              |     83|
|393   |    mul_10s_10s_18_1_1_U127                                            |hls_dummy_mul_10s_10s_18_1_1_206                                              |    107|
|394   |    mul_10s_10s_18_1_1_U128                                            |hls_dummy_mul_10s_10s_18_1_1_207                                              |     89|
|395   |    mul_10s_10s_18_1_1_U129                                            |hls_dummy_mul_10s_10s_18_1_1_208                                              |    102|
|396   |    mul_10s_10s_18_1_1_U13                                             |hls_dummy_mul_10s_10s_18_1_1_209                                              |    130|
|397   |    mul_10s_10s_18_1_1_U131                                            |hls_dummy_mul_10s_10s_18_1_1_210                                              |    105|
|398   |    mul_10s_10s_18_1_1_U132                                            |hls_dummy_mul_10s_10s_18_1_1_211                                              |    104|
|399   |    mul_10s_10s_18_1_1_U133                                            |hls_dummy_mul_10s_10s_18_1_1_212                                              |    103|
|400   |    mul_10s_10s_18_1_1_U134                                            |hls_dummy_mul_10s_10s_18_1_1_213                                              |     68|
|401   |    mul_10s_10s_18_1_1_U135                                            |hls_dummy_mul_10s_10s_18_1_1_214                                              |    122|
|402   |    mul_10s_10s_18_1_1_U136                                            |hls_dummy_mul_10s_10s_18_1_1_215                                              |     68|
|403   |    mul_10s_10s_18_1_1_U137                                            |hls_dummy_mul_10s_10s_18_1_1_216                                              |     77|
|404   |    mul_10s_10s_18_1_1_U138                                            |hls_dummy_mul_10s_10s_18_1_1_217                                              |     71|
|405   |    mul_10s_10s_18_1_1_U139                                            |hls_dummy_mul_10s_10s_18_1_1_218                                              |     68|
|406   |    mul_10s_10s_18_1_1_U14                                             |hls_dummy_mul_10s_10s_18_1_1_219                                              |    111|
|407   |    mul_10s_10s_18_1_1_U140                                            |hls_dummy_mul_10s_10s_18_1_1_220                                              |     68|
|408   |    mul_10s_10s_18_1_1_U141                                            |hls_dummy_mul_10s_10s_18_1_1_221                                              |     72|
|409   |    mul_10s_10s_18_1_1_U142                                            |hls_dummy_mul_10s_10s_18_1_1_222                                              |    122|
|410   |    mul_10s_10s_18_1_1_U143                                            |hls_dummy_mul_10s_10s_18_1_1_223                                              |     73|
|411   |    mul_10s_10s_18_1_1_U144                                            |hls_dummy_mul_10s_10s_18_1_1_224                                              |     90|
|412   |    mul_10s_10s_18_1_1_U145                                            |hls_dummy_mul_10s_10s_18_1_1_225                                              |     72|
|413   |    mul_10s_10s_18_1_1_U146                                            |hls_dummy_mul_10s_10s_18_1_1_226                                              |     71|
|414   |    mul_10s_10s_18_1_1_U147                                            |hls_dummy_mul_10s_10s_18_1_1_227                                              |     68|
|415   |    mul_10s_10s_18_1_1_U148                                            |hls_dummy_mul_10s_10s_18_1_1_228                                              |     68|
|416   |    mul_10s_10s_18_1_1_U149                                            |hls_dummy_mul_10s_10s_18_1_1_229                                              |     90|
|417   |    mul_10s_10s_18_1_1_U15                                             |hls_dummy_mul_10s_10s_18_1_1_230                                              |    122|
|418   |    mul_10s_10s_18_1_1_U150                                            |hls_dummy_mul_10s_10s_18_1_1_231                                              |     41|
|419   |    mul_10s_10s_18_1_1_U151                                            |hls_dummy_mul_10s_10s_18_1_1_232                                              |    117|
|420   |    mul_10s_10s_18_1_1_U152                                            |hls_dummy_mul_10s_10s_18_1_1_233                                              |    107|
|421   |    mul_10s_10s_18_1_1_U153                                            |hls_dummy_mul_10s_10s_18_1_1_234                                              |    106|
|422   |    mul_10s_10s_18_1_1_U154                                            |hls_dummy_mul_10s_10s_18_1_1_235                                              |     75|
|423   |    mul_10s_10s_18_1_1_U155                                            |hls_dummy_mul_10s_10s_18_1_1_236                                              |    125|
|424   |    mul_10s_10s_18_1_1_U156                                            |hls_dummy_mul_10s_10s_18_1_1_237                                              |     75|
|425   |    mul_10s_10s_18_1_1_U157                                            |hls_dummy_mul_10s_10s_18_1_1_238                                              |     87|
|426   |    mul_10s_10s_18_1_1_U158                                            |hls_dummy_mul_10s_10s_18_1_1_239                                              |     83|
|427   |    mul_10s_10s_18_1_1_U159                                            |hls_dummy_mul_10s_10s_18_1_1_240                                              |     75|
|428   |    mul_10s_10s_18_1_1_U16                                             |hls_dummy_mul_10s_10s_18_1_1_241                                              |    111|
|429   |    mul_10s_10s_18_1_1_U160                                            |hls_dummy_mul_10s_10s_18_1_1_242                                              |     75|
|430   |    mul_10s_10s_18_1_1_U161                                            |hls_dummy_mul_10s_10s_18_1_1_243                                              |     82|
|431   |    mul_10s_10s_18_1_1_U162                                            |hls_dummy_mul_10s_10s_18_1_1_244                                              |    125|
|432   |    mul_10s_10s_18_1_1_U163                                            |hls_dummy_mul_10s_10s_18_1_1_245                                              |     83|
|433   |    mul_10s_10s_18_1_1_U164                                            |hls_dummy_mul_10s_10s_18_1_1_246                                              |    102|
|434   |    mul_10s_10s_18_1_1_U165                                            |hls_dummy_mul_10s_10s_18_1_1_247                                              |     84|
|435   |    mul_10s_10s_18_1_1_U166                                            |hls_dummy_mul_10s_10s_18_1_1_248                                              |     83|
|436   |    mul_10s_10s_18_1_1_U167                                            |hls_dummy_mul_10s_10s_18_1_1_249                                              |     75|
|437   |    mul_10s_10s_18_1_1_U168                                            |hls_dummy_mul_10s_10s_18_1_1_250                                              |     75|
|438   |    mul_10s_10s_18_1_1_U169                                            |hls_dummy_mul_10s_10s_18_1_1_251                                              |    102|
|439   |    mul_10s_10s_18_1_1_U17                                             |hls_dummy_mul_10s_10s_18_1_1_252                                              |    108|
|440   |    mul_10s_10s_18_1_1_U171                                            |hls_dummy_mul_10s_10s_18_1_1_253                                              |    105|
|441   |    mul_10s_10s_18_1_1_U172                                            |hls_dummy_mul_10s_10s_18_1_1_254                                              |     72|
|442   |    mul_10s_10s_18_1_1_U173                                            |hls_dummy_mul_10s_10s_18_1_1_255                                              |     71|
|443   |    mul_10s_10s_18_1_1_U174                                            |hls_dummy_mul_10s_10s_18_1_1_256                                              |     68|
|444   |    mul_10s_10s_18_1_1_U175                                            |hls_dummy_mul_10s_10s_18_1_1_257                                              |     90|
|445   |    mul_10s_10s_18_1_1_U176                                            |hls_dummy_mul_10s_10s_18_1_1_258                                              |     75|
|446   |    mul_10s_10s_18_1_1_U177                                            |hls_dummy_mul_10s_10s_18_1_1_259                                              |     72|
|447   |    mul_10s_10s_18_1_1_U178                                            |hls_dummy_mul_10s_10s_18_1_1_260                                              |     71|
|448   |    mul_10s_10s_18_1_1_U179                                            |hls_dummy_mul_10s_10s_18_1_1_261                                              |     75|
|449   |    mul_10s_10s_18_1_1_U18                                             |hls_dummy_mul_10s_10s_18_1_1_262                                              |    107|
|450   |    mul_10s_10s_18_1_1_U180                                            |hls_dummy_mul_10s_10s_18_1_1_263                                              |     75|
|451   |    mul_10s_10s_18_1_1_U181                                            |hls_dummy_mul_10s_10s_18_1_1_264                                              |     72|
|452   |    mul_10s_10s_18_1_1_U182                                            |hls_dummy_mul_10s_10s_18_1_1_265                                              |     91|
|453   |    mul_10s_10s_18_1_1_U183                                            |hls_dummy_mul_10s_10s_18_1_1_266                                              |     73|
|454   |    mul_10s_10s_18_1_1_U184                                            |hls_dummy_mul_10s_10s_18_1_1_267                                              |     90|
|455   |    mul_10s_10s_18_1_1_U185                                            |hls_dummy_mul_10s_10s_18_1_1_268                                              |     72|
|456   |    mul_10s_10s_18_1_1_U186                                            |hls_dummy_mul_10s_10s_18_1_1_269                                              |     71|
|457   |    mul_10s_10s_18_1_1_U187                                            |hls_dummy_mul_10s_10s_18_1_1_270                                              |     75|
|458   |    mul_10s_10s_18_1_1_U188                                            |hls_dummy_mul_10s_10s_18_1_1_271                                              |     75|
|459   |    mul_10s_10s_18_1_1_U189                                            |hls_dummy_mul_10s_10s_18_1_1_272                                              |     90|
|460   |    mul_10s_10s_18_1_1_U19                                             |hls_dummy_mul_10s_10s_18_1_1_273                                              |    111|
|461   |    mul_10s_10s_18_1_1_U190                                            |hls_dummy_mul_10s_10s_18_1_1_274                                              |     42|
|462   |    mul_10s_10s_18_1_1_U191                                            |hls_dummy_mul_10s_10s_18_1_1_275                                              |    117|
|463   |    mul_10s_10s_18_1_1_U192                                            |hls_dummy_mul_10s_10s_18_1_1_276                                              |     84|
|464   |    mul_10s_10s_18_1_1_U193                                            |hls_dummy_mul_10s_10s_18_1_1_277                                              |     83|
|465   |    mul_10s_10s_18_1_1_U194                                            |hls_dummy_mul_10s_10s_18_1_1_278                                              |     75|
|466   |    mul_10s_10s_18_1_1_U195                                            |hls_dummy_mul_10s_10s_18_1_1_279                                              |    102|
|467   |    mul_10s_10s_18_1_1_U196                                            |hls_dummy_mul_10s_10s_18_1_1_280                                              |     80|
|468   |    mul_10s_10s_18_1_1_U197                                            |hls_dummy_mul_10s_10s_18_1_1_281                                              |     84|
|469   |    mul_10s_10s_18_1_1_U198                                            |hls_dummy_mul_10s_10s_18_1_1_282                                              |     83|
|470   |    mul_10s_10s_18_1_1_U199                                            |hls_dummy_mul_10s_10s_18_1_1_283                                              |     80|
|471   |    mul_10s_10s_18_1_1_U20                                             |hls_dummy_mul_10s_10s_18_1_1_284                                              |    116|
|472   |    mul_10s_10s_18_1_1_U200                                            |hls_dummy_mul_10s_10s_18_1_1_285                                              |     80|
|473   |    mul_10s_10s_18_1_1_U201                                            |hls_dummy_mul_10s_10s_18_1_1_286                                              |     82|
|474   |    mul_10s_10s_18_1_1_U202                                            |hls_dummy_mul_10s_10s_18_1_1_287                                              |    101|
|475   |    mul_10s_10s_18_1_1_U203                                            |hls_dummy_mul_10s_10s_18_1_1_288                                              |     83|
|476   |    mul_10s_10s_18_1_1_U204                                            |hls_dummy_mul_10s_10s_18_1_1_289                                              |    102|
|477   |    mul_10s_10s_18_1_1_U205                                            |hls_dummy_mul_10s_10s_18_1_1_290                                              |     84|
|478   |    mul_10s_10s_18_1_1_U206                                            |hls_dummy_mul_10s_10s_18_1_1_291                                              |     83|
|479   |    mul_10s_10s_18_1_1_U207                                            |hls_dummy_mul_10s_10s_18_1_1_292                                              |     80|
|480   |    mul_10s_10s_18_1_1_U208                                            |hls_dummy_mul_10s_10s_18_1_1_293                                              |     80|
|481   |    mul_10s_10s_18_1_1_U209                                            |hls_dummy_mul_10s_10s_18_1_1_294                                              |    102|
|482   |    mul_10s_10s_18_1_1_U21                                             |hls_dummy_mul_10s_10s_18_1_1_295                                              |    107|
|483   |    mul_10s_10s_18_1_1_U211                                            |hls_dummy_mul_10s_10s_18_1_1_296                                              |    124|
|484   |    mul_10s_10s_18_1_1_U212                                            |hls_dummy_mul_10s_10s_18_1_1_297                                              |    104|
|485   |    mul_10s_10s_18_1_1_U213                                            |hls_dummy_mul_10s_10s_18_1_1_298                                              |    103|
|486   |    mul_10s_10s_18_1_1_U214                                            |hls_dummy_mul_10s_10s_18_1_1_299                                              |     75|
|487   |    mul_10s_10s_18_1_1_U215                                            |hls_dummy_mul_10s_10s_18_1_1_300                                              |    122|
|488   |    mul_10s_10s_18_1_1_U216                                            |hls_dummy_mul_10s_10s_18_1_1_301                                              |     72|
|489   |    mul_10s_10s_18_1_1_U217                                            |hls_dummy_mul_10s_10s_18_1_1_302                                              |    104|
|490   |    mul_10s_10s_18_1_1_U218                                            |hls_dummy_mul_10s_10s_18_1_1_303                                              |    103|
|491   |    mul_10s_10s_18_1_1_U219                                            |hls_dummy_mul_10s_10s_18_1_1_304                                              |     68|
|492   |    mul_10s_10s_18_1_1_U22                                             |hls_dummy_mul_10s_10s_18_1_1_305                                              |    122|
|493   |    mul_10s_10s_18_1_1_U220                                            |hls_dummy_mul_10s_10s_18_1_1_306                                              |     72|
|494   |    mul_10s_10s_18_1_1_U221                                            |hls_dummy_mul_10s_10s_18_1_1_307                                              |     73|
|495   |    mul_10s_10s_18_1_1_U222                                            |hls_dummy_mul_10s_10s_18_1_1_308                                              |     92|
|496   |    mul_10s_10s_18_1_1_U223                                            |hls_dummy_mul_10s_10s_18_1_1_309                                              |     74|
|497   |    mul_10s_10s_18_1_1_U224                                            |hls_dummy_mul_10s_10s_18_1_1_310                                              |     90|
|498   |    mul_10s_10s_18_1_1_U225                                            |hls_dummy_mul_10s_10s_18_1_1_311                                              |     72|
|499   |    mul_10s_10s_18_1_1_U226                                            |hls_dummy_mul_10s_10s_18_1_1_312                                              |     71|
|500   |    mul_10s_10s_18_1_1_U227                                            |hls_dummy_mul_10s_10s_18_1_1_313                                              |     68|
|501   |    mul_10s_10s_18_1_1_U228                                            |hls_dummy_mul_10s_10s_18_1_1_314                                              |     68|
|502   |    mul_10s_10s_18_1_1_U229                                            |hls_dummy_mul_10s_10s_18_1_1_315                                              |    122|
|503   |    mul_10s_10s_18_1_1_U23                                             |hls_dummy_mul_10s_10s_18_1_1_316                                              |    108|
|504   |    mul_10s_10s_18_1_1_U230                                            |hls_dummy_mul_10s_10s_18_1_1_317                                              |     41|
|505   |    mul_10s_10s_18_1_1_U231                                            |hls_dummy_mul_10s_10s_18_1_1_318                                              |    130|
|506   |    mul_10s_10s_18_1_1_U232                                            |hls_dummy_mul_10s_10s_18_1_1_319                                              |    107|
|507   |    mul_10s_10s_18_1_1_U233                                            |hls_dummy_mul_10s_10s_18_1_1_320                                              |    106|
|508   |    mul_10s_10s_18_1_1_U234                                            |hls_dummy_mul_10s_10s_18_1_1_321                                              |     80|
|509   |    mul_10s_10s_18_1_1_U235                                            |hls_dummy_mul_10s_10s_18_1_1_322                                              |    125|
|510   |    mul_10s_10s_18_1_1_U236                                            |hls_dummy_mul_10s_10s_18_1_1_323                                              |     82|
|511   |    mul_10s_10s_18_1_1_U237                                            |hls_dummy_mul_10s_10s_18_1_1_324                                              |    107|
|512   |    mul_10s_10s_18_1_1_U238                                            |hls_dummy_mul_10s_10s_18_1_1_325                                              |    106|
|513   |    mul_10s_10s_18_1_1_U239                                            |hls_dummy_mul_10s_10s_18_1_1_326                                              |     75|
|514   |    mul_10s_10s_18_1_1_U24                                             |hls_dummy_mul_10s_10s_18_1_1_327                                              |    126|
|515   |    mul_10s_10s_18_1_1_U240                                            |hls_dummy_mul_10s_10s_18_1_1_328                                              |     82|
|516   |    mul_10s_10s_18_1_1_U241                                            |hls_dummy_mul_10s_10s_18_1_1_329                                              |     81|
|517   |    mul_10s_10s_18_1_1_U242                                            |hls_dummy_mul_10s_10s_18_1_1_330                                              |    100|
|518   |    mul_10s_10s_18_1_1_U243                                            |hls_dummy_mul_10s_10s_18_1_1_331                                              |     82|
|519   |    mul_10s_10s_18_1_1_U244                                            |hls_dummy_mul_10s_10s_18_1_1_332                                              |    102|
|520   |    mul_10s_10s_18_1_1_U245                                            |hls_dummy_mul_10s_10s_18_1_1_333                                              |     84|
|521   |    mul_10s_10s_18_1_1_U246                                            |hls_dummy_mul_10s_10s_18_1_1_334                                              |     83|
|522   |    mul_10s_10s_18_1_1_U247                                            |hls_dummy_mul_10s_10s_18_1_1_335                                              |     75|
|523   |    mul_10s_10s_18_1_1_U248                                            |hls_dummy_mul_10s_10s_18_1_1_336                                              |     75|
|524   |    mul_10s_10s_18_1_1_U249                                            |hls_dummy_mul_10s_10s_18_1_1_337                                              |    125|
|525   |    mul_10s_10s_18_1_1_U25                                             |hls_dummy_mul_10s_10s_18_1_1_338                                              |    108|
|526   |    mul_10s_10s_18_1_1_U251                                            |hls_dummy_mul_10s_10s_18_1_1_339                                              |    105|
|527   |    mul_10s_10s_18_1_1_U252                                            |hls_dummy_mul_10s_10s_18_1_1_340                                              |     72|
|528   |    mul_10s_10s_18_1_1_U253                                            |hls_dummy_mul_10s_10s_18_1_1_341                                              |    103|
|529   |    mul_10s_10s_18_1_1_U254                                            |hls_dummy_mul_10s_10s_18_1_1_342                                              |     68|
|530   |    mul_10s_10s_18_1_1_U255                                            |hls_dummy_mul_10s_10s_18_1_1_343                                              |     90|
|531   |    mul_10s_10s_18_1_1_U256                                            |hls_dummy_mul_10s_10s_18_1_1_344                                              |     68|
|532   |    mul_10s_10s_18_1_1_U257                                            |hls_dummy_mul_10s_10s_18_1_1_345                                              |     72|
|533   |    mul_10s_10s_18_1_1_U258                                            |hls_dummy_mul_10s_10s_18_1_1_346                                              |     71|
|534   |    mul_10s_10s_18_1_1_U259                                            |hls_dummy_mul_10s_10s_18_1_1_347                                              |     75|
|535   |    mul_10s_10s_18_1_1_U26                                             |hls_dummy_mul_10s_10s_18_1_1_348                                              |    107|
|536   |    mul_10s_10s_18_1_1_U260                                            |hls_dummy_mul_10s_10s_18_1_1_349                                              |     75|
|537   |    mul_10s_10s_18_1_1_U261                                            |hls_dummy_mul_10s_10s_18_1_1_350                                              |    103|
|538   |    mul_10s_10s_18_1_1_U262                                            |hls_dummy_mul_10s_10s_18_1_1_351                                              |     91|
|539   |    mul_10s_10s_18_1_1_U263                                            |hls_dummy_mul_10s_10s_18_1_1_352                                              |     73|
|540   |    mul_10s_10s_18_1_1_U264                                            |hls_dummy_mul_10s_10s_18_1_1_353                                              |     90|
|541   |    mul_10s_10s_18_1_1_U265                                            |hls_dummy_mul_10s_10s_18_1_1_354                                              |     72|
|542   |    mul_10s_10s_18_1_1_U266                                            |hls_dummy_mul_10s_10s_18_1_1_355                                              |     71|
|543   |    mul_10s_10s_18_1_1_U267                                            |hls_dummy_mul_10s_10s_18_1_1_356                                              |     75|
|544   |    mul_10s_10s_18_1_1_U268                                            |hls_dummy_mul_10s_10s_18_1_1_357                                              |     72|
|545   |    mul_10s_10s_18_1_1_U269                                            |hls_dummy_mul_10s_10s_18_1_1_358                                              |     90|
|546   |    mul_10s_10s_18_1_1_U27                                             |hls_dummy_mul_10s_10s_18_1_1_359                                              |    116|
|547   |    mul_10s_10s_18_1_1_U270                                            |hls_dummy_mul_10s_10s_18_1_1_360                                              |     42|
|548   |    mul_10s_10s_18_1_1_U271                                            |hls_dummy_mul_10s_10s_18_1_1_361                                              |    117|
|549   |    mul_10s_10s_18_1_1_U272                                            |hls_dummy_mul_10s_10s_18_1_1_362                                              |     84|
|550   |    mul_10s_10s_18_1_1_U273                                            |hls_dummy_mul_10s_10s_18_1_1_363                                              |    106|
|551   |    mul_10s_10s_18_1_1_U274                                            |hls_dummy_mul_10s_10s_18_1_1_364                                              |     75|
|552   |    mul_10s_10s_18_1_1_U275                                            |hls_dummy_mul_10s_10s_18_1_1_365                                              |    102|
|553   |    mul_10s_10s_18_1_1_U276                                            |hls_dummy_mul_10s_10s_18_1_1_366                                              |     75|
|554   |    mul_10s_10s_18_1_1_U277                                            |hls_dummy_mul_10s_10s_18_1_1_367                                              |     84|
|555   |    mul_10s_10s_18_1_1_U278                                            |hls_dummy_mul_10s_10s_18_1_1_368                                              |     83|
|556   |    mul_10s_10s_18_1_1_U279                                            |hls_dummy_mul_10s_10s_18_1_1_369                                              |     80|
|557   |    mul_10s_10s_18_1_1_U28                                             |hls_dummy_mul_10s_10s_18_1_1_370                                              |    111|
|558   |    mul_10s_10s_18_1_1_U280                                            |hls_dummy_mul_10s_10s_18_1_1_371                                              |     80|
|559   |    mul_10s_10s_18_1_1_U281                                            |hls_dummy_mul_10s_10s_18_1_1_372                                              |    106|
|560   |    mul_10s_10s_18_1_1_U282                                            |hls_dummy_mul_10s_10s_18_1_1_373                                              |    101|
|561   |    mul_10s_10s_18_1_1_U283                                            |hls_dummy_mul_10s_10s_18_1_1_374                                              |     83|
|562   |    mul_10s_10s_18_1_1_U284                                            |hls_dummy_mul_10s_10s_18_1_1_375                                              |    102|
|563   |    mul_10s_10s_18_1_1_U285                                            |hls_dummy_mul_10s_10s_18_1_1_376                                              |     84|
|564   |    mul_10s_10s_18_1_1_U286                                            |hls_dummy_mul_10s_10s_18_1_1_377                                              |     83|
|565   |    mul_10s_10s_18_1_1_U287                                            |hls_dummy_mul_10s_10s_18_1_1_378                                              |     80|
|566   |    mul_10s_10s_18_1_1_U288                                            |hls_dummy_mul_10s_10s_18_1_1_379                                              |     82|
|567   |    mul_10s_10s_18_1_1_U289                                            |hls_dummy_mul_10s_10s_18_1_1_380                                              |    102|
|568   |    mul_10s_10s_18_1_1_U29                                             |hls_dummy_mul_10s_10s_18_1_1_381                                              |    126|
|569   |    mul_10s_10s_18_1_1_U291                                            |hls_dummy_mul_10s_10s_18_1_1_382                                              |    105|
|570   |    mul_10s_10s_18_1_1_U292                                            |hls_dummy_mul_10s_10s_18_1_1_383                                              |     72|
|571   |    mul_10s_10s_18_1_1_U293                                            |hls_dummy_mul_10s_10s_18_1_1_384                                              |     71|
|572   |    mul_10s_10s_18_1_1_U294                                            |hls_dummy_mul_10s_10s_18_1_1_385                                              |     75|
|573   |    mul_10s_10s_18_1_1_U295                                            |hls_dummy_mul_10s_10s_18_1_1_386                                              |     90|
|574   |    mul_10s_10s_18_1_1_U296                                            |hls_dummy_mul_10s_10s_18_1_1_387                                              |     75|
|575   |    mul_10s_10s_18_1_1_U297                                            |hls_dummy_mul_10s_10s_18_1_1_388                                              |    104|
|576   |    mul_10s_10s_18_1_1_U298                                            |hls_dummy_mul_10s_10s_18_1_1_389                                              |    103|
|577   |    mul_10s_10s_18_1_1_U299                                            |hls_dummy_mul_10s_10s_18_1_1_390                                              |     75|
|578   |    mul_10s_10s_18_1_1_U30                                             |hls_dummy_mul_10s_10s_18_1_1_391                                              |     41|
|579   |    mul_10s_10s_18_1_1_U300                                            |hls_dummy_mul_10s_10s_18_1_1_392                                              |     75|
|580   |    mul_10s_10s_18_1_1_U301                                            |hls_dummy_mul_10s_10s_18_1_1_393                                              |    103|
|581   |    mul_10s_10s_18_1_1_U302                                            |hls_dummy_mul_10s_10s_18_1_1_394                                              |     91|
|582   |    mul_10s_10s_18_1_1_U303                                            |hls_dummy_mul_10s_10s_18_1_1_395                                              |     73|
|583   |    mul_10s_10s_18_1_1_U304                                            |hls_dummy_mul_10s_10s_18_1_1_396                                              |     90|
|584   |    mul_10s_10s_18_1_1_U305                                            |hls_dummy_mul_10s_10s_18_1_1_397                                              |     72|
|585   |    mul_10s_10s_18_1_1_U306                                            |hls_dummy_mul_10s_10s_18_1_1_398                                              |     71|
|586   |    mul_10s_10s_18_1_1_U307                                            |hls_dummy_mul_10s_10s_18_1_1_399                                              |     75|
|587   |    mul_10s_10s_18_1_1_U308                                            |hls_dummy_mul_10s_10s_18_1_1_400                                              |     72|
|588   |    mul_10s_10s_18_1_1_U309                                            |hls_dummy_mul_10s_10s_18_1_1_401                                              |    122|
|589   |    mul_10s_10s_18_1_1_U31                                             |hls_dummy_mul_10s_10s_18_1_1_402                                              |    115|
|590   |    mul_10s_10s_18_1_1_U310                                            |hls_dummy_mul_10s_10s_18_1_1_403                                              |     42|
|591   |    mul_10s_10s_18_1_1_U311                                            |hls_dummy_mul_10s_10s_18_1_1_404                                              |    117|
|592   |    mul_10s_10s_18_1_1_U312                                            |hls_dummy_mul_10s_10s_18_1_1_405                                              |     84|
|593   |    mul_10s_10s_18_1_1_U313                                            |hls_dummy_mul_10s_10s_18_1_1_406                                              |     83|
|594   |    mul_10s_10s_18_1_1_U314                                            |hls_dummy_mul_10s_10s_18_1_1_407                                              |     80|
|595   |    mul_10s_10s_18_1_1_U315                                            |hls_dummy_mul_10s_10s_18_1_1_408                                              |    102|
|596   |    mul_10s_10s_18_1_1_U316                                            |hls_dummy_mul_10s_10s_18_1_1_409                                              |     80|
|597   |    mul_10s_10s_18_1_1_U317                                            |hls_dummy_mul_10s_10s_18_1_1_410                                              |    107|
|598   |    mul_10s_10s_18_1_1_U318                                            |hls_dummy_mul_10s_10s_18_1_1_411                                              |    106|
|599   |    mul_10s_10s_18_1_1_U319                                            |hls_dummy_mul_10s_10s_18_1_1_412                                              |     80|
|600   |    mul_10s_10s_18_1_1_U32                                             |hls_dummy_mul_10s_10s_18_1_1_413                                              |     83|
|601   |    mul_10s_10s_18_1_1_U320                                            |hls_dummy_mul_10s_10s_18_1_1_414                                              |     80|
|602   |    mul_10s_10s_18_1_1_U321                                            |hls_dummy_mul_10s_10s_18_1_1_415                                              |    106|
|603   |    mul_10s_10s_18_1_1_U322                                            |hls_dummy_mul_10s_10s_18_1_1_416                                              |    101|
|604   |    mul_10s_10s_18_1_1_U323                                            |hls_dummy_mul_10s_10s_18_1_1_417                                              |     83|
|605   |    mul_10s_10s_18_1_1_U324                                            |hls_dummy_mul_10s_10s_18_1_1_418                                              |    102|
|606   |    mul_10s_10s_18_1_1_U325                                            |hls_dummy_mul_10s_10s_18_1_1_419                                              |     84|
|607   |    mul_10s_10s_18_1_1_U326                                            |hls_dummy_mul_10s_10s_18_1_1_420                                              |     83|
|608   |    mul_10s_10s_18_1_1_U327                                            |hls_dummy_mul_10s_10s_18_1_1_421                                              |     80|
|609   |    mul_10s_10s_18_1_1_U328                                            |hls_dummy_mul_10s_10s_18_1_1_422                                              |     82|
|610   |    mul_10s_10s_18_1_1_U329                                            |hls_dummy_mul_10s_10s_18_1_1_423                                              |    125|
|611   |    mul_10s_10s_18_1_1_U33                                             |hls_dummy_mul_10s_10s_18_1_1_424                                              |    105|
|612   |    mul_10s_10s_18_1_1_U331                                            |hls_dummy_mul_10s_10s_18_1_1_425                                              |    124|
|613   |    mul_10s_10s_18_1_1_U332                                            |hls_dummy_mul_10s_10s_18_1_1_426                                              |    104|
|614   |    mul_10s_10s_18_1_1_U333                                            |hls_dummy_mul_10s_10s_18_1_1_427                                              |    103|
|615   |    mul_10s_10s_18_1_1_U334                                            |hls_dummy_mul_10s_10s_18_1_1_428                                              |     72|
|616   |    mul_10s_10s_18_1_1_U335                                            |hls_dummy_mul_10s_10s_18_1_1_429                                              |    122|
|617   |    mul_10s_10s_18_1_1_U336                                            |hls_dummy_mul_10s_10s_18_1_1_430                                              |     75|
|618   |    mul_10s_10s_18_1_1_U337                                            |hls_dummy_mul_10s_10s_18_1_1_431                                              |     72|
|619   |    mul_10s_10s_18_1_1_U338                                            |hls_dummy_mul_10s_10s_18_1_1_432                                              |     71|
|620   |    mul_10s_10s_18_1_1_U339                                            |hls_dummy_mul_10s_10s_18_1_1_433                                              |     72|
|621   |    mul_10s_10s_18_1_1_U34                                             |hls_dummy_mul_10s_10s_18_1_1_434                                              |     80|
|622   |    mul_10s_10s_18_1_1_U340                                            |hls_dummy_mul_10s_10s_18_1_1_435                                              |     72|
|623   |    mul_10s_10s_18_1_1_U341                                            |hls_dummy_mul_10s_10s_18_1_1_436                                              |     72|
|624   |    mul_10s_10s_18_1_1_U342                                            |hls_dummy_mul_10s_10s_18_1_1_437                                              |    122|
|625   |    mul_10s_10s_18_1_1_U343                                            |hls_dummy_mul_10s_10s_18_1_1_438                                              |     73|
|626   |    mul_10s_10s_18_1_1_U344                                            |hls_dummy_mul_10s_10s_18_1_1_439                                              |     90|
|627   |    mul_10s_10s_18_1_1_U345                                            |hls_dummy_mul_10s_10s_18_1_1_440                                              |     72|
|628   |    mul_10s_10s_18_1_1_U346                                            |hls_dummy_mul_10s_10s_18_1_1_441                                              |     71|
|629   |    mul_10s_10s_18_1_1_U347                                            |hls_dummy_mul_10s_10s_18_1_1_442                                              |    118|
|630   |    mul_10s_10s_18_1_1_U348                                            |hls_dummy_mul_10s_10s_18_1_1_443                                              |     68|
|631   |    mul_10s_10s_18_1_1_U349                                            |hls_dummy_mul_10s_10s_18_1_1_444                                              |     90|
|632   |    mul_10s_10s_18_1_1_U35                                             |hls_dummy_mul_10s_10s_18_1_1_445                                              |    101|
|633   |    mul_10s_10s_18_1_1_U350                                            |hls_dummy_mul_10s_10s_18_1_1_446                                              |     41|
|634   |    mul_10s_10s_18_1_1_U351                                            |hls_dummy_mul_10s_10s_18_1_1_447                                              |    130|
|635   |    mul_10s_10s_18_1_1_U352                                            |hls_dummy_mul_10s_10s_18_1_1_448                                              |    107|
|636   |    mul_10s_10s_18_1_1_U353                                            |hls_dummy_mul_10s_10s_18_1_1_449                                              |    106|
|637   |    mul_10s_10s_18_1_1_U354                                            |hls_dummy_mul_10s_10s_18_1_1_450                                              |     82|
|638   |    mul_10s_10s_18_1_1_U355                                            |hls_dummy_mul_10s_10s_18_1_1_451                                              |    125|
|639   |    mul_10s_10s_18_1_1_U356                                            |hls_dummy_mul_10s_10s_18_1_1_452                                              |     80|
|640   |    mul_10s_10s_18_1_1_U357                                            |hls_dummy_mul_10s_10s_18_1_1_453                                              |     84|
|641   |    mul_10s_10s_18_1_1_U358                                            |hls_dummy_mul_10s_10s_18_1_1_454                                              |     83|
|642   |    mul_10s_10s_18_1_1_U359                                            |hls_dummy_mul_10s_10s_18_1_1_455                                              |     82|
|643   |    mul_10s_10s_18_1_1_U36                                             |hls_dummy_mul_10s_10s_18_1_1_456                                              |     80|
|644   |    mul_10s_10s_18_1_1_U360                                            |hls_dummy_mul_10s_10s_18_1_1_457                                              |     82|
|645   |    mul_10s_10s_18_1_1_U361                                            |hls_dummy_mul_10s_10s_18_1_1_458                                              |     82|
|646   |    mul_10s_10s_18_1_1_U362                                            |hls_dummy_mul_10s_10s_18_1_1_459                                              |    125|
|647   |    mul_10s_10s_18_1_1_U363                                            |hls_dummy_mul_10s_10s_18_1_1_460                                              |     83|
|648   |    mul_10s_10s_18_1_1_U364                                            |hls_dummy_mul_10s_10s_18_1_1_461                                              |    102|
|649   |    mul_10s_10s_18_1_1_U365                                            |hls_dummy_mul_10s_10s_18_1_1_462                                              |     84|
|650   |    mul_10s_10s_18_1_1_U366                                            |hls_dummy_mul_10s_10s_18_1_1_463                                              |     83|
|651   |    mul_10s_10s_18_1_1_U367                                            |hls_dummy_mul_10s_10s_18_1_1_464                                              |    102|
|652   |    mul_10s_10s_18_1_1_U368                                            |hls_dummy_mul_10s_10s_18_1_1_465                                              |     75|
|653   |    mul_10s_10s_18_1_1_U369                                            |hls_dummy_mul_10s_10s_18_1_1_466                                              |    102|
|654   |    mul_10s_10s_18_1_1_U37                                             |hls_dummy_mul_10s_10s_18_1_1_467                                              |     84|
|655   |    mul_10s_10s_18_1_1_U371                                            |hls_dummy_mul_10s_10s_18_1_1_468                                              |     77|
|656   |    mul_10s_10s_18_1_1_U372                                            |hls_dummy_mul_10s_10s_18_1_1_469                                              |     72|
|657   |    mul_10s_10s_18_1_1_U373                                            |hls_dummy_mul_10s_10s_18_1_1_470                                              |     71|
|658   |    mul_10s_10s_18_1_1_U374                                            |hls_dummy_mul_10s_10s_18_1_1_471                                              |     68|
|659   |    mul_10s_10s_18_1_1_U375                                            |hls_dummy_mul_10s_10s_18_1_1_472                                              |     90|
|660   |    mul_10s_10s_18_1_1_U376                                            |hls_dummy_mul_10s_10s_18_1_1_473                                              |     76|
|661   |    mul_10s_10s_18_1_1_U377                                            |hls_dummy_mul_10s_10s_18_1_1_474                                              |    104|
|662   |    mul_10s_10s_18_1_1_U378                                            |hls_dummy_mul_10s_10s_18_1_1_475                                              |    103|
|663   |    mul_10s_10s_18_1_1_U379                                            |hls_dummy_mul_10s_10s_18_1_1_476                                              |     68|
|664   |    mul_10s_10s_18_1_1_U38                                             |hls_dummy_mul_10s_10s_18_1_1_477                                              |     83|
|665   |    mul_10s_10s_18_1_1_U380                                            |hls_dummy_mul_10s_10s_18_1_1_478                                              |     68|
|666   |    mul_10s_10s_18_1_1_U381                                            |hls_dummy_mul_10s_10s_18_1_1_479                                              |     72|
|667   |    mul_10s_10s_18_1_1_U382                                            |hls_dummy_mul_10s_10s_18_1_1_480                                              |     91|
|668   |    mul_10s_10s_18_1_1_U383                                            |hls_dummy_mul_10s_10s_18_1_1_481                                              |     73|
|669   |    mul_10s_10s_18_1_1_U384                                            |hls_dummy_mul_10s_10s_18_1_1_482                                              |     90|
|670   |    mul_10s_10s_18_1_1_U385                                            |hls_dummy_mul_10s_10s_18_1_1_483                                              |     72|
|671   |    mul_10s_10s_18_1_1_U386                                            |hls_dummy_mul_10s_10s_18_1_1_484                                              |     71|
|672   |    mul_10s_10s_18_1_1_U387                                            |hls_dummy_mul_10s_10s_18_1_1_485                                              |     68|
|673   |    mul_10s_10s_18_1_1_U388                                            |hls_dummy_mul_10s_10s_18_1_1_486                                              |     68|
|674   |    mul_10s_10s_18_1_1_U389                                            |hls_dummy_mul_10s_10s_18_1_1_487                                              |    122|
|675   |    mul_10s_10s_18_1_1_U39                                             |hls_dummy_mul_10s_10s_18_1_1_488                                              |     80|
|676   |    mul_10s_10s_18_1_1_U390                                            |hls_dummy_mul_10s_10s_18_1_1_489                                              |     42|
|677   |    mul_10s_10s_18_1_1_U391                                            |hls_dummy_mul_10s_10s_18_1_1_490                                              |    134|
|678   |    mul_10s_10s_18_1_1_U392                                            |hls_dummy_mul_10s_10s_18_1_1_491                                              |     84|
|679   |    mul_10s_10s_18_1_1_U393                                            |hls_dummy_mul_10s_10s_18_1_1_492                                              |     83|
|680   |    mul_10s_10s_18_1_1_U394                                            |hls_dummy_mul_10s_10s_18_1_1_493                                              |     75|
|681   |    mul_10s_10s_18_1_1_U395                                            |hls_dummy_mul_10s_10s_18_1_1_494                                              |    102|
|682   |    mul_10s_10s_18_1_1_U396                                            |hls_dummy_mul_10s_10s_18_1_1_495                                              |     87|
|683   |    mul_10s_10s_18_1_1_U397                                            |hls_dummy_mul_10s_10s_18_1_1_496                                              |    107|
|684   |    mul_10s_10s_18_1_1_U398                                            |hls_dummy_mul_10s_10s_18_1_1_497                                              |    106|
|685   |    mul_10s_10s_18_1_1_U399                                            |hls_dummy_mul_10s_10s_18_1_1_498                                              |     75|
|686   |    mul_10s_10s_18_1_1_U40                                             |hls_dummy_mul_10s_10s_18_1_1_499                                              |     88|
|687   |    mul_10s_10s_18_1_1_U400                                            |hls_dummy_mul_10s_10s_18_1_1_500                                              |     75|
|688   |    mul_10s_10s_18_1_1_U401                                            |hls_dummy_mul_10s_10s_18_1_1_501                                              |     82|
|689   |    mul_10s_10s_18_1_1_U402                                            |hls_dummy_mul_10s_10s_18_1_1_502                                              |    101|
|690   |    mul_10s_10s_18_1_1_U403                                            |hls_dummy_mul_10s_10s_18_1_1_503                                              |     83|
|691   |    mul_10s_10s_18_1_1_U404                                            |hls_dummy_mul_10s_10s_18_1_1_504                                              |    102|
|692   |    mul_10s_10s_18_1_1_U405                                            |hls_dummy_mul_10s_10s_18_1_1_505                                              |     84|
|693   |    mul_10s_10s_18_1_1_U406                                            |hls_dummy_mul_10s_10s_18_1_1_506                                              |     83|
|694   |    mul_10s_10s_18_1_1_U407                                            |hls_dummy_mul_10s_10s_18_1_1_507                                              |     75|
|695   |    mul_10s_10s_18_1_1_U408                                            |hls_dummy_mul_10s_10s_18_1_1_508                                              |     75|
|696   |    mul_10s_10s_18_1_1_U409                                            |hls_dummy_mul_10s_10s_18_1_1_509                                              |    125|
|697   |    mul_10s_10s_18_1_1_U41                                             |hls_dummy_mul_10s_10s_18_1_1_510                                              |     83|
|698   |    mul_10s_10s_18_1_1_U411                                            |hls_dummy_mul_10s_10s_18_1_1_511                                              |    105|
|699   |    mul_10s_10s_18_1_1_U412                                            |hls_dummy_mul_10s_10s_18_1_1_512                                              |     72|
|700   |    mul_10s_10s_18_1_1_U413                                            |hls_dummy_mul_10s_10s_18_1_1_513                                              |     71|
|701   |    mul_10s_10s_18_1_1_U414                                            |hls_dummy_mul_10s_10s_18_1_1_514                                              |     68|
|702   |    mul_10s_10s_18_1_1_U415                                            |hls_dummy_mul_10s_10s_18_1_1_515                                              |     90|
|703   |    mul_10s_10s_18_1_1_U416                                            |hls_dummy_mul_10s_10s_18_1_1_516                                              |     68|
|704   |    mul_10s_10s_18_1_1_U417                                            |hls_dummy_mul_10s_10s_18_1_1_517                                              |    104|
|705   |    mul_10s_10s_18_1_1_U418                                            |hls_dummy_mul_10s_10s_18_1_1_518                                              |    103|
|706   |    mul_10s_10s_18_1_1_U419                                            |hls_dummy_mul_10s_10s_18_1_1_519                                              |     68|
|707   |    mul_10s_10s_18_1_1_U42                                             |hls_dummy_mul_10s_10s_18_1_1_520                                              |    101|
|708   |    mul_10s_10s_18_1_1_U420                                            |hls_dummy_mul_10s_10s_18_1_1_521                                              |     68|
|709   |    mul_10s_10s_18_1_1_U421                                            |hls_dummy_mul_10s_10s_18_1_1_522                                              |     72|
|710   |    mul_10s_10s_18_1_1_U422                                            |hls_dummy_mul_10s_10s_18_1_1_523                                              |    122|
|711   |    mul_10s_10s_18_1_1_U423                                            |hls_dummy_mul_10s_10s_18_1_1_524                                              |     73|
|712   |    mul_10s_10s_18_1_1_U424                                            |hls_dummy_mul_10s_10s_18_1_1_525                                              |    122|
|713   |    mul_10s_10s_18_1_1_U425                                            |hls_dummy_mul_10s_10s_18_1_1_526                                              |     73|
|714   |    mul_10s_10s_18_1_1_U426                                            |hls_dummy_mul_10s_10s_18_1_1_527                                              |    103|
|715   |    mul_10s_10s_18_1_1_U427                                            |hls_dummy_mul_10s_10s_18_1_1_528                                              |     75|
|716   |    mul_10s_10s_18_1_1_U428                                            |hls_dummy_mul_10s_10s_18_1_1_529                                              |     75|
|717   |    mul_10s_10s_18_1_1_U429                                            |hls_dummy_mul_10s_10s_18_1_1_530                                              |     91|
|718   |    mul_10s_10s_18_1_1_U43                                             |hls_dummy_mul_10s_10s_18_1_1_531                                              |     84|
|719   |    mul_10s_10s_18_1_1_U430                                            |hls_dummy_mul_10s_10s_18_1_1_532                                              |     41|
|720   |    mul_10s_10s_18_1_1_U431                                            |hls_dummy_mul_10s_10s_18_1_1_533                                              |    117|
|721   |    mul_10s_10s_18_1_1_U432                                            |hls_dummy_mul_10s_10s_18_1_1_534                                              |     84|
|722   |    mul_10s_10s_18_1_1_U433                                            |hls_dummy_mul_10s_10s_18_1_1_535                                              |     83|
|723   |    mul_10s_10s_18_1_1_U434                                            |hls_dummy_mul_10s_10s_18_1_1_536                                              |     75|
|724   |    mul_10s_10s_18_1_1_U435                                            |hls_dummy_mul_10s_10s_18_1_1_537                                              |    102|
|725   |    mul_10s_10s_18_1_1_U436                                            |hls_dummy_mul_10s_10s_18_1_1_538                                              |     75|
|726   |    mul_10s_10s_18_1_1_U437                                            |hls_dummy_mul_10s_10s_18_1_1_539                                              |    107|
|727   |    mul_10s_10s_18_1_1_U438                                            |hls_dummy_mul_10s_10s_18_1_1_540                                              |    106|
|728   |    mul_10s_10s_18_1_1_U439                                            |hls_dummy_mul_10s_10s_18_1_1_541                                              |     75|
|729   |    mul_10s_10s_18_1_1_U44                                             |hls_dummy_mul_10s_10s_18_1_1_542                                              |    102|
|730   |    mul_10s_10s_18_1_1_U440                                            |hls_dummy_mul_10s_10s_18_1_1_543                                              |     75|
|731   |    mul_10s_10s_18_1_1_U441                                            |hls_dummy_mul_10s_10s_18_1_1_544                                              |     82|
|732   |    mul_10s_10s_18_1_1_U442                                            |hls_dummy_mul_10s_10s_18_1_1_545                                              |    125|
|733   |    mul_10s_10s_18_1_1_U443                                            |hls_dummy_mul_10s_10s_18_1_1_546                                              |     83|
|734   |    mul_10s_10s_18_1_1_U444                                            |hls_dummy_mul_10s_10s_18_1_1_547                                              |    125|
|735   |    mul_10s_10s_18_1_1_U445                                            |hls_dummy_mul_10s_10s_18_1_1_548                                              |     83|
|736   |    mul_10s_10s_18_1_1_U446                                            |hls_dummy_mul_10s_10s_18_1_1_549                                              |    106|
|737   |    mul_10s_10s_18_1_1_U447                                            |hls_dummy_mul_10s_10s_18_1_1_550                                              |     80|
|738   |    mul_10s_10s_18_1_1_U448                                            |hls_dummy_mul_10s_10s_18_1_1_551                                              |     80|
|739   |    mul_10s_10s_18_1_1_U449                                            |hls_dummy_mul_10s_10s_18_1_1_552                                              |    101|
|740   |    mul_10s_10s_18_1_1_U45                                             |hls_dummy_mul_10s_10s_18_1_1_553                                              |     84|
|741   |    mul_10s_10s_18_1_1_U451                                            |hls_dummy_mul_10s_10s_18_1_1_554                                              |    124|
|742   |    mul_10s_10s_18_1_1_U452                                            |hls_dummy_mul_10s_10s_18_1_1_555                                              |     74|
|743   |    mul_10s_10s_18_1_1_U453                                            |hls_dummy_mul_10s_10s_18_1_1_556                                              |     73|
|744   |    mul_10s_10s_18_1_1_U454                                            |hls_dummy_mul_10s_10s_18_1_1_557                                              |     75|
|745   |    mul_10s_10s_18_1_1_U455                                            |hls_dummy_mul_10s_10s_18_1_1_558                                              |    122|
|746   |    mul_10s_10s_18_1_1_U456                                            |hls_dummy_mul_10s_10s_18_1_1_559                                              |     72|
|747   |    mul_10s_10s_18_1_1_U457                                            |hls_dummy_mul_10s_10s_18_1_1_560                                              |     72|
|748   |    mul_10s_10s_18_1_1_U458                                            |hls_dummy_mul_10s_10s_18_1_1_561                                              |     71|
|749   |    mul_10s_10s_18_1_1_U459                                            |hls_dummy_mul_10s_10s_18_1_1_562                                              |     75|
|750   |    mul_10s_10s_18_1_1_U46                                             |hls_dummy_mul_10s_10s_18_1_1_563                                              |     83|
|751   |    mul_10s_10s_18_1_1_U460                                            |hls_dummy_mul_10s_10s_18_1_1_564                                              |     72|
|752   |    mul_10s_10s_18_1_1_U461                                            |hls_dummy_mul_10s_10s_18_1_1_565                                              |     73|
|753   |    mul_10s_10s_18_1_1_U462                                            |hls_dummy_mul_10s_10s_18_1_1_566                                              |    122|
|754   |    mul_10s_10s_18_1_1_U463                                            |hls_dummy_mul_10s_10s_18_1_1_567                                              |     74|
|755   |    mul_10s_10s_18_1_1_U464                                            |hls_dummy_mul_10s_10s_18_1_1_568                                              |     90|
|756   |    mul_10s_10s_18_1_1_U465                                            |hls_dummy_mul_10s_10s_18_1_1_569                                              |     72|
|757   |    mul_10s_10s_18_1_1_U466                                            |hls_dummy_mul_10s_10s_18_1_1_570                                              |     71|
|758   |    mul_10s_10s_18_1_1_U467                                            |hls_dummy_mul_10s_10s_18_1_1_571                                              |     72|
|759   |    mul_10s_10s_18_1_1_U468                                            |hls_dummy_mul_10s_10s_18_1_1_572                                              |     75|
|760   |    mul_10s_10s_18_1_1_U469                                            |hls_dummy_mul_10s_10s_18_1_1_573                                              |     90|
|761   |    mul_10s_10s_18_1_1_U47                                             |hls_dummy_mul_10s_10s_18_1_1_574                                              |     88|
|762   |    mul_10s_10s_18_1_1_U470                                            |hls_dummy_mul_10s_10s_18_1_1_575                                              |     41|
|763   |    mul_10s_10s_18_1_1_U471                                            |hls_dummy_mul_10s_10s_18_1_1_576                                              |    130|
|764   |    mul_10s_10s_18_1_1_U472                                            |hls_dummy_mul_10s_10s_18_1_1_577                                              |     82|
|765   |    mul_10s_10s_18_1_1_U473                                            |hls_dummy_mul_10s_10s_18_1_1_578                                              |     81|
|766   |    mul_10s_10s_18_1_1_U474                                            |hls_dummy_mul_10s_10s_18_1_1_579                                              |     80|
|767   |    mul_10s_10s_18_1_1_U475                                            |hls_dummy_mul_10s_10s_18_1_1_580                                              |    125|
|768   |    mul_10s_10s_18_1_1_U476                                            |hls_dummy_mul_10s_10s_18_1_1_581                                              |     82|
|769   |    mul_10s_10s_18_1_1_U477                                            |hls_dummy_mul_10s_10s_18_1_1_582                                              |     84|
|770   |    mul_10s_10s_18_1_1_U478                                            |hls_dummy_mul_10s_10s_18_1_1_583                                              |     83|
|771   |    mul_10s_10s_18_1_1_U479                                            |hls_dummy_mul_10s_10s_18_1_1_584                                              |     80|
|772   |    mul_10s_10s_18_1_1_U48                                             |hls_dummy_mul_10s_10s_18_1_1_585                                              |     80|
|773   |    mul_10s_10s_18_1_1_U480                                            |hls_dummy_mul_10s_10s_18_1_1_586                                              |     82|
|774   |    mul_10s_10s_18_1_1_U481                                            |hls_dummy_mul_10s_10s_18_1_1_587                                              |     81|
|775   |    mul_10s_10s_18_1_1_U482                                            |hls_dummy_mul_10s_10s_18_1_1_588                                              |    125|
|776   |    mul_10s_10s_18_1_1_U483                                            |hls_dummy_mul_10s_10s_18_1_1_589                                              |     82|
|777   |    mul_10s_10s_18_1_1_U484                                            |hls_dummy_mul_10s_10s_18_1_1_590                                              |    102|
|778   |    mul_10s_10s_18_1_1_U485                                            |hls_dummy_mul_10s_10s_18_1_1_591                                              |     84|
|779   |    mul_10s_10s_18_1_1_U486                                            |hls_dummy_mul_10s_10s_18_1_1_592                                              |     83|
|780   |    mul_10s_10s_18_1_1_U487                                            |hls_dummy_mul_10s_10s_18_1_1_593                                              |     82|
|781   |    mul_10s_10s_18_1_1_U488                                            |hls_dummy_mul_10s_10s_18_1_1_594                                              |     80|
|782   |    mul_10s_10s_18_1_1_U489                                            |hls_dummy_mul_10s_10s_18_1_1_595                                              |    102|
|783   |    mul_10s_10s_18_1_1_U49                                             |hls_dummy_mul_10s_10s_18_1_1_596                                              |    102|
|784   |    mul_10s_10s_18_1_1_U491                                            |hls_dummy_mul_10s_10s_18_1_1_597                                              |    124|
|785   |    mul_10s_10s_18_1_1_U492                                            |hls_dummy_mul_10s_10s_18_1_1_598                                              |     74|
|786   |    mul_10s_10s_18_1_1_U493                                            |hls_dummy_mul_10s_10s_18_1_1_599                                              |     76|
|787   |    mul_10s_10s_18_1_1_U494                                            |hls_dummy_mul_10s_10s_18_1_1_600                                              |     75|
|788   |    mul_10s_10s_18_1_1_U495                                            |hls_dummy_mul_10s_10s_18_1_1_601                                              |     92|
|789   |    mul_10s_10s_18_1_1_U496                                            |hls_dummy_mul_10s_10s_18_1_1_602                                              |     75|
|790   |    mul_10s_10s_18_1_1_U497                                            |hls_dummy_mul_10s_10s_18_1_1_603                                              |     74|
|791   |    mul_10s_10s_18_1_1_U498                                            |hls_dummy_mul_10s_10s_18_1_1_604                                              |     73|
|792   |    mul_10s_10s_18_1_1_U499                                            |hls_dummy_mul_10s_10s_18_1_1_605                                              |     75|
|793   |    mul_10s_10s_18_1_1_U500                                            |hls_dummy_mul_10s_10s_18_1_1_606                                              |     75|
|794   |    mul_10s_10s_18_1_1_U501                                            |hls_dummy_mul_10s_10s_18_1_1_607                                              |     73|
|795   |    mul_10s_10s_18_1_1_U502                                            |hls_dummy_mul_10s_10s_18_1_1_608                                              |     92|
|796   |    mul_10s_10s_18_1_1_U503                                            |hls_dummy_mul_10s_10s_18_1_1_609                                              |     74|
|797   |    mul_10s_10s_18_1_1_U504                                            |hls_dummy_mul_10s_10s_18_1_1_610                                              |    122|
|798   |    mul_10s_10s_18_1_1_U505                                            |hls_dummy_mul_10s_10s_18_1_1_611                                              |     73|
|799   |    mul_10s_10s_18_1_1_U506                                            |hls_dummy_mul_10s_10s_18_1_1_612                                              |    103|
|800   |    mul_10s_10s_18_1_1_U507                                            |hls_dummy_mul_10s_10s_18_1_1_613                                              |     75|
|801   |    mul_10s_10s_18_1_1_U508                                            |hls_dummy_mul_10s_10s_18_1_1_614                                              |     75|
|802   |    mul_10s_10s_18_1_1_U509                                            |hls_dummy_mul_10s_10s_18_1_1_615                                              |     92|
|803   |    mul_10s_10s_18_1_1_U51                                             |hls_dummy_mul_10s_10s_18_1_1_616                                              |    105|
|804   |    mul_10s_10s_18_1_1_U510                                            |hls_dummy_mul_10s_10s_18_1_1_617                                              |     41|
|805   |    mul_10s_10s_18_1_1_U511                                            |hls_dummy_mul_10s_10s_18_1_1_618                                              |    130|
|806   |    mul_10s_10s_18_1_1_U512                                            |hls_dummy_mul_10s_10s_18_1_1_619                                              |     82|
|807   |    mul_10s_10s_18_1_1_U513                                            |hls_dummy_mul_10s_10s_18_1_1_620                                              |     86|
|808   |    mul_10s_10s_18_1_1_U514                                            |hls_dummy_mul_10s_10s_18_1_1_621                                              |     80|
|809   |    mul_10s_10s_18_1_1_U515                                            |hls_dummy_mul_10s_10s_18_1_1_622                                              |    100|
|810   |    mul_10s_10s_18_1_1_U516                                            |hls_dummy_mul_10s_10s_18_1_1_623                                              |     80|
|811   |    mul_10s_10s_18_1_1_U517                                            |hls_dummy_mul_10s_10s_18_1_1_624                                              |     82|
|812   |    mul_10s_10s_18_1_1_U518                                            |hls_dummy_mul_10s_10s_18_1_1_625                                              |     81|
|813   |    mul_10s_10s_18_1_1_U519                                            |hls_dummy_mul_10s_10s_18_1_1_626                                              |     80|
|814   |    mul_10s_10s_18_1_1_U52                                             |hls_dummy_mul_10s_10s_18_1_1_627                                              |     72|
|815   |    mul_10s_10s_18_1_1_U520                                            |hls_dummy_mul_10s_10s_18_1_1_628                                              |     80|
|816   |    mul_10s_10s_18_1_1_U521                                            |hls_dummy_mul_10s_10s_18_1_1_629                                              |     81|
|817   |    mul_10s_10s_18_1_1_U522                                            |hls_dummy_mul_10s_10s_18_1_1_630                                              |    100|
|818   |    mul_10s_10s_18_1_1_U523                                            |hls_dummy_mul_10s_10s_18_1_1_631                                              |     82|
|819   |    mul_10s_10s_18_1_1_U524                                            |hls_dummy_mul_10s_10s_18_1_1_632                                              |    125|
|820   |    mul_10s_10s_18_1_1_U525                                            |hls_dummy_mul_10s_10s_18_1_1_633                                              |     83|
|821   |    mul_10s_10s_18_1_1_U526                                            |hls_dummy_mul_10s_10s_18_1_1_634                                              |    106|
|822   |    mul_10s_10s_18_1_1_U527                                            |hls_dummy_mul_10s_10s_18_1_1_635                                              |     80|
|823   |    mul_10s_10s_18_1_1_U528                                            |hls_dummy_mul_10s_10s_18_1_1_636                                              |     80|
|824   |    mul_10s_10s_18_1_1_U529                                            |hls_dummy_mul_10s_10s_18_1_1_637                                              |    100|
|825   |    mul_10s_10s_18_1_1_U53                                             |hls_dummy_mul_10s_10s_18_1_1_638                                              |     71|
|826   |    mul_10s_10s_18_1_1_U531                                            |hls_dummy_mul_10s_10s_18_1_1_639                                              |    124|
|827   |    mul_10s_10s_18_1_1_U532                                            |hls_dummy_mul_10s_10s_18_1_1_640                                              |     74|
|828   |    mul_10s_10s_18_1_1_U533                                            |hls_dummy_mul_10s_10s_18_1_1_641                                              |     73|
|829   |    mul_10s_10s_18_1_1_U534                                            |hls_dummy_mul_10s_10s_18_1_1_642                                              |     75|
|830   |    mul_10s_10s_18_1_1_U535                                            |hls_dummy_mul_10s_10s_18_1_1_643                                              |    122|
|831   |    mul_10s_10s_18_1_1_U536                                            |hls_dummy_mul_10s_10s_18_1_1_644                                              |     72|
|832   |    mul_10s_10s_18_1_1_U537                                            |hls_dummy_mul_10s_10s_18_1_1_645                                              |     73|
|833   |    mul_10s_10s_18_1_1_U538                                            |hls_dummy_mul_10s_10s_18_1_1_646                                              |     72|
|834   |    mul_10s_10s_18_1_1_U539                                            |hls_dummy_mul_10s_10s_18_1_1_647                                              |     75|
|835   |    mul_10s_10s_18_1_1_U54                                             |hls_dummy_mul_10s_10s_18_1_1_648                                              |     75|
|836   |    mul_10s_10s_18_1_1_U540                                            |hls_dummy_mul_10s_10s_18_1_1_649                                              |     72|
|837   |    mul_10s_10s_18_1_1_U541                                            |hls_dummy_mul_10s_10s_18_1_1_650                                              |     73|
|838   |    mul_10s_10s_18_1_1_U542                                            |hls_dummy_mul_10s_10s_18_1_1_651                                              |     92|
|839   |    mul_10s_10s_18_1_1_U543                                            |hls_dummy_mul_10s_10s_18_1_1_652                                              |    104|
|840   |    mul_10s_10s_18_1_1_U544                                            |hls_dummy_mul_10s_10s_18_1_1_653                                              |     92|
|841   |    mul_10s_10s_18_1_1_U545                                            |hls_dummy_mul_10s_10s_18_1_1_654                                              |     74|
|842   |    mul_10s_10s_18_1_1_U546                                            |hls_dummy_mul_10s_10s_18_1_1_655                                              |     73|
|843   |    mul_10s_10s_18_1_1_U547                                            |hls_dummy_mul_10s_10s_18_1_1_656                                              |     72|
|844   |    mul_10s_10s_18_1_1_U548                                            |hls_dummy_mul_10s_10s_18_1_1_657                                              |     75|
|845   |    mul_10s_10s_18_1_1_U549                                            |hls_dummy_mul_10s_10s_18_1_1_658                                              |    122|
|846   |    mul_10s_10s_18_1_1_U55                                             |hls_dummy_mul_10s_10s_18_1_1_659                                              |     90|
|847   |    mul_10s_10s_18_1_1_U550                                            |hls_dummy_mul_10s_10s_18_1_1_660                                              |     41|
|848   |    mul_10s_10s_18_1_1_U551                                            |hls_dummy_mul_10s_10s_18_1_1_661                                              |    130|
|849   |    mul_10s_10s_18_1_1_U552                                            |hls_dummy_mul_10s_10s_18_1_1_662                                              |     82|
|850   |    mul_10s_10s_18_1_1_U553                                            |hls_dummy_mul_10s_10s_18_1_1_663                                              |     81|
|851   |    mul_10s_10s_18_1_1_U554                                            |hls_dummy_mul_10s_10s_18_1_1_664                                              |     80|
|852   |    mul_10s_10s_18_1_1_U555                                            |hls_dummy_mul_10s_10s_18_1_1_665                                              |    125|
|853   |    mul_10s_10s_18_1_1_U556                                            |hls_dummy_mul_10s_10s_18_1_1_666                                              |     82|
|854   |    mul_10s_10s_18_1_1_U557                                            |hls_dummy_mul_10s_10s_18_1_1_667                                              |     83|
|855   |    mul_10s_10s_18_1_1_U558                                            |hls_dummy_mul_10s_10s_18_1_1_668                                              |     82|
|856   |    mul_10s_10s_18_1_1_U559                                            |hls_dummy_mul_10s_10s_18_1_1_669                                              |     80|
|857   |    mul_10s_10s_18_1_1_U56                                             |hls_dummy_mul_10s_10s_18_1_1_670                                              |     75|
|858   |    mul_10s_10s_18_1_1_U560                                            |hls_dummy_mul_10s_10s_18_1_1_671                                              |     82|
|859   |    mul_10s_10s_18_1_1_U561                                            |hls_dummy_mul_10s_10s_18_1_1_672                                              |     81|
|860   |    mul_10s_10s_18_1_1_U562                                            |hls_dummy_mul_10s_10s_18_1_1_673                                              |    100|
|861   |    mul_10s_10s_18_1_1_U563                                            |hls_dummy_mul_10s_10s_18_1_1_674                                              |    107|
|862   |    mul_10s_10s_18_1_1_U564                                            |hls_dummy_mul_10s_10s_18_1_1_675                                              |    100|
|863   |    mul_10s_10s_18_1_1_U565                                            |hls_dummy_mul_10s_10s_18_1_1_676                                              |     82|
|864   |    mul_10s_10s_18_1_1_U566                                            |hls_dummy_mul_10s_10s_18_1_1_677                                              |     81|
|865   |    mul_10s_10s_18_1_1_U567                                            |hls_dummy_mul_10s_10s_18_1_1_678                                              |     82|
|866   |    mul_10s_10s_18_1_1_U568                                            |hls_dummy_mul_10s_10s_18_1_1_679                                              |     80|
|867   |    mul_10s_10s_18_1_1_U569                                            |hls_dummy_mul_10s_10s_18_1_1_680                                              |    125|
|868   |    mul_10s_10s_18_1_1_U57                                             |hls_dummy_mul_10s_10s_18_1_1_681                                              |     72|
|869   |    mul_10s_10s_18_1_1_U571                                            |hls_dummy_mul_10s_10s_18_1_1_682                                              |    105|
|870   |    mul_10s_10s_18_1_1_U572                                            |hls_dummy_mul_10s_10s_18_1_1_683                                              |     72|
|871   |    mul_10s_10s_18_1_1_U573                                            |hls_dummy_mul_10s_10s_18_1_1_684                                              |     71|
|872   |    mul_10s_10s_18_1_1_U574                                            |hls_dummy_mul_10s_10s_18_1_1_685                                              |     72|
|873   |    mul_10s_10s_18_1_1_U575                                            |hls_dummy_mul_10s_10s_18_1_1_686                                              |     90|
|874   |    mul_10s_10s_18_1_1_U576                                            |hls_dummy_mul_10s_10s_18_1_1_687                                              |     72|
|875   |    mul_10s_10s_18_1_1_U577                                            |hls_dummy_mul_10s_10s_18_1_1_688                                              |     72|
|876   |    mul_10s_10s_18_1_1_U578                                            |hls_dummy_mul_10s_10s_18_1_1_689                                              |     71|
|877   |    mul_10s_10s_18_1_1_U579                                            |hls_dummy_mul_10s_10s_18_1_1_690                                              |     72|
|878   |    mul_10s_10s_18_1_1_U58                                             |hls_dummy_mul_10s_10s_18_1_1_691                                              |     71|
|879   |    mul_10s_10s_18_1_1_U580                                            |hls_dummy_mul_10s_10s_18_1_1_692                                              |     72|
|880   |    mul_10s_10s_18_1_1_U581                                            |hls_dummy_mul_10s_10s_18_1_1_693                                              |     73|
|881   |    mul_10s_10s_18_1_1_U582                                            |hls_dummy_mul_10s_10s_18_1_1_694                                              |    122|
|882   |    mul_10s_10s_18_1_1_U583                                            |hls_dummy_mul_10s_10s_18_1_1_695                                              |     74|
|883   |    mul_10s_10s_18_1_1_U584                                            |hls_dummy_mul_10s_10s_18_1_1_696                                              |     91|
|884   |    mul_10s_10s_18_1_1_U585                                            |hls_dummy_mul_10s_10s_18_1_1_697                                              |     73|
|885   |    mul_10s_10s_18_1_1_U586                                            |hls_dummy_mul_10s_10s_18_1_1_698                                              |     72|
|886   |    mul_10s_10s_18_1_1_U587                                            |hls_dummy_mul_10s_10s_18_1_1_699                                              |     99|
|887   |    mul_10s_10s_18_1_1_U588                                            |hls_dummy_mul_10s_10s_18_1_1_700                                              |     75|
|888   |    mul_10s_10s_18_1_1_U589                                            |hls_dummy_mul_10s_10s_18_1_1_701                                              |     90|
|889   |    mul_10s_10s_18_1_1_U59                                             |hls_dummy_mul_10s_10s_18_1_1_702                                              |     75|
|890   |    mul_10s_10s_18_1_1_U590                                            |hls_dummy_mul_10s_10s_18_1_1_703                                              |     42|
|891   |    mul_10s_10s_18_1_1_U591                                            |hls_dummy_mul_10s_10s_18_1_1_704                                              |    117|
|892   |    mul_10s_10s_18_1_1_U592                                            |hls_dummy_mul_10s_10s_18_1_1_705                                              |     84|
|893   |    mul_10s_10s_18_1_1_U593                                            |hls_dummy_mul_10s_10s_18_1_1_706                                              |     83|
|894   |    mul_10s_10s_18_1_1_U594                                            |hls_dummy_mul_10s_10s_18_1_1_707                                              |     82|
|895   |    mul_10s_10s_18_1_1_U595                                            |hls_dummy_mul_10s_10s_18_1_1_708                                              |    102|
|896   |    mul_10s_10s_18_1_1_U596                                            |hls_dummy_mul_10s_10s_18_1_1_709                                              |     82|
|897   |    mul_10s_10s_18_1_1_U597                                            |hls_dummy_mul_10s_10s_18_1_1_710                                              |     84|
|898   |    mul_10s_10s_18_1_1_U598                                            |hls_dummy_mul_10s_10s_18_1_1_711                                              |     83|
|899   |    mul_10s_10s_18_1_1_U599                                            |hls_dummy_mul_10s_10s_18_1_1_712                                              |     82|
|900   |    mul_10s_10s_18_1_1_U60                                             |hls_dummy_mul_10s_10s_18_1_1_713                                              |     75|
|901   |    mul_10s_10s_18_1_1_U600                                            |hls_dummy_mul_10s_10s_18_1_1_714                                              |     82|
|902   |    mul_10s_10s_18_1_1_U601                                            |hls_dummy_mul_10s_10s_18_1_1_715                                              |     81|
|903   |    mul_10s_10s_18_1_1_U602                                            |hls_dummy_mul_10s_10s_18_1_1_716                                              |    125|
|904   |    mul_10s_10s_18_1_1_U603                                            |hls_dummy_mul_10s_10s_18_1_1_717                                              |     82|
|905   |    mul_10s_10s_18_1_1_U604                                            |hls_dummy_mul_10s_10s_18_1_1_718                                              |    101|
|906   |    mul_10s_10s_18_1_1_U605                                            |hls_dummy_mul_10s_10s_18_1_1_719                                              |     83|
|907   |    mul_10s_10s_18_1_1_U606                                            |hls_dummy_mul_10s_10s_18_1_1_720                                              |     82|
|908   |    mul_10s_10s_18_1_1_U607                                            |hls_dummy_mul_10s_10s_18_1_1_721                                              |    110|
|909   |    mul_10s_10s_18_1_1_U608                                            |hls_dummy_mul_10s_10s_18_1_1_722                                              |     80|
|910   |    mul_10s_10s_18_1_1_U609                                            |hls_dummy_mul_10s_10s_18_1_1_723                                              |    102|
|911   |    mul_10s_10s_18_1_1_U61                                             |hls_dummy_mul_10s_10s_18_1_1_724                                              |     72|
|912   |    mul_10s_10s_18_1_1_U611                                            |hls_dummy_mul_10s_10s_18_1_1_725                                              |    124|
|913   |    mul_10s_10s_18_1_1_U612                                            |hls_dummy_mul_10s_10s_18_1_1_726                                              |     72|
|914   |    mul_10s_10s_18_1_1_U613                                            |hls_dummy_mul_10s_10s_18_1_1_727                                              |     71|
|915   |    mul_10s_10s_18_1_1_U614                                            |hls_dummy_mul_10s_10s_18_1_1_728                                              |     78|
|916   |    mul_10s_10s_18_1_1_U615                                            |hls_dummy_mul_10s_10s_18_1_1_729                                              |     90|
|917   |    mul_10s_10s_18_1_1_U616                                            |hls_dummy_mul_10s_10s_18_1_1_730                                              |     72|
|918   |    mul_10s_10s_18_1_1_U617                                            |hls_dummy_mul_10s_10s_18_1_1_731                                              |     72|
|919   |    mul_10s_10s_18_1_1_U618                                            |hls_dummy_mul_10s_10s_18_1_1_732                                              |     71|
|920   |    mul_10s_10s_18_1_1_U619                                            |hls_dummy_mul_10s_10s_18_1_1_733                                              |     72|
|921   |    mul_10s_10s_18_1_1_U62                                             |hls_dummy_mul_10s_10s_18_1_1_734                                              |    122|
|922   |    mul_10s_10s_18_1_1_U620                                            |hls_dummy_mul_10s_10s_18_1_1_735                                              |     72|
|923   |    mul_10s_10s_18_1_1_U621                                            |hls_dummy_mul_10s_10s_18_1_1_736                                              |     73|
|924   |    mul_10s_10s_18_1_1_U622                                            |hls_dummy_mul_10s_10s_18_1_1_737                                              |    122|
|925   |    mul_10s_10s_18_1_1_U623                                            |hls_dummy_mul_10s_10s_18_1_1_738                                              |     74|
|926   |    mul_10s_10s_18_1_1_U624                                            |hls_dummy_mul_10s_10s_18_1_1_739                                              |     92|
|927   |    mul_10s_10s_18_1_1_U625                                            |hls_dummy_mul_10s_10s_18_1_1_740                                              |     74|
|928   |    mul_10s_10s_18_1_1_U626                                            |hls_dummy_mul_10s_10s_18_1_1_741                                              |     73|
|929   |    mul_10s_10s_18_1_1_U627                                            |hls_dummy_mul_10s_10s_18_1_1_742                                              |     72|
|930   |    mul_10s_10s_18_1_1_U628                                            |hls_dummy_mul_10s_10s_18_1_1_743                                              |     75|
|931   |    mul_10s_10s_18_1_1_U629                                            |hls_dummy_mul_10s_10s_18_1_1_744                                              |     90|
|932   |    mul_10s_10s_18_1_1_U63                                             |hls_dummy_mul_10s_10s_18_1_1_745                                              |     73|
|933   |    mul_10s_10s_18_1_1_U630                                            |hls_dummy_mul_10s_10s_18_1_1_746                                              |     41|
|934   |    mul_10s_10s_18_1_1_U631                                            |hls_dummy_mul_10s_10s_18_1_1_747                                              |    130|
|935   |    mul_10s_10s_18_1_1_U632                                            |hls_dummy_mul_10s_10s_18_1_1_748                                              |     84|
|936   |    mul_10s_10s_18_1_1_U633                                            |hls_dummy_mul_10s_10s_18_1_1_749                                              |     83|
|937   |    mul_10s_10s_18_1_1_U634                                            |hls_dummy_mul_10s_10s_18_1_1_750                                              |     89|
|938   |    mul_10s_10s_18_1_1_U635                                            |hls_dummy_mul_10s_10s_18_1_1_751                                              |    102|
|939   |    mul_10s_10s_18_1_1_U636                                            |hls_dummy_mul_10s_10s_18_1_1_752                                              |     82|
|940   |    mul_10s_10s_18_1_1_U637                                            |hls_dummy_mul_10s_10s_18_1_1_753                                              |     84|
|941   |    mul_10s_10s_18_1_1_U638                                            |hls_dummy_mul_10s_10s_18_1_1_754                                              |     83|
|942   |    mul_10s_10s_18_1_1_U639                                            |hls_dummy_mul_10s_10s_18_1_1_755                                              |     82|
|943   |    mul_10s_10s_18_1_1_U64                                             |hls_dummy_mul_10s_10s_18_1_1_756                                              |     90|
|944   |    mul_10s_10s_18_1_1_U640                                            |hls_dummy_mul_10s_10s_18_1_1_757                                              |     82|
|945   |    mul_10s_10s_18_1_1_U641                                            |hls_dummy_mul_10s_10s_18_1_1_758                                              |     81|
|946   |    mul_10s_10s_18_1_1_U642                                            |hls_dummy_mul_10s_10s_18_1_1_759                                              |    125|
|947   |    mul_10s_10s_18_1_1_U643                                            |hls_dummy_mul_10s_10s_18_1_1_760                                              |     82|
|948   |    mul_10s_10s_18_1_1_U644                                            |hls_dummy_mul_10s_10s_18_1_1_761                                              |    100|
|949   |    mul_10s_10s_18_1_1_U645                                            |hls_dummy_mul_10s_10s_18_1_1_762                                              |     82|
|950   |    mul_10s_10s_18_1_1_U646                                            |hls_dummy_mul_10s_10s_18_1_1_763                                              |     81|
|951   |    mul_10s_10s_18_1_1_U647                                            |hls_dummy_mul_10s_10s_18_1_1_764                                              |     82|
|952   |    mul_10s_10s_18_1_1_U648                                            |hls_dummy_mul_10s_10s_18_1_1_765                                              |     80|
|953   |    mul_10s_10s_18_1_1_U649                                            |hls_dummy_mul_10s_10s_18_1_1_766                                              |    102|
|954   |    mul_10s_10s_18_1_1_U65                                             |hls_dummy_mul_10s_10s_18_1_1_767                                              |     72|
|955   |    mul_10s_10s_18_1_1_U651                                            |hls_dummy_mul_10s_10s_18_1_1_768                                              |    105|
|956   |    mul_10s_10s_18_1_1_U652                                            |hls_dummy_mul_10s_10s_18_1_1_769                                              |     72|
|957   |    mul_10s_10s_18_1_1_U653                                            |hls_dummy_mul_10s_10s_18_1_1_770                                              |     71|
|958   |    mul_10s_10s_18_1_1_U654                                            |hls_dummy_mul_10s_10s_18_1_1_771                                              |     72|
|959   |    mul_10s_10s_18_1_1_U655                                            |hls_dummy_mul_10s_10s_18_1_1_772                                              |     90|
|960   |    mul_10s_10s_18_1_1_U656                                            |hls_dummy_mul_10s_10s_18_1_1_773                                              |     72|
|961   |    mul_10s_10s_18_1_1_U657                                            |hls_dummy_mul_10s_10s_18_1_1_774                                              |     72|
|962   |    mul_10s_10s_18_1_1_U658                                            |hls_dummy_mul_10s_10s_18_1_1_775                                              |     71|
|963   |    mul_10s_10s_18_1_1_U659                                            |hls_dummy_mul_10s_10s_18_1_1_776                                              |     72|
|964   |    mul_10s_10s_18_1_1_U66                                             |hls_dummy_mul_10s_10s_18_1_1_777                                              |     71|
|965   |    mul_10s_10s_18_1_1_U660                                            |hls_dummy_mul_10s_10s_18_1_1_778                                              |     72|
|966   |    mul_10s_10s_18_1_1_U661                                            |hls_dummy_mul_10s_10s_18_1_1_779                                              |     72|
|967   |    mul_10s_10s_18_1_1_U662                                            |hls_dummy_mul_10s_10s_18_1_1_780                                              |    122|
|968   |    mul_10s_10s_18_1_1_U663                                            |hls_dummy_mul_10s_10s_18_1_1_781                                              |     73|
|969   |    mul_10s_10s_18_1_1_U664                                            |hls_dummy_mul_10s_10s_18_1_1_782                                              |     91|
|970   |    mul_10s_10s_18_1_1_U665                                            |hls_dummy_mul_10s_10s_18_1_1_783                                              |     73|
|971   |    mul_10s_10s_18_1_1_U666                                            |hls_dummy_mul_10s_10s_18_1_1_784                                              |     72|
|972   |    mul_10s_10s_18_1_1_U667                                            |hls_dummy_mul_10s_10s_18_1_1_785                                              |     99|
|973   |    mul_10s_10s_18_1_1_U668                                            |hls_dummy_mul_10s_10s_18_1_1_786                                              |     68|
|974   |    mul_10s_10s_18_1_1_U669                                            |hls_dummy_mul_10s_10s_18_1_1_787                                              |     90|
|975   |    mul_10s_10s_18_1_1_U67                                             |hls_dummy_mul_10s_10s_18_1_1_788                                              |     75|
|976   |    mul_10s_10s_18_1_1_U670                                            |hls_dummy_mul_10s_10s_18_1_1_789                                              |     42|
|977   |    mul_10s_10s_18_1_1_U671                                            |hls_dummy_mul_10s_10s_18_1_1_790                                              |    117|
|978   |    mul_10s_10s_18_1_1_U672                                            |hls_dummy_mul_10s_10s_18_1_1_791                                              |     84|
|979   |    mul_10s_10s_18_1_1_U673                                            |hls_dummy_mul_10s_10s_18_1_1_792                                              |     83|
|980   |    mul_10s_10s_18_1_1_U674                                            |hls_dummy_mul_10s_10s_18_1_1_793                                              |     82|
|981   |    mul_10s_10s_18_1_1_U675                                            |hls_dummy_mul_10s_10s_18_1_1_794                                              |    102|
|982   |    mul_10s_10s_18_1_1_U676                                            |hls_dummy_mul_10s_10s_18_1_1_795                                              |     82|
|983   |    mul_10s_10s_18_1_1_U677                                            |hls_dummy_mul_10s_10s_18_1_1_796                                              |     84|
|984   |    mul_10s_10s_18_1_1_U678                                            |hls_dummy_mul_10s_10s_18_1_1_797                                              |     83|
|985   |    mul_10s_10s_18_1_1_U679                                            |hls_dummy_mul_10s_10s_18_1_1_798                                              |     82|
|986   |    mul_10s_10s_18_1_1_U68                                             |hls_dummy_mul_10s_10s_18_1_1_799                                              |     75|
|987   |    mul_10s_10s_18_1_1_U680                                            |hls_dummy_mul_10s_10s_18_1_1_800                                              |     82|
|988   |    mul_10s_10s_18_1_1_U681                                            |hls_dummy_mul_10s_10s_18_1_1_801                                              |     82|
|989   |    mul_10s_10s_18_1_1_U682                                            |hls_dummy_mul_10s_10s_18_1_1_802                                              |    125|
|990   |    mul_10s_10s_18_1_1_U683                                            |hls_dummy_mul_10s_10s_18_1_1_803                                              |     83|
|991   |    mul_10s_10s_18_1_1_U684                                            |hls_dummy_mul_10s_10s_18_1_1_804                                              |    101|
|992   |    mul_10s_10s_18_1_1_U685                                            |hls_dummy_mul_10s_10s_18_1_1_805                                              |     83|
|993   |    mul_10s_10s_18_1_1_U686                                            |hls_dummy_mul_10s_10s_18_1_1_806                                              |     82|
|994   |    mul_10s_10s_18_1_1_U687                                            |hls_dummy_mul_10s_10s_18_1_1_807                                              |    128|
|995   |    mul_10s_10s_18_1_1_U688                                            |hls_dummy_mul_10s_10s_18_1_1_808                                              |     75|
|996   |    mul_10s_10s_18_1_1_U689                                            |hls_dummy_mul_10s_10s_18_1_1_809                                              |    102|
|997   |    mul_10s_10s_18_1_1_U69                                             |hls_dummy_mul_10s_10s_18_1_1_810                                              |     90|
|998   |    mul_10s_10s_18_1_1_U691                                            |hls_dummy_mul_10s_10s_18_1_1_811                                              |    124|
|999   |    mul_10s_10s_18_1_1_U692                                            |hls_dummy_mul_10s_10s_18_1_1_812                                              |    104|
|1000  |    mul_10s_10s_18_1_1_U693                                            |hls_dummy_mul_10s_10s_18_1_1_813                                              |    103|
|1001  |    mul_10s_10s_18_1_1_U694                                            |hls_dummy_mul_10s_10s_18_1_1_814                                              |     72|
|1002  |    mul_10s_10s_18_1_1_U695                                            |hls_dummy_mul_10s_10s_18_1_1_815                                              |    122|
|1003  |    mul_10s_10s_18_1_1_U696                                            |hls_dummy_mul_10s_10s_18_1_1_816                                              |     68|
|1004  |    mul_10s_10s_18_1_1_U697                                            |hls_dummy_mul_10s_10s_18_1_1_817                                              |    104|
|1005  |    mul_10s_10s_18_1_1_U698                                            |hls_dummy_mul_10s_10s_18_1_1_818                                              |    103|
|1006  |    mul_10s_10s_18_1_1_U699                                            |hls_dummy_mul_10s_10s_18_1_1_819                                              |     68|
|1007  |    mul_10s_10s_18_1_1_U70                                             |hls_dummy_mul_10s_10s_18_1_1_820                                              |     42|
|1008  |    mul_10s_10s_18_1_1_U700                                            |hls_dummy_mul_10s_10s_18_1_1_821                                              |     72|
|1009  |    mul_10s_10s_18_1_1_U701                                            |hls_dummy_mul_10s_10s_18_1_1_822                                              |    103|
|1010  |    mul_10s_10s_18_1_1_U702                                            |hls_dummy_mul_10s_10s_18_1_1_823                                              |     91|
|1011  |    mul_10s_10s_18_1_1_U703                                            |hls_dummy_mul_10s_10s_18_1_1_824                                              |     74|
|1012  |    mul_10s_10s_18_1_1_U704                                            |hls_dummy_mul_10s_10s_18_1_1_825                                              |     90|
|1013  |    mul_10s_10s_18_1_1_U705                                            |hls_dummy_mul_10s_10s_18_1_1_826                                              |     72|
|1014  |    mul_10s_10s_18_1_1_U706                                            |hls_dummy_mul_10s_10s_18_1_1_827                                              |     71|
|1015  |    mul_10s_10s_18_1_1_U707                                            |hls_dummy_mul_10s_10s_18_1_1_828                                              |     68|
|1016  |    mul_10s_10s_18_1_1_U708                                            |hls_dummy_mul_10s_10s_18_1_1_829                                              |     68|
|1017  |    mul_10s_10s_18_1_1_U709                                            |hls_dummy_mul_10s_10s_18_1_1_830                                              |    122|
|1018  |    mul_10s_10s_18_1_1_U71                                             |hls_dummy_mul_10s_10s_18_1_1_831                                              |    117|
|1019  |    mul_10s_10s_18_1_1_U710                                            |hls_dummy_mul_10s_10s_18_1_1_832                                              |     41|
|1020  |    mul_10s_10s_18_1_1_U711                                            |hls_dummy_mul_10s_10s_18_1_1_833                                              |    130|
|1021  |    mul_10s_10s_18_1_1_U712                                            |hls_dummy_mul_10s_10s_18_1_1_834                                              |    107|
|1022  |    mul_10s_10s_18_1_1_U713                                            |hls_dummy_mul_10s_10s_18_1_1_835                                              |    106|
|1023  |    mul_10s_10s_18_1_1_U714                                            |hls_dummy_mul_10s_10s_18_1_1_836                                              |     82|
|1024  |    mul_10s_10s_18_1_1_U715                                            |hls_dummy_mul_10s_10s_18_1_1_837                                              |    125|
|1025  |    mul_10s_10s_18_1_1_U716                                            |hls_dummy_mul_10s_10s_18_1_1_838                                              |     75|
|1026  |    mul_10s_10s_18_1_1_U717                                            |hls_dummy_mul_10s_10s_18_1_1_839                                              |    107|
|1027  |    mul_10s_10s_18_1_1_U718                                            |hls_dummy_mul_10s_10s_18_1_1_840                                              |    106|
|1028  |    mul_10s_10s_18_1_1_U719                                            |hls_dummy_mul_10s_10s_18_1_1_841                                              |     75|
|1029  |    mul_10s_10s_18_1_1_U72                                             |hls_dummy_mul_10s_10s_18_1_1_842                                              |     84|
|1030  |    mul_10s_10s_18_1_1_U720                                            |hls_dummy_mul_10s_10s_18_1_1_843                                              |     82|
|1031  |    mul_10s_10s_18_1_1_U721                                            |hls_dummy_mul_10s_10s_18_1_1_844                                              |    106|
|1032  |    mul_10s_10s_18_1_1_U722                                            |hls_dummy_mul_10s_10s_18_1_1_845                                              |    101|
|1033  |    mul_10s_10s_18_1_1_U723                                            |hls_dummy_mul_10s_10s_18_1_1_846                                              |     82|
|1034  |    mul_10s_10s_18_1_1_U724                                            |hls_dummy_mul_10s_10s_18_1_1_847                                              |    102|
|1035  |    mul_10s_10s_18_1_1_U725                                            |hls_dummy_mul_10s_10s_18_1_1_848                                              |     84|
|1036  |    mul_10s_10s_18_1_1_U726                                            |hls_dummy_mul_10s_10s_18_1_1_849                                              |     83|
|1037  |    mul_10s_10s_18_1_1_U727                                            |hls_dummy_mul_10s_10s_18_1_1_850                                              |     75|
|1038  |    mul_10s_10s_18_1_1_U728                                            |hls_dummy_mul_10s_10s_18_1_1_851                                              |     75|
|1039  |    mul_10s_10s_18_1_1_U729                                            |hls_dummy_mul_10s_10s_18_1_1_852                                              |    125|
|1040  |    mul_10s_10s_18_1_1_U73                                             |hls_dummy_mul_10s_10s_18_1_1_853                                              |     83|
|1041  |    mul_10s_10s_18_1_1_U731                                            |hls_dummy_mul_10s_10s_18_1_1_854                                              |    124|
|1042  |    mul_10s_10s_18_1_1_U732                                            |hls_dummy_mul_10s_10s_18_1_1_855                                              |     72|
|1043  |    mul_10s_10s_18_1_1_U733                                            |hls_dummy_mul_10s_10s_18_1_1_856                                              |     71|
|1044  |    mul_10s_10s_18_1_1_U734                                            |hls_dummy_mul_10s_10s_18_1_1_857                                              |     72|
|1045  |    mul_10s_10s_18_1_1_U735                                            |hls_dummy_mul_10s_10s_18_1_1_858                                              |     90|
|1046  |    mul_10s_10s_18_1_1_U736                                            |hls_dummy_mul_10s_10s_18_1_1_859                                              |     72|
|1047  |    mul_10s_10s_18_1_1_U737                                            |hls_dummy_mul_10s_10s_18_1_1_860                                              |     72|
|1048  |    mul_10s_10s_18_1_1_U738                                            |hls_dummy_mul_10s_10s_18_1_1_861                                              |     71|
|1049  |    mul_10s_10s_18_1_1_U739                                            |hls_dummy_mul_10s_10s_18_1_1_862                                              |     72|
|1050  |    mul_10s_10s_18_1_1_U74                                             |hls_dummy_mul_10s_10s_18_1_1_863                                              |     80|
|1051  |    mul_10s_10s_18_1_1_U740                                            |hls_dummy_mul_10s_10s_18_1_1_864                                              |     72|
|1052  |    mul_10s_10s_18_1_1_U741                                            |hls_dummy_mul_10s_10s_18_1_1_865                                              |    103|
|1053  |    mul_10s_10s_18_1_1_U742                                            |hls_dummy_mul_10s_10s_18_1_1_866                                              |     92|
|1054  |    mul_10s_10s_18_1_1_U743                                            |hls_dummy_mul_10s_10s_18_1_1_867                                              |    104|
|1055  |    mul_10s_10s_18_1_1_U744                                            |hls_dummy_mul_10s_10s_18_1_1_868                                              |     92|
|1056  |    mul_10s_10s_18_1_1_U745                                            |hls_dummy_mul_10s_10s_18_1_1_869                                              |    104|
|1057  |    mul_10s_10s_18_1_1_U746                                            |hls_dummy_mul_10s_10s_18_1_1_870                                              |     73|
|1058  |    mul_10s_10s_18_1_1_U747                                            |hls_dummy_mul_10s_10s_18_1_1_871                                              |     72|
|1059  |    mul_10s_10s_18_1_1_U748                                            |hls_dummy_mul_10s_10s_18_1_1_872                                              |     72|
|1060  |    mul_10s_10s_18_1_1_U749                                            |hls_dummy_mul_10s_10s_18_1_1_873                                              |     90|
|1061  |    mul_10s_10s_18_1_1_U75                                             |hls_dummy_mul_10s_10s_18_1_1_874                                              |    102|
|1062  |    mul_10s_10s_18_1_1_U750                                            |hls_dummy_mul_10s_10s_18_1_1_875                                              |     41|
|1063  |    mul_10s_10s_18_1_1_U751                                            |hls_dummy_mul_10s_10s_18_1_1_876                                              |    130|
|1064  |    mul_10s_10s_18_1_1_U752                                            |hls_dummy_mul_10s_10s_18_1_1_877                                              |     84|
|1065  |    mul_10s_10s_18_1_1_U753                                            |hls_dummy_mul_10s_10s_18_1_1_878                                              |     83|
|1066  |    mul_10s_10s_18_1_1_U754                                            |hls_dummy_mul_10s_10s_18_1_1_879                                              |     82|
|1067  |    mul_10s_10s_18_1_1_U755                                            |hls_dummy_mul_10s_10s_18_1_1_880                                              |    102|
|1068  |    mul_10s_10s_18_1_1_U756                                            |hls_dummy_mul_10s_10s_18_1_1_881                                              |     82|
|1069  |    mul_10s_10s_18_1_1_U757                                            |hls_dummy_mul_10s_10s_18_1_1_882                                              |     84|
|1070  |    mul_10s_10s_18_1_1_U758                                            |hls_dummy_mul_10s_10s_18_1_1_883                                              |     83|
|1071  |    mul_10s_10s_18_1_1_U759                                            |hls_dummy_mul_10s_10s_18_1_1_884                                              |     82|
|1072  |    mul_10s_10s_18_1_1_U76                                             |hls_dummy_mul_10s_10s_18_1_1_885                                              |     80|
|1073  |    mul_10s_10s_18_1_1_U760                                            |hls_dummy_mul_10s_10s_18_1_1_886                                              |     82|
|1074  |    mul_10s_10s_18_1_1_U761                                            |hls_dummy_mul_10s_10s_18_1_1_887                                              |    106|
|1075  |    mul_10s_10s_18_1_1_U762                                            |hls_dummy_mul_10s_10s_18_1_1_888                                              |    100|
|1076  |    mul_10s_10s_18_1_1_U763                                            |hls_dummy_mul_10s_10s_18_1_1_889                                              |    107|
|1077  |    mul_10s_10s_18_1_1_U764                                            |hls_dummy_mul_10s_10s_18_1_1_890                                              |    100|
|1078  |    mul_10s_10s_18_1_1_U765                                            |hls_dummy_mul_10s_10s_18_1_1_891                                              |    107|
|1079  |    mul_10s_10s_18_1_1_U766                                            |hls_dummy_mul_10s_10s_18_1_1_892                                              |     81|
|1080  |    mul_10s_10s_18_1_1_U767                                            |hls_dummy_mul_10s_10s_18_1_1_893                                              |     82|
|1081  |    mul_10s_10s_18_1_1_U768                                            |hls_dummy_mul_10s_10s_18_1_1_894                                              |     82|
|1082  |    mul_10s_10s_18_1_1_U769                                            |hls_dummy_mul_10s_10s_18_1_1_895                                              |    102|
|1083  |    mul_10s_10s_18_1_1_U77                                             |hls_dummy_mul_10s_10s_18_1_1_896                                              |     84|
|1084  |    mul_10s_10s_18_1_1_U771                                            |hls_dummy_mul_10s_10s_18_1_1_897                                              |    105|
|1085  |    mul_10s_10s_18_1_1_U772                                            |hls_dummy_mul_10s_10s_18_1_1_898                                              |    104|
|1086  |    mul_10s_10s_18_1_1_U773                                            |hls_dummy_mul_10s_10s_18_1_1_899                                              |    103|
|1087  |    mul_10s_10s_18_1_1_U774                                            |hls_dummy_mul_10s_10s_18_1_1_900                                              |     75|
|1088  |    mul_10s_10s_18_1_1_U775                                            |hls_dummy_mul_10s_10s_18_1_1_901                                              |    122|
|1089  |    mul_10s_10s_18_1_1_U776                                            |hls_dummy_mul_10s_10s_18_1_1_902                                              |     75|
|1090  |    mul_10s_10s_18_1_1_U777                                            |hls_dummy_mul_10s_10s_18_1_1_903                                              |     72|
|1091  |    mul_10s_10s_18_1_1_U778                                            |hls_dummy_mul_10s_10s_18_1_1_904                                              |     71|
|1092  |    mul_10s_10s_18_1_1_U779                                            |hls_dummy_mul_10s_10s_18_1_1_905                                              |     75|
|1093  |    mul_10s_10s_18_1_1_U78                                             |hls_dummy_mul_10s_10s_18_1_1_906                                              |     83|
|1094  |    mul_10s_10s_18_1_1_U780                                            |hls_dummy_mul_10s_10s_18_1_1_907                                              |     75|
|1095  |    mul_10s_10s_18_1_1_U781                                            |hls_dummy_mul_10s_10s_18_1_1_908                                              |     72|
|1096  |    mul_10s_10s_18_1_1_U782                                            |hls_dummy_mul_10s_10s_18_1_1_909                                              |    122|
|1097  |    mul_10s_10s_18_1_1_U783                                            |hls_dummy_mul_10s_10s_18_1_1_910                                              |     73|
|1098  |    mul_10s_10s_18_1_1_U784                                            |hls_dummy_mul_10s_10s_18_1_1_911                                              |     90|
|1099  |    mul_10s_10s_18_1_1_U785                                            |hls_dummy_mul_10s_10s_18_1_1_912                                              |     72|
|1100  |    mul_10s_10s_18_1_1_U786                                            |hls_dummy_mul_10s_10s_18_1_1_913                                              |     71|
|1101  |    mul_10s_10s_18_1_1_U787                                            |hls_dummy_mul_10s_10s_18_1_1_914                                              |     75|
|1102  |    mul_10s_10s_18_1_1_U788                                            |hls_dummy_mul_10s_10s_18_1_1_915                                              |     75|
|1103  |    mul_10s_10s_18_1_1_U789                                            |hls_dummy_mul_10s_10s_18_1_1_916                                              |     90|
|1104  |    mul_10s_10s_18_1_1_U79                                             |hls_dummy_mul_10s_10s_18_1_1_917                                              |     80|
|1105  |    mul_10s_10s_18_1_1_U790                                            |hls_dummy_mul_10s_10s_18_1_1_918                                              |     42|
|1106  |    mul_10s_10s_18_1_1_U791                                            |hls_dummy_mul_10s_10s_18_1_1_919                                              |    117|
|1107  |    mul_10s_10s_18_1_1_U792                                            |hls_dummy_mul_10s_10s_18_1_1_920                                              |    107|
|1108  |    mul_10s_10s_18_1_1_U793                                            |hls_dummy_mul_10s_10s_18_1_1_921                                              |    106|
|1109  |    mul_10s_10s_18_1_1_U794                                            |hls_dummy_mul_10s_10s_18_1_1_922                                              |     80|
|1110  |    mul_10s_10s_18_1_1_U795                                            |hls_dummy_mul_10s_10s_18_1_1_923                                              |    125|
|1111  |    mul_10s_10s_18_1_1_U796                                            |hls_dummy_mul_10s_10s_18_1_1_924                                              |     80|
|1112  |    mul_10s_10s_18_1_1_U797                                            |hls_dummy_mul_10s_10s_18_1_1_925                                              |     84|
|1113  |    mul_10s_10s_18_1_1_U798                                            |hls_dummy_mul_10s_10s_18_1_1_926                                              |     83|
|1114  |    mul_10s_10s_18_1_1_U799                                            |hls_dummy_mul_10s_10s_18_1_1_927                                              |     80|
|1115  |    mul_10s_10s_18_1_1_U80                                             |hls_dummy_mul_10s_10s_18_1_1_928                                              |     80|
|1116  |    mul_10s_10s_18_1_1_U800                                            |hls_dummy_mul_10s_10s_18_1_1_929                                              |     80|
|1117  |    mul_10s_10s_18_1_1_U801                                            |hls_dummy_mul_10s_10s_18_1_1_930                                              |     82|
|1118  |    mul_10s_10s_18_1_1_U802                                            |hls_dummy_mul_10s_10s_18_1_1_931                                              |    125|
|1119  |    mul_10s_10s_18_1_1_U803                                            |hls_dummy_mul_10s_10s_18_1_1_932                                              |     83|
|1120  |    mul_10s_10s_18_1_1_U804                                            |hls_dummy_mul_10s_10s_18_1_1_933                                              |    102|
|1121  |    mul_10s_10s_18_1_1_U805                                            |hls_dummy_mul_10s_10s_18_1_1_934                                              |     84|
|1122  |    mul_10s_10s_18_1_1_U806                                            |hls_dummy_mul_10s_10s_18_1_1_935                                              |     83|
|1123  |    mul_10s_10s_18_1_1_U807                                            |hls_dummy_mul_10s_10s_18_1_1_936                                              |     80|
|1124  |    mul_10s_10s_18_1_1_U808                                            |hls_dummy_mul_10s_10s_18_1_1_937                                              |     80|
|1125  |    mul_10s_10s_18_1_1_U809                                            |hls_dummy_mul_10s_10s_18_1_1_938                                              |    102|
|1126  |    mul_10s_10s_18_1_1_U81                                             |hls_dummy_mul_10s_10s_18_1_1_939                                              |     82|
|1127  |    mul_10s_10s_18_1_1_U82                                             |hls_dummy_mul_10s_10s_18_1_1_940                                              |    125|
|1128  |    mul_10s_10s_18_1_1_U83                                             |hls_dummy_mul_10s_10s_18_1_1_941                                              |     83|
|1129  |    mul_10s_10s_18_1_1_U84                                             |hls_dummy_mul_10s_10s_18_1_1_942                                              |    102|
|1130  |    mul_10s_10s_18_1_1_U85                                             |hls_dummy_mul_10s_10s_18_1_1_943                                              |     84|
|1131  |    mul_10s_10s_18_1_1_U86                                             |hls_dummy_mul_10s_10s_18_1_1_944                                              |     83|
|1132  |    mul_10s_10s_18_1_1_U87                                             |hls_dummy_mul_10s_10s_18_1_1_945                                              |     80|
|1133  |    mul_10s_10s_18_1_1_U88                                             |hls_dummy_mul_10s_10s_18_1_1_946                                              |     80|
|1134  |    mul_10s_10s_18_1_1_U89                                             |hls_dummy_mul_10s_10s_18_1_1_947                                              |    102|
|1135  |    mul_10s_10s_18_1_1_U91                                             |hls_dummy_mul_10s_10s_18_1_1_948                                              |    105|
|1136  |    mul_10s_10s_18_1_1_U92                                             |hls_dummy_mul_10s_10s_18_1_1_949                                              |    104|
|1137  |    mul_10s_10s_18_1_1_U93                                             |hls_dummy_mul_10s_10s_18_1_1_950                                              |     73|
|1138  |    mul_10s_10s_18_1_1_U94                                             |hls_dummy_mul_10s_10s_18_1_1_951                                              |     72|
|1139  |    mul_10s_10s_18_1_1_U95                                             |hls_dummy_mul_10s_10s_18_1_1_952                                              |     92|
|1140  |    mul_10s_10s_18_1_1_U96                                             |hls_dummy_mul_10s_10s_18_1_1_953                                              |     75|
|1141  |    mul_10s_10s_18_1_1_U97                                             |hls_dummy_mul_10s_10s_18_1_1_954                                              |     72|
|1142  |    mul_10s_10s_18_1_1_U98                                             |hls_dummy_mul_10s_10s_18_1_1_955                                              |     71|
|1143  |    mul_10s_10s_18_1_1_U99                                             |hls_dummy_mul_10s_10s_18_1_1_956                                              |     72|
|1144  |    mul_10s_9s_18_1_1_U10                                              |hls_dummy_mul_10s_9s_18_1_1                                                   |     11|
|1145  |    mul_10s_9s_18_1_1_U130                                             |hls_dummy_mul_10s_9s_18_1_1_957                                               |     11|
|1146  |    mul_10s_9s_18_1_1_U170                                             |hls_dummy_mul_10s_9s_18_1_1_958                                               |     11|
|1147  |    mul_10s_9s_18_1_1_U210                                             |hls_dummy_mul_10s_9s_18_1_1_959                                               |     11|
|1148  |    mul_10s_9s_18_1_1_U250                                             |hls_dummy_mul_10s_9s_18_1_1_960                                               |     11|
|1149  |    mul_10s_9s_18_1_1_U290                                             |hls_dummy_mul_10s_9s_18_1_1_961                                               |     11|
|1150  |    mul_10s_9s_18_1_1_U330                                             |hls_dummy_mul_10s_9s_18_1_1_962                                               |     11|
|1151  |    mul_10s_9s_18_1_1_U370                                             |hls_dummy_mul_10s_9s_18_1_1_963                                               |     11|
|1152  |    mul_10s_9s_18_1_1_U410                                             |hls_dummy_mul_10s_9s_18_1_1_964                                               |     11|
|1153  |    mul_10s_9s_18_1_1_U450                                             |hls_dummy_mul_10s_9s_18_1_1_965                                               |     11|
|1154  |    mul_10s_9s_18_1_1_U490                                             |hls_dummy_mul_10s_9s_18_1_1_966                                               |     11|
|1155  |    mul_10s_9s_18_1_1_U50                                              |hls_dummy_mul_10s_9s_18_1_1_967                                               |     11|
|1156  |    mul_10s_9s_18_1_1_U530                                             |hls_dummy_mul_10s_9s_18_1_1_968                                               |     11|
|1157  |    mul_10s_9s_18_1_1_U570                                             |hls_dummy_mul_10s_9s_18_1_1_969                                               |     11|
|1158  |    mul_10s_9s_18_1_1_U610                                             |hls_dummy_mul_10s_9s_18_1_1_970                                               |     11|
|1159  |    mul_10s_9s_18_1_1_U650                                             |hls_dummy_mul_10s_9s_18_1_1_971                                               |     11|
|1160  |    mul_10s_9s_18_1_1_U690                                             |hls_dummy_mul_10s_9s_18_1_1_972                                               |     11|
|1161  |    mul_10s_9s_18_1_1_U730                                             |hls_dummy_mul_10s_9s_18_1_1_973                                               |     11|
|1162  |    mul_10s_9s_18_1_1_U770                                             |hls_dummy_mul_10s_9s_18_1_1_974                                               |     11|
|1163  |    mul_10s_9s_18_1_1_U90                                              |hls_dummy_mul_10s_9s_18_1_1_975                                               |     11|
|1164  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4     |   4682|
|1165  |  sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_2_2_s |  12804|
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:24 ; elapsed = 00:06:42 . Memory (MB): peak = 4511.277 ; gain = 2079.207 ; free physical = 351719 ; free virtual = 411854
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:27 ; elapsed = 00:06:47 . Memory (MB): peak = 4515.188 ; gain = 2083.117 ; free physical = 368280 ; free virtual = 428416
Synthesis Optimization Complete : Time (s): cpu = 00:06:27 ; elapsed = 00:06:47 . Memory (MB): peak = 4515.188 ; gain = 2083.117 ; free physical = 368328 ; free virtual = 428415
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4527.316 ; gain = 0.000 ; free physical = 368186 ; free virtual = 428252
INFO: [Netlist 29-17] Analyzing 10055 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4792.777 ; gain = 0.000 ; free physical = 368144 ; free virtual = 428229
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: c4715854
INFO: [Common 17-83] Releasing license: Synthesis
214 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:37 ; elapsed = 00:07:54 . Memory (MB): peak = 4792.777 ; gain = 2384.594 ; free physical = 368142 ; free virtual = 428227
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 20358.396; main = 4081.063; forked = 16749.869
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 25404.598; main = 4792.781; forked = 20893.316
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4856.809 ; gain = 64.031 ; free physical = 368138 ; free virtual = 428223

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 122324d23

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4980.199 ; gain = 123.391 ; free physical = 367986 ; free virtual = 428072

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 1195 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e5616529

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367846 ; free virtual = 427923
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 13 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: f8eeea78

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367785 ; free virtual = 427860
INFO: [Opt 31-389] Phase Constant propagation created 143 cells and removed 322 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 114b1e203

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367877 ; free virtual = 427947
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 834d80fa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367978 ; free virtual = 428193
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 2419b23d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367848 ; free virtual = 428086
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              13  |                                              0  |
|  Constant propagation         |             143  |             322  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 56e21b14

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367754 ; free virtual = 427993

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 56e21b14

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367822 ; free virtual = 428061

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 56e21b14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367822 ; free virtual = 428061

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367823 ; free virtual = 428061
Ending Netlist Obfuscation Task | Checksum: 56e21b14

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5092.152 ; gain = 0.000 ; free physical = 367823 ; free virtual = 428061
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 5092.152 ; gain = 299.375 ; free physical = 367823 ; free virtual = 428061
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 04:39:52 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h9m5s *****
INFO: [HLS 200-112] Total CPU user time: 899.37 seconds. Total CPU system time: 43.98 seconds. Total elapsed time: 959.97 seconds; peak allocated memory: 2.931 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 04:40:05 2025...
