#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 13:57:05 2020
# Process ID: 13016
# Current directory: D:/FPGA project/MyDemo/My_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1028 D:\FPGA project\MyDemo\My_Demo\My_Demo.xpr
# Log file: D:/FPGA project/MyDemo/My_Demo/vivado.log
# Journal file: D:/FPGA project/MyDemo/My_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA project/MyDemo/My_Demo/My_Demo.xpr}
add_files -norecurse C:/Users/wangdachui/Lab_3/Lab_3.srcs/sources_1/new/Lab_3_2.v
set_property  ip_repoopen_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/wangdachui/Lab_3/Lab_3.runs/impl_1/Lab_3_2.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/wangdachui/Lab_3/Lab_3.runs/impl_1/Lab_3_2.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
mo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}]
generate_target all [get_files  {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}]
catch { config_ip_cache -export [get_ips -all RGB_LED_Task_0] }
export_ip_user_files -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}]
launch_runs -jobs 4 RGB_LED_Task_0_synth_1
export_simulation -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}] -directory {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files} -ipstatic_source_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/modelsim} {questa=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/questa} {riviera=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/riviera} {activehdl=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  {d:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP d:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP d:/IP_Core/HDMI-IP/IP/RGB2DVI_IP d:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP d:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP d:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP d:/FPGA/SEA-Tutorial/FPGA_IP/LED-IP D:/FPGA/SEA-Tutorial/FPGA_IP/Frequency-Divider-IP} [current_project]
update_ip_catalog
create_ip -name Clk_Division -vendor xilinx.com -library user -version 1.0 -module_name Clk_Division_0 -dir {d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip}
generate_target {instantiation_template} [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}]
generate_target all [get_files  {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}]
catch { config_ip_cache -export [get_ips -all Clk_Division_0] }
export_ip_user_files -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}]
launch_runs -jobs 4 Clk_Division_0_synth_1
export_simulation -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}] -directory {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files} -ipstatic_source_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/modelsim} {questa=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/questa} {riviera=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/riviera} {activehdl=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
export_ip_user_files -of_objects  [get_files C:/Users/wangdachui/Lab_3/Lab_3.srcs/sources_1/new/Lab_3_2.v] -no_script -reset -force -quiet
remove_files  C:/Users/wangdachui/Lab_3/Lab_3.srcs/sources_1/new/Lab_3_2.v
export_ip_user_files -of_objects  [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset Clk_Division_0 {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}
export_ip_user_files -of_objects  [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset RGB_LED_Task_0 {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{D:/FPGA project/LED_Demo/RGB_LED_Demo/RGB_LED_Demo.srcs/sources_1/new/clk_division.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA project/LED_Demo/RGB_LED_Demo/RGB_LED_Demo.srcs/sources_1/new/clk_division.v}}
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
