Analysis & Synthesis report for main
Sat Sep 09 09:21:14 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Sep 09 09:21:14 2023               ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; main                                            ;
; Top-level Entity Name       ; main                                            ;
; Family                      ; MAX7000S                                        ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-10 ;               ;
; Top-level entity name                                                      ; main            ; main          ;
; Family name                                                                ; MAX7000S        ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+
; Slick-VHDL-DMA.vhdl              ; yes             ; User VHDL File  ; C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Sep 09 09:21:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Slick-VHDL-DMA -c main
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 16 design units, including 8 entities, in source file slick-vhdl-dma.vhdl
    Info (12022): Found design unit 1: n74688-Behavioral
    Info (12022): Found design unit 2: DEMUX_GATE_2-Behavioral
    Info (12022): Found design unit 3: n74139-Behavioral
    Info (12022): Found design unit 4: MUX_GATE_BUS_1-Behavioral
    Info (12022): Found design unit 5: n74157-Behavioral
    Info (12022): Found design unit 6: DIG_D_FF_AS_BUS-Behavioral
    Info (12022): Found design unit 7: n74175-Behavioral
    Info (12022): Found design unit 8: main-Behavioral
    Info (12023): Found entity 1: n74688
    Info (12023): Found entity 2: DEMUX_GATE_2
    Info (12023): Found entity 3: n74139
    Info (12023): Found entity 4: MUX_GATE_BUS_1
    Info (12023): Found entity 5: n74157
    Info (12023): Found entity 6: DIG_D_FF_AS_BUS
    Info (12023): Found entity 7: n74175
    Info (12023): Found entity 8: main
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "n74688" for hierarchy "n74688:gate0"
Info (12128): Elaborating entity "n74139" for hierarchy "n74139:gate2"
Info (12128): Elaborating entity "DEMUX_GATE_2" for hierarchy "n74139:gate2|DEMUX_GATE_2:gate0"
Info (12128): Elaborating entity "n74157" for hierarchy "n74157:gate3"
Info (12128): Elaborating entity "MUX_GATE_BUS_1" for hierarchy "n74157:gate3|MUX_GATE_BUS_1:gate0"
Info (12128): Elaborating entity "n74175" for hierarchy "n74175:gate4"
Info (12128): Elaborating entity "DIG_D_FF_AS_BUS" for hierarchy "n74175:gate4|DIG_D_FF_AS_BUS:gate0"
Error (10427): VHDL aggregate error at Slick-VHDL-DMA.vhdl(222): OTHERS choice used in aggregate for unconstrained record or array type is not supported File: C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl Line: 222
Error (10658): VHDL Operator error at Slick-VHDL-DMA.vhdl(222): failed to evaluate call to operator ""not"" File: C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl Line: 222
Error (10344): VHDL expression error at Slick-VHDL-DMA.vhdl(222): expression has 0 elements, but must have 4 elements File: C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl Line: 222
Error (12152): Can't elaborate user hierarchy "n74175:gate4|DIG_D_FF_AS_BUS:gate0" File: C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl Line: 271
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 354 megabytes
    Error: Processing ended: Sat Sep 09 09:21:14 2023
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:05


