

================================================================
== Vivado HLS Report for 'Conv2D'
================================================================
* Date:           Thu Oct 17 17:22:12 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------------------+-----+-------------------+---------+
    |         Latency         |         Interval        | Pipeline|
    | min |        max        | min |        max        |   Type  |
    +-----+-------------------+-----+-------------------+---------+
    |   20|  71252331726766096|   20|  71252331726766096|   none  |
    +-----+-------------------+-----+-------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-------------------+-----------------+-----------+-----------+-------------+----------+
        |                         |         Latency         |    Iteration    |  Initiation Interval  |     Trip    |          |
        |        Loop Name        | min |        max        |     Latency     |  achieved |   target  |    Count    | Pipelined|
        +-------------------------+-----+-------------------+-----------------+-----------+-----------+-------------+----------+
        |- Loop 1                 |    0|  71252331726766080| 8 ~ 17054498824 |          -|          -| 0 ~ 4177920 |    no    |
        | + Loop 1.1              |    0|        17054498816|   14 ~ 1040924  |          -|          -|  0 ~ 16384  |    no    |
        |  ++ Loop 1.1.1          |    0|            1040910|     2 ~ 4082    |          -|          -|   0 ~ 255   |    no    |
        |   +++ Loop 1.1.1.1      |    0|               4080|     2 ~ 272     |          -|          -|    0 ~ 15   |    no    |
        |    ++++ Loop 1.1.1.1.1  |    0|                270|      2 ~ 18     |          -|          -|    0 ~ 15   |    no    |
        +-------------------------+-----+-------------------+-----------------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      7|       -|      -|
|Expression       |        -|      0|       0|    641|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      5|    1529|   1932|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|    1599|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     12|    3128|   2665|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      5|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Conv2D_AXILiteS_s_axi_U  |Conv2D_AXILiteS_s_axi  |        0|      0|  282|  400|
    |Conv2D_fadd_32ns_bkb_U1  |Conv2D_fadd_32ns_bkb   |        0|      2|  227|  404|
    |Conv2D_fmul_32ns_cud_U2  |Conv2D_fmul_32ns_cud   |        0|      3|  128|  320|
    |Conv2D_gmem_m_axi_U      |Conv2D_gmem_m_axi      |        2|      0|  512|  580|
    |Conv2D_sdiv_15s_5dEe_U3  |Conv2D_sdiv_15s_5dEe   |        0|      0|  190|  114|
    |Conv2D_sdiv_15s_5dEe_U4  |Conv2D_sdiv_15s_5dEe   |        0|      0|  190|  114|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        2|      5| 1529| 1932|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Conv2D_mac_mul_sug8j_U7   |Conv2D_mac_mul_sug8j  | i0 * i1 - i2 |
    |Conv2D_mac_muladdfYi_U6   |Conv2D_mac_muladdfYi  | i0 * i1 + i2 |
    |Conv2D_mac_muladdjbC_U10  |Conv2D_mac_muladdjbC  | i0 + i1 * i2 |
    |Conv2D_mac_muladdkbM_U11  |Conv2D_mac_muladdkbM  | i0 * i1 + i2 |
    |Conv2D_mul_mul_16eOg_U5   |Conv2D_mul_mul_16eOg  |    i0 * i1   |
    |Conv2D_mul_mul_16hbi_U8   |Conv2D_mul_mul_16hbi  |    i0 * i1   |
    |Conv2D_mul_mul_20ibs_U9   |Conv2D_mul_mul_20ibs  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ret_V_4_mid2_fu_763_p2           |     *    |      0|  0|  12|           4|          20|
    |ret_V_4_mid2_v_v_fu_734_p2       |     *    |      0|  0|   6|           4|          16|
    |ret_V_4_mid2_v_v_v_v_fu_705_p2   |     *    |      0|  0|  41|           8|           8|
    |biases6_sum_fu_726_p2            |     +    |      0|  0|  31|          31|          31|
    |i_op_assign_7_op_fu_806_p2       |     +    |      0|  0|  15|          15|           1|
    |ic_fu_834_p2                     |     +    |      0|  0|   8|           8|           1|
    |ih_fu_871_p2                     |     +    |      0|  0|  19|          19|          19|
    |in_data2_sum_fu_965_p2           |     +    |      0|  0|  33|          33|          33|
    |indvar_flatten_next_fu_673_p2    |     +    |      0|  0|  24|          24|           1|
    |iw_fu_917_p2                     |     +    |      0|  0|  19|          19|          19|
    |kh_fu_865_p2                     |     +    |      0|  0|   6|           4|           1|
    |kw_fu_911_p2                     |     +    |      0|  0|   6|           4|           1|
    |next_mul1_fu_781_p2              |     +    |      0|  0|  18|          18|          18|
    |next_mul2_fu_819_p2              |     +    |      0|  0|  12|          12|          12|
    |next_mul3_fu_824_p2              |     +    |      0|  0|  20|          20|          20|
    |next_mul_fu_851_p2               |     +    |      0|  0|   8|           8|           8|
    |oc_fu_679_p2                     |     +    |      0|  0|   8|           8|           1|
    |out_data8_sum_fu_745_p2          |     +    |      0|  0|  33|          33|          33|
    |output_height_fu_596_p2          |     +    |      0|  0|  16|          16|           1|
    |output_width_fu_583_p2           |     +    |      0|  0|  16|          16|           1|
    |ow_fu_795_p2                     |     +    |      0|  0|  15|          15|           1|
    |ret_V_13_fu_984_p2               |     +    |      0|  0|  24|          24|          24|
    |ret_V_2_tr_fu_518_p2             |     +    |      0|  0|  14|          14|          14|
    |ret_V_4_fu_897_p2                |     +    |      0|  0|  24|          24|          24|
    |ret_V_5_tr_fu_552_p2             |     +    |      0|  0|  14|          14|          14|
    |ret_V_9_fu_960_p2                |     +    |      0|  0|  33|          33|          33|
    |weights4_sum_fu_993_p2           |     +    |      0|  0|  31|          31|          31|
    |ret_V_2_fu_542_p2                |     -    |      0|  0|  13|          13|          13|
    |ret_V_fu_496_p2                  |     -    |      0|  0|  13|          13|          13|
    |tmp_13_fu_801_p2                 |     -    |      0|  0|  19|          19|          19|
    |ap_block_state25_io              |    and   |      0|  0|   1|           1|           1|
    |or_cond5_fu_951_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_945_p2                   |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_860_p2              |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_829_p2              |   icmp   |      0|  0|   4|           8|           8|
    |exitcond_flatten_fu_668_p2       |   icmp   |      0|  0|   9|          24|          24|
    |exitcond_fu_906_p2               |   icmp   |      0|  0|   2|           4|           4|
    |tmp_16_fu_884_p2                 |   icmp   |      0|  0|   8|          19|          19|
    |tmp_18_fu_940_p2                 |   icmp   |      0|  0|   8|          19|          19|
    |tmp_5_fu_663_p2                  |   icmp   |      0|  0|   7|          16|          16|
    |tmp_8_fu_790_p2                  |   icmp   |      0|  0|   7|          16|          16|
    |i_op_assign_7_cast1_s_fu_710_p3  |  select  |      0|  0|  15|           1|          15|
    |oh_fu_812_p3                     |  select  |      0|  0|  15|           1|          15|
    |tmp_3_mid2_v_fu_685_p3           |  select  |      0|  0|   8|           1|           8|
    |rev_fu_934_p2                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 641|         621|         584|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  11|         61|    1|         61|
    |ap_phi_mux_sum_2_be_phi_fu_427_p6  |   3|          2|   32|         64|
    |ap_sig_ioackin_gmem_ARREADY        |   3|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY        |   3|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY         |   3|          2|    1|          2|
    |gmem_ARADDR                        |   3|          4|   32|        128|
    |gmem_blk_n_AR                      |   3|          2|    1|          2|
    |gmem_blk_n_AW                      |   3|          2|    1|          2|
    |gmem_blk_n_B                       |   3|          2|    1|          2|
    |gmem_blk_n_R                       |   3|          2|    1|          2|
    |gmem_blk_n_W                       |   3|          2|    1|          2|
    |grp_fu_438_p0                      |   3|          3|   32|         96|
    |grp_fu_438_p1                      |   3|          3|   32|         96|
    |i_op_assign_4_reg_276              |   3|          2|    8|         16|
    |i_op_assign_5_reg_378              |   3|          2|    4|          8|
    |i_op_assign_6_reg_412              |   3|          2|    4|          8|
    |i_op_assign_7_reg_287              |   3|          2|   15|         30|
    |i_op_assign_8_reg_299              |   3|          2|   15|         30|
    |i_op_assign_reg_333                |   3|          2|    8|         16|
    |indvar_flatten_reg_265             |   3|          2|   24|         48|
    |phi_mul1_reg_310                   |   3|          2|   18|         36|
    |ret_V_10_reg_355                   |   3|          2|   12|         24|
    |ret_V_12_reg_389                   |   3|          2|    8|         16|
    |ret_V_5_reg_344                    |   3|          2|   20|         40|
    |sum_1_reg_366                      |   3|          2|   32|         64|
    |sum_2_be_reg_423                   |   3|          2|   32|         64|
    |sum_2_reg_400                      |   3|          2|   32|         64|
    |sum_reg_321                        |   3|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  92|        119|  401|        989|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  60|   0|   60|          0|
    |ap_reg_ioackin_gmem_ARREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY     |   1|   0|    1|          0|
    |biases6_sum_reg_1297           |  31|   0|   31|          0|
    |bound_reg_1259                 |  24|   0|   24|          0|
    |gmem_addr_1_read_reg_1456      |  32|   0|   32|          0|
    |gmem_addr_1_reg_1318           |  31|   0|   32|          1|
    |gmem_addr_2_read_reg_1436      |  32|   0|   32|          0|
    |gmem_addr_2_reg_1419           |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1441      |  32|   0|   32|          0|
    |gmem_addr_reg_1307             |  32|   0|   32|          0|
    |i_op_assign_4_reg_276          |   8|   0|    8|          0|
    |i_op_assign_5_reg_378          |   4|   0|    4|          0|
    |i_op_assign_6_reg_412          |   4|   0|    4|          0|
    |i_op_assign_7_reg_287          |  15|   0|   15|          0|
    |i_op_assign_8_reg_299          |  15|   0|   15|          0|
    |i_op_assign_reg_333            |   8|   0|    8|          0|
    |ic_reg_1360                    |   8|   0|    8|          0|
    |in_channel_V_read_reg_1091     |   8|   0|    8|          0|
    |indvar_flatten_next_reg_1272   |  24|   0|   24|          0|
    |indvar_flatten_reg_265         |  24|   0|   24|          0|
    |input_height_V_read_reg_1051   |  12|   0|   12|          0|
    |input_width_V_read_reg_1057    |  12|   0|   12|          0|
    |kernel_size_V_read_reg_1075    |   4|   0|    4|          0|
    |kh_reg_1383                    |   4|   0|    4|          0|
    |kw_reg_1410                    |   4|   0|    4|          0|
    |lhs_V_7_cast_reg_1365          |  32|   0|   33|          1|
    |next_mul1_reg_1324             |  18|   0|   18|          0|
    |next_mul2_reg_1347             |  12|   0|   12|          0|
    |next_mul3_reg_1352             |  20|   0|   20|          0|
    |next_mul_reg_1375              |   8|   0|    8|          0|
    |oh_reg_1342                    |  15|   0|   15|          0|
    |or_cond5_reg_1415              |   1|   0|    1|          0|
    |out_channel_V_read_reg_1086    |   8|   0|    8|          0|
    |output_height_cast_c_reg_1178  |  23|   0|   23|          0|
    |output_height_reg_1173         |  16|   0|   16|          0|
    |output_width_cast_reg_1168     |  32|   0|   32|          0|
    |output_width_reg_1163          |  16|   0|   16|          0|
    |ow_reg_1332                    |  15|   0|   15|          0|
    |padding_V_read_reg_1064        |   4|   0|    4|          0|
    |phi_mul1_reg_310               |  18|   0|   18|          0|
    |ret_V_10_reg_355               |  12|   0|   12|          0|
    |ret_V_11_reg_1370              |  24|   0|   24|          0|
    |ret_V_12_reg_389               |   8|   0|    8|          0|
    |ret_V_3_reg_1397               |  33|   0|   33|          0|
    |ret_V_4_mid2_reg_1313          |  24|   0|   24|          0|
    |ret_V_4_mid2_v_v_reg_1302      |  20|   0|   20|          0|
    |ret_V_4_mid2_v_v_v_v_reg_1282  |  16|   0|   16|          0|
    |ret_V_4_reg_1402               |  24|   0|   24|          0|
    |ret_V_5_reg_344                |  20|   0|   20|          0|
    |rhs_V_10_cast_reg_1249         |   4|   0|   16|         12|
    |rhs_V_13_cast_reg_1234         |   4|   0|   24|         20|
    |rhs_V_2_cast1_reg_1239         |   4|   0|    8|          4|
    |rhs_V_2_cast_reg_1244          |   4|   0|   12|          8|
    |rhs_V_3_cast_reg_1209          |  12|   0|   20|          8|
    |rhs_V_4_cast_reg_1214          |  12|   0|   32|         20|
    |rhs_V_5_cast_cast_reg_1219     |  12|   0|   31|         19|
    |rhs_V_8_cast_reg_1224          |   8|   0|   16|          8|
    |rhs_V_9_cast_reg_1229          |   4|   0|   20|         16|
    |stride_V_read_reg_1069         |   4|   0|    4|          0|
    |sum_1_reg_366                  |  32|   0|   32|          0|
    |sum_2_be_reg_423               |  32|   0|   32|          0|
    |sum_2_reg_400                  |  32|   0|   32|          0|
    |sum_3_reg_1451                 |  32|   0|   32|          0|
    |sum_reg_321                    |  32|   0|   32|          0|
    |tmp_11_reg_1292                |  19|   0|   19|          0|
    |tmp_12_cast_cast_reg_1188      |   4|   0|   18|         14|
    |tmp_12_cast_reg_1183           |   4|   0|   19|         15|
    |tmp_12_reg_1254                |  16|   0|   32|         16|
    |tmp_13_reg_1337                |  19|   0|   19|          0|
    |tmp_14_cast_reg_1193           |   4|   0|   19|         15|
    |tmp_15_reg_1388                |   1|   0|    1|          0|
    |tmp_16_reg_1392                |   1|   0|    1|          0|
    |tmp_18_cast_reg_1199           |  12|   0|   19|          7|
    |tmp_19_cast_reg_1204           |  12|   0|   19|          7|
    |tmp_19_reg_1446                |  32|   0|   32|          0|
    |tmp_1_reg_1133                 |  15|   0|   15|          0|
    |tmp_2_reg_1138                 |  15|   0|   15|          0|
    |tmp_3_cast_reg_1148            |  30|   0|   31|          1|
    |tmp_3_mid2_v_reg_1277          |   8|   0|    8|          0|
    |tmp_3_reg_1102                 |  30|   0|   30|          0|
    |tmp_4_cast_reg_1153            |  30|   0|   31|          1|
    |tmp_4_reg_1107                 |  30|   0|   30|          0|
    |tmp_5_reg_1264                 |   1|   0|    1|          0|
    |tmp_6_reg_1287                 |  23|   0|   23|          0|
    |tmp_9_cast1_reg_1158           |  30|   0|   33|          3|
    |tmp_9_reg_1112                 |  30|   0|   30|          0|
    |tmp_cast1_reg_1143             |  30|   0|   33|          3|
    |tmp_reg_1097                   |  30|   0|   30|          0|
    |tmp_s_reg_1461                 |  32|   0|   32|          0|
    |weights4_sum_reg_1425          |  31|   0|   31|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1599|   0| 1798|        199|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    Conv2D    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    Conv2D    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    Conv2D    | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

