<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_82_p2" SOURCE="src/spmm_device_fpga.cpp:20" VARIABLE="icmp_ln20" MODULE="load_A_Pipeline_VITIS_LOOP_20_1" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_88_p2" SOURCE="src/spmm_device_fpga.cpp:20" VARIABLE="add_ln20" MODULE="load_A_Pipeline_VITIS_LOOP_20_1" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_547_p2" SOURCE="src/spmm_device_fpga.cpp:33" VARIABLE="icmp_ln33" MODULE="load_stream_to_buffer" LOOP="read_data_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_553_p2" SOURCE="src/spmm_device_fpga.cpp:33" VARIABLE="add_ln33" MODULE="load_stream_to_buffer" LOOP="read_data_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_641_p2" SOURCE="/opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="load_stream_to_buffer" LOOP="read_data_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_647_p3" SOURCE="src/spmm_device_fpga.cpp:37" VARIABLE="select_ln37" MODULE="load_stream_to_buffer" LOOP="read_data_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_258_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="icmp_ln49" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1" LOOP="VITIS_LOOP_49_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_264_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="add_ln49" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1" LOOP="VITIS_LOOP_49_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_63_p2" SOURCE="src/spmm_device_fpga.cpp:56" VARIABLE="i" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3" LOOP="VITIS_LOOP_56_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_69_p2" SOURCE="src/spmm_device_fpga.cpp:56" VARIABLE="icmp_ln56" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3" LOOP="VITIS_LOOP_56_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln64_fu_282_p2" SOURCE="src/spmm_device_fpga.cpp:64" VARIABLE="icmp_ln64" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4" LOOP="VITIS_LOOP_64_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_288_p2" SOURCE="src/spmm_device_fpga.cpp:64" VARIABLE="add_ln64" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4" LOOP="VITIS_LOOP_64_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op uitofp" ID="" IMPL="auto" LATENCY="3" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U77" SOURCE="src/spmm_device_fpga.cpp:66" VARIABLE="conv" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4" LOOP="VITIS_LOOP_64_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_302_p2" SOURCE="src/spmm_device_fpga.cpp:66" VARIABLE="add_ln66" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4" LOOP="VITIS_LOOP_64_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_318_p2" SOURCE="src/spmm_device_fpga.cpp:66" VARIABLE="add_ln66_1" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4" LOOP="VITIS_LOOP_64_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp285_fu_484_p2" SOURCE="" VARIABLE="cmp285" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="map_buf_3_load_cast_cast_fu_502_p3" SOURCE="" VARIABLE="map_buf_3_load_cast_cast" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="map_buf_7_load_cast_cast_fu_526_p3" SOURCE="" VARIABLE="map_buf_7_load_cast_cast" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_39_fu_578_p3" SOURCE="" VARIABLE="empty_39" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_fu_604_p2" SOURCE="src/spmm_device_fpga.cpp:53" VARIABLE="icmp_ln53" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_31_1_1_U92" SOURCE="src/spmm_device_fpga.cpp:55" VARIABLE="x_col_V" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_632_p2" SOURCE="src/spmm_device_fpga.cpp:56" VARIABLE="icmp_ln56" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp_i_fu_638_p2" SOURCE="src/spmm_device_fpga.cpp:55" VARIABLE="cmp_i" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_32_1_1_U93" SOURCE="src/spmm_device_fpga.cpp:59" VARIABLE="tmp" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_32_1_1_U94" SOURCE="src/spmm_device_fpga.cpp:63" VARIABLE="tmp_1" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_703_p2" SOURCE="src/spmm_device_fpga.cpp:63" VARIABLE="icmp_ln63" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U96" SOURCE="src/spmm_device_fpga.cpp:63" VARIABLE="mul" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_62_2_1_U95" SOURCE="src/spmm_device_fpga.cpp:64" VARIABLE="mul_ln64" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_724_p2" SOURCE="src/spmm_device_fpga.cpp:64" VARIABLE="add_ln64" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_761_p2" SOURCE="src/spmm_device_fpga.cpp:53" VARIABLE="i_4" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_53_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op uitofp" ID="" IMPL="auto" LATENCY="3" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U145" SOURCE="/opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" VARIABLE="conv_i" MODULE="pe_kernel_0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_fu_400_p2" SOURCE="src/spmm_device_fpga.cpp:80" VARIABLE="icmp_ln80" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_405_p2" SOURCE="src/spmm_device_fpga.cpp:80" VARIABLE="add_ln80" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_423_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="add_ln82" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_450_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="add_ln82_2" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_83_32_1_1_U146" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="i_op_assign" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U144" SOURCE="/opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" VARIABLE="mul_i" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_455_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="add_ln82_1" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_3_fu_470_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="add_ln82_3" MODULE="pe_kernel_0" LOOP="VITIS_LOOP_80_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln110_fu_752_p2" SOURCE="src/spmm_device_fpga.cpp:110" VARIABLE="sub_ln110" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln110_1_fu_771_p2" SOURCE="src/spmm_device_fpga.cpp:110" VARIABLE="sub_ln110_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="half_fu_780_p3" SOURCE="src/spmm_device_fpga.cpp:110" VARIABLE="half" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_fu_795_p2" SOURCE="src/spmm_device_fpga.cpp:110" VARIABLE="sub" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U181" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_799_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_fu_811_p3" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="select_ln118" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln118_fu_819_p2" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="and_ln118" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_832_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_32s_32_2_1_U169" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_2_fu_857_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_2" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln118_fu_870_p2" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="sub_ln118" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_1_fu_875_p3" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="select_ln118_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_3_fu_891_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_3" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_32s_32_2_1_U170" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_2" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_4_fu_916_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_4" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_32s_32_2_1_U171" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_3" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_5_fu_941_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_5" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_32s_32_2_1_U172" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_4" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_6_fu_970_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_6" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln118_1_fu_983_p2" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="sub_ln118_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_2_fu_988_p3" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="select_ln118_2" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_7_fu_1004_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_7" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U173" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_5" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_8_fu_1029_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_8" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U174" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_6" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_9_fu_1054_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_9" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U175" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_7" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_10_fu_1079_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_10" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U176" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_8" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_11_fu_1104_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_11" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U177" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_9" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_12_fu_1133_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_12" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U178" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_10" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_13_fu_1162_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_13" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U179" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_11" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_14_fu_1191_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_14" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_2_1_U180" SOURCE="src/spmm_device_fpga.cpp:118" VARIABLE="mul_ln118_12" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_15_fu_1216_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119_15" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_stream_fifo_U" SOURCE="src/spmm_device_fpga.cpp:153" VARIABLE="A_stream" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_1_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_2_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_3_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_4_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_5_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_6_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf0_7_U" SOURCE="src/spmm_device_fpga.cpp:165" VARIABLE="Dense_Buf0_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_1_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_2_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_3_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_4_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_5_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_6_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dense_Buf1_7_U" SOURCE="src/spmm_device_fpga.cpp:166" VARIABLE="Dense_Buf1_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_0_U" SOURCE="" VARIABLE="Out_Buf0_0" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_1_U" SOURCE="" VARIABLE="Out_Buf0_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_2_U" SOURCE="" VARIABLE="Out_Buf0_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_3_U" SOURCE="" VARIABLE="Out_Buf0_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_4_U" SOURCE="" VARIABLE="Out_Buf0_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_5_U" SOURCE="" VARIABLE="Out_Buf0_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_6_U" SOURCE="" VARIABLE="Out_Buf0_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf0_7_U" SOURCE="" VARIABLE="Out_Buf0_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_0_U" SOURCE="" VARIABLE="Out_Buf1_0" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_1_U" SOURCE="" VARIABLE="Out_Buf1_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_2_U" SOURCE="" VARIABLE="Out_Buf1_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_3_U" SOURCE="" VARIABLE="Out_Buf1_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_4_U" SOURCE="" VARIABLE="Out_Buf1_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_5_U" SOURCE="" VARIABLE="Out_Buf1_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_6_U" SOURCE="" VARIABLE="Out_Buf1_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Out_Buf1_7_U" SOURCE="" VARIABLE="Out_Buf1_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_979_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="add_ln181" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln181_fu_992_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="sub_ln181" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln181_1_fu_1011_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="sub_ln181_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="total_batches_fu_1031_p3" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="total_batches" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln183_fu_1046_p2" SOURCE="src/spmm_device_fpga.cpp:183" VARIABLE="icmp_ln183" MODULE="spmm_hls" LOOP="VITIS_LOOP_183_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_1051_p2" SOURCE="src/spmm_device_fpga.cpp:183" VARIABLE="add_ln183" MODULE="spmm_hls" LOOP="VITIS_LOOP_183_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_1073_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="add_ln195" MODULE="spmm_hls" LOOP="VITIS_LOOP_183_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_r_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control_r" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
