--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X25Y83.COUT  SLICE_X25Y84.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X23Y85.COUT  SLICE_X23Y86.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X21Y84.COUT  SLICE_X21Y85.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X13Y85.COUT  SLICE_X13Y86.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X17Y80.COUT  SLICE_X17Y81.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X15Y83.COUT  SLICE_X15Y84.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X19Y84.COUT  SLICE_X19Y85.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421146 paths analyzed, 5965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.233ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X18Y82.F2), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.514ns (Levels of Logic = 27)
  Clock Path Skew:      -0.026ns (0.014 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X22Y84.G4      net (fanout=11)       1.196   ethernet/mpr/anti_loop
    SLICE_X22Y84.Y       Tilo                  0.660   ethernet/mpr/ipp2_anti_loop_AND_334_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_334_o1
    SLICE_X23Y82.BX      net (fanout=1)        0.628   ethernet/mpr/ipp2_anti_loop_AND_334_o
    SLICE_X23Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X23Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X23Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X23Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X23Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X21Y85.G4      net (fanout=1)        0.545   ethernet/mpr/ipsum2r(9)
    SLICE_X21Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X21Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X21Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X21Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X17Y85.G4      net (fanout=1)        0.930   ethernet/mpr/ipp5
    SLICE_X17Y85.Y       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_336_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X21Y81.BX      net (fanout=1)        0.844   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X21Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X21Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X21Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X21Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X21Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X19Y85.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum5r(9)
    SLICE_X19Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X19Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X19Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X18Y82.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r(9)
    SLICE_X18Y82.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9373_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.514ns (10.837ns logic, 6.677ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.459ns (Levels of Logic = 27)
  Clock Path Skew:      -0.026ns (0.014 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X14Y87.G1      net (fanout=11)       2.004   ethernet/mpr/anti_loop
    SLICE_X14Y87.Y       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_335_o1
    SLICE_X13Y82.BX      net (fanout=1)        0.593   ethernet/mpr/ipp3_anti_loop_AND_335_o
    SLICE_X13Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X13Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X13Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X13Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X13Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X15Y84.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum3r(9)
    SLICE_X15Y84.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X15Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X15Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X15Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X15Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X14Y87.F4      net (fanout=1)        0.451   ethernet/mpr/ipp6
    SLICE_X14Y87.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_338_o1
    SLICE_X15Y80.BX      net (fanout=1)        0.569   ethernet/mpr/ipp6_anti_loop_AND_338_o
    SLICE_X15Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X15Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X15Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X15Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X15Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X19Y85.G1      net (fanout=1)        0.423   ethernet/mpr/ipsum6r(9)
    SLICE_X19Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X19Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X19Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X18Y82.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r(9)
    SLICE_X18Y82.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9373_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.459ns (10.885ns logic, 6.574ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.416ns (Levels of Logic = 27)
  Clock Path Skew:      -0.026ns (0.014 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X22Y84.G4      net (fanout=11)       1.196   ethernet/mpr/anti_loop
    SLICE_X22Y84.Y       Tilo                  0.660   ethernet/mpr/ipp2_anti_loop_AND_334_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_334_o1
    SLICE_X23Y82.BX      net (fanout=1)        0.628   ethernet/mpr/ipp2_anti_loop_AND_334_o
    SLICE_X23Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X23Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X23Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X23Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X23Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X21Y85.G4      net (fanout=1)        0.545   ethernet/mpr/ipsum2r(9)
    SLICE_X21Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X21Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X21Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X21Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X17Y85.G4      net (fanout=1)        0.930   ethernet/mpr/ipp5
    SLICE_X17Y85.Y       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_336_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X21Y81.BX      net (fanout=1)        0.844   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X21Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X21Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X21Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X21Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X21Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X19Y85.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum5r(9)
    SLICE_X19Y85.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X19Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X19Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X18Y82.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r(9)
    SLICE_X18Y82.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9373_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.416ns (10.739ns logic, 6.677ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X18Y84.F3), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.267ns (Levels of Logic = 25)
  Clock Path Skew:      -0.024ns (0.016 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X22Y84.G4      net (fanout=11)       1.196   ethernet/mpr/anti_loop
    SLICE_X22Y84.Y       Tilo                  0.660   ethernet/mpr/ipp2_anti_loop_AND_334_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_334_o1
    SLICE_X23Y82.BX      net (fanout=1)        0.628   ethernet/mpr/ipp2_anti_loop_AND_334_o
    SLICE_X23Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X23Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X23Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X23Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X23Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X21Y85.G4      net (fanout=1)        0.545   ethernet/mpr/ipsum2r(9)
    SLICE_X21Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X21Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X21Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X21Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X17Y85.G4      net (fanout=1)        0.930   ethernet/mpr/ipp5
    SLICE_X17Y85.Y       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_336_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X21Y81.BX      net (fanout=1)        0.844   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X21Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X21Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X21Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X21Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X21Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X19Y85.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum5r(9)
    SLICE_X19Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X18Y84.F3      net (fanout=1)        0.273   ethernet/mpr/ipsum7r(5)
    SLICE_X18Y84.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9361_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.267ns (10.631ns logic, 6.636ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.212ns (Levels of Logic = 25)
  Clock Path Skew:      -0.024ns (0.016 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X14Y87.G1      net (fanout=11)       2.004   ethernet/mpr/anti_loop
    SLICE_X14Y87.Y       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_335_o1
    SLICE_X13Y82.BX      net (fanout=1)        0.593   ethernet/mpr/ipp3_anti_loop_AND_335_o
    SLICE_X13Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X13Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X13Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X13Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X13Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X15Y84.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum3r(9)
    SLICE_X15Y84.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X15Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X15Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X15Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X15Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X14Y87.F4      net (fanout=1)        0.451   ethernet/mpr/ipp6
    SLICE_X14Y87.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_338_o1
    SLICE_X15Y80.BX      net (fanout=1)        0.569   ethernet/mpr/ipp6_anti_loop_AND_338_o
    SLICE_X15Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X15Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X15Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X15Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X15Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X19Y85.G1      net (fanout=1)        0.423   ethernet/mpr/ipsum6r(9)
    SLICE_X19Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X18Y84.F3      net (fanout=1)        0.273   ethernet/mpr/ipsum7r(5)
    SLICE_X18Y84.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9361_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.212ns (10.679ns logic, 6.533ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.169ns (Levels of Logic = 25)
  Clock Path Skew:      -0.024ns (0.016 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X22Y84.G4      net (fanout=11)       1.196   ethernet/mpr/anti_loop
    SLICE_X22Y84.Y       Tilo                  0.660   ethernet/mpr/ipp2_anti_loop_AND_334_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_334_o1
    SLICE_X23Y82.BX      net (fanout=1)        0.628   ethernet/mpr/ipp2_anti_loop_AND_334_o
    SLICE_X23Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X23Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X23Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X23Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X23Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X21Y85.G4      net (fanout=1)        0.545   ethernet/mpr/ipsum2r(9)
    SLICE_X21Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X21Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X21Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X21Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X17Y85.G4      net (fanout=1)        0.930   ethernet/mpr/ipp5
    SLICE_X17Y85.Y       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_336_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X21Y81.BX      net (fanout=1)        0.844   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X21Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X21Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X21Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X21Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X21Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X19Y85.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum5r(9)
    SLICE_X19Y85.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X18Y84.F3      net (fanout=1)        0.273   ethernet/mpr/ipsum7r(5)
    SLICE_X18Y84.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9361_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.169ns (10.533ns logic, 6.636ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_0 (SLICE_X18Y82.G4), 45498 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_0 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.171ns (Levels of Logic = 27)
  Clock Path Skew:      -0.026ns (0.014 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X22Y84.G4      net (fanout=11)       1.196   ethernet/mpr/anti_loop
    SLICE_X22Y84.Y       Tilo                  0.660   ethernet/mpr/ipp2_anti_loop_AND_334_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_334_o1
    SLICE_X23Y82.BX      net (fanout=1)        0.628   ethernet/mpr/ipp2_anti_loop_AND_334_o
    SLICE_X23Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X23Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X23Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X23Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X23Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X21Y85.G4      net (fanout=1)        0.545   ethernet/mpr/ipsum2r(9)
    SLICE_X21Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X21Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X21Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X21Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X17Y85.G4      net (fanout=1)        0.930   ethernet/mpr/ipp5
    SLICE_X17Y85.Y       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_336_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X21Y81.BX      net (fanout=1)        0.844   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X21Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X21Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X21Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X21Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X21Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X19Y85.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum5r(9)
    SLICE_X19Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X19Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X19Y85.X       Tcinx                 0.402   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000e
    SLICE_X18Y82.G4      net (fanout=1)        0.325   ethernet/mpr/ipsum7r(8)
    SLICE_X18Y82.CLK     Tgck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][0]_ipsum7r[15]_MUX_9374_o11
                                                       ethernet/mpr/Shift(24)_0
    -------------------------------------------------  ---------------------------
    Total                                     17.171ns (10.483ns logic, 6.688ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_0 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.116ns (Levels of Logic = 27)
  Clock Path Skew:      -0.026ns (0.014 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X14Y87.G1      net (fanout=11)       2.004   ethernet/mpr/anti_loop
    SLICE_X14Y87.Y       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_335_o1
    SLICE_X13Y82.BX      net (fanout=1)        0.593   ethernet/mpr/ipp3_anti_loop_AND_335_o
    SLICE_X13Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X13Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X13Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X13Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X13Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X15Y84.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum3r(9)
    SLICE_X15Y84.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X15Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X15Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X15Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X15Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X14Y87.F4      net (fanout=1)        0.451   ethernet/mpr/ipp6
    SLICE_X14Y87.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_338_o1
    SLICE_X15Y80.BX      net (fanout=1)        0.569   ethernet/mpr/ipp6_anti_loop_AND_338_o
    SLICE_X15Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X15Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X15Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X15Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X15Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X19Y85.G1      net (fanout=1)        0.423   ethernet/mpr/ipsum6r(9)
    SLICE_X19Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X19Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X19Y85.X       Tcinx                 0.402   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000e
    SLICE_X18Y82.G4      net (fanout=1)        0.325   ethernet/mpr/ipsum7r(8)
    SLICE_X18Y82.CLK     Tgck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][0]_ipsum7r[15]_MUX_9374_o11
                                                       ethernet/mpr/Shift(24)_0
    -------------------------------------------------  ---------------------------
    Total                                     17.116ns (10.531ns logic, 6.585ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_0 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.073ns (Levels of Logic = 27)
  Clock Path Skew:      -0.026ns (0.014 - 0.040)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X22Y84.G4      net (fanout=11)       1.196   ethernet/mpr/anti_loop
    SLICE_X22Y84.Y       Tilo                  0.660   ethernet/mpr/ipp2_anti_loop_AND_334_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_334_o1
    SLICE_X23Y82.BX      net (fanout=1)        0.628   ethernet/mpr/ipp2_anti_loop_AND_334_o
    SLICE_X23Y82.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X23Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X23Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X23Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X23Y86.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X21Y85.G4      net (fanout=1)        0.545   ethernet/mpr/ipsum2r(9)
    SLICE_X21Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X21Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X21Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X21Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X17Y85.G4      net (fanout=1)        0.930   ethernet/mpr/ipp5
    SLICE_X17Y85.Y       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_336_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X21Y81.BX      net (fanout=1)        0.844   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X21Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X21Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X21Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X21Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X21Y85.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X19Y85.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum5r(9)
    SLICE_X19Y85.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X19Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X19Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X19Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X24Y86.F2      net (fanout=1)        0.740   ethernet/mpr/ipp7
    SLICE_X24Y86.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X19Y81.BX      net (fanout=1)        0.890   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X19Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X19Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X19Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X19Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X19Y85.X       Tcinx                 0.402   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000e
    SLICE_X18Y82.G4      net (fanout=1)        0.325   ethernet/mpr/ipsum7r(8)
    SLICE_X18Y82.CLK     Tgck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][0]_ipsum7r[15]_MUX_9374_o11
                                                       ethernet/mpr/Shift(24)_0
    -------------------------------------------------  ---------------------------
    Total                                     17.073ns (10.385ns logic, 6.688ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_141 (SLICE_X34Y74.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(18)_1 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_141 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(18)_1 to ethernet/aa/Mshreg_Shift_141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y76.YQ      Tcko                  0.409   ethernet/aa/Shift(18)_2
                                                       ethernet/aa/Shift(18)_1
    SLICE_X34Y74.BY      net (fanout=1)        0.308   ethernet/aa/Shift(18)_1
    SLICE_X34Y74.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_141
                                                       ethernet/aa/Mshreg_Shift_141
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.299ns logic, 0.308ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_16 (SLICE_X36Y77.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_0 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_0 to ethernet/aa/Mshreg_Shift_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_1
                                                       ethernet/aa/Shift(22)_0
    SLICE_X36Y77.BY      net (fanout=1)        0.330   ethernet/aa/Shift(22)_0
    SLICE_X36Y77.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_16
                                                       ethernet/aa/Mshreg_Shift_16
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.299ns logic, 0.330ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_12 (SLICE_X34Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_7 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.042 - 0.044)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_7 to ethernet/aa/Mshreg_Shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y54.XQ      Tcko                  0.411   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_7
    SLICE_X34Y57.BY      net (fanout=1)        0.329   ethernet/aa/Shift(22)_7
    SLICE_X34Y57.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.301ns logic, 0.329ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65964 paths analyzed, 2850 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.436ns.
--------------------------------------------------------------------------------

Paths for end point convolution_top/acc_chA_MIN_7 (SLICE_X48Y22.CE), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_0 (FF)
  Destination:          convolution_top/acc_chA_MIN_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 21)
  Clock Path Skew:      -0.002ns (0.048 - 0.050)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_0 to convolution_top/acc_chA_MIN_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   convolution_top/acc_chA(0)
                                                       convolution_top/acc_chA_0
    SLICE_X49Y19.F1      net (fanout=3)        1.190   convolution_top/acc_chA(0)
    SLICE_X49Y19.COUT    Topcyf                1.011   convolution_top/Mcompar__n0408_cy(1)
                                                       convolution_top/Mcompar__n0408_lut(0)
                                                       convolution_top/Mcompar__n0408_cy(0)
                                                       convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(3)
                                                       convolution_top/Mcompar__n0408_cy(2)
                                                       convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y22.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y22.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(7)
                                                       convolution_top/acc_chA_MIN_7
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (4.874ns logic, 5.560ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_0 (FF)
  Destination:          convolution_top/acc_chA_MIN_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.253ns (Levels of Logic = 21)
  Clock Path Skew:      -0.002ns (0.048 - 0.050)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_0 to convolution_top/acc_chA_MIN_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   convolution_top/acc_chA(0)
                                                       convolution_top/acc_chA_0
    SLICE_X49Y19.F1      net (fanout=3)        1.190   convolution_top/acc_chA(0)
    SLICE_X49Y19.COUT    Topcyf                0.830   convolution_top/Mcompar__n0408_cy(1)
                                                       convolution_top/Mcompar__n0408_cy(0)
                                                       convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(3)
                                                       convolution_top/Mcompar__n0408_cy(2)
                                                       convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y22.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y22.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(7)
                                                       convolution_top/acc_chA_MIN_7
    -------------------------------------------------  ---------------------------
    Total                                     10.253ns (4.693ns logic, 5.560ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_4 (FF)
  Destination:          convolution_top/acc_chA_MIN_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 19)
  Clock Path Skew:      -0.001ns (0.048 - 0.049)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_4 to convolution_top/acc_chA_MIN_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y24.XQ      Tcko                  0.514   convolution_top/acc_chA(4)
                                                       convolution_top/acc_chA_4
    SLICE_X49Y21.F1      net (fanout=3)        1.127   convolution_top/acc_chA(4)
    SLICE_X49Y21.COUT    Topcyf                1.011   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_lut(4)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y22.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y22.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(7)
                                                       convolution_top/acc_chA_MIN_7
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (4.668ns logic, 5.497ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/acc_chA_MIN_6 (SLICE_X48Y22.CE), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_0 (FF)
  Destination:          convolution_top/acc_chA_MIN_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 21)
  Clock Path Skew:      -0.002ns (0.048 - 0.050)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_0 to convolution_top/acc_chA_MIN_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   convolution_top/acc_chA(0)
                                                       convolution_top/acc_chA_0
    SLICE_X49Y19.F1      net (fanout=3)        1.190   convolution_top/acc_chA(0)
    SLICE_X49Y19.COUT    Topcyf                1.011   convolution_top/Mcompar__n0408_cy(1)
                                                       convolution_top/Mcompar__n0408_lut(0)
                                                       convolution_top/Mcompar__n0408_cy(0)
                                                       convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(3)
                                                       convolution_top/Mcompar__n0408_cy(2)
                                                       convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y22.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y22.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(7)
                                                       convolution_top/acc_chA_MIN_6
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (4.874ns logic, 5.560ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_0 (FF)
  Destination:          convolution_top/acc_chA_MIN_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.253ns (Levels of Logic = 21)
  Clock Path Skew:      -0.002ns (0.048 - 0.050)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_0 to convolution_top/acc_chA_MIN_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   convolution_top/acc_chA(0)
                                                       convolution_top/acc_chA_0
    SLICE_X49Y19.F1      net (fanout=3)        1.190   convolution_top/acc_chA(0)
    SLICE_X49Y19.COUT    Topcyf                0.830   convolution_top/Mcompar__n0408_cy(1)
                                                       convolution_top/Mcompar__n0408_cy(0)
                                                       convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(3)
                                                       convolution_top/Mcompar__n0408_cy(2)
                                                       convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y22.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y22.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(7)
                                                       convolution_top/acc_chA_MIN_6
    -------------------------------------------------  ---------------------------
    Total                                     10.253ns (4.693ns logic, 5.560ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_4 (FF)
  Destination:          convolution_top/acc_chA_MIN_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 19)
  Clock Path Skew:      -0.001ns (0.048 - 0.049)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_4 to convolution_top/acc_chA_MIN_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y24.XQ      Tcko                  0.514   convolution_top/acc_chA(4)
                                                       convolution_top/acc_chA_4
    SLICE_X49Y21.F1      net (fanout=3)        1.127   convolution_top/acc_chA(4)
    SLICE_X49Y21.COUT    Topcyf                1.011   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_lut(4)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y22.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y22.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(7)
                                                       convolution_top/acc_chA_MIN_6
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (4.668ns logic, 5.497ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/acc_chA_MIN_9 (SLICE_X48Y23.CE), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_0 (FF)
  Destination:          convolution_top/acc_chA_MIN_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 21)
  Clock Path Skew:      -0.002ns (0.048 - 0.050)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_0 to convolution_top/acc_chA_MIN_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   convolution_top/acc_chA(0)
                                                       convolution_top/acc_chA_0
    SLICE_X49Y19.F1      net (fanout=3)        1.190   convolution_top/acc_chA(0)
    SLICE_X49Y19.COUT    Topcyf                1.011   convolution_top/Mcompar__n0408_cy(1)
                                                       convolution_top/Mcompar__n0408_lut(0)
                                                       convolution_top/Mcompar__n0408_cy(0)
                                                       convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(3)
                                                       convolution_top/Mcompar__n0408_cy(2)
                                                       convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y23.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y23.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(9)
                                                       convolution_top/acc_chA_MIN_9
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (4.874ns logic, 5.560ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_0 (FF)
  Destination:          convolution_top/acc_chA_MIN_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.253ns (Levels of Logic = 21)
  Clock Path Skew:      -0.002ns (0.048 - 0.050)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_0 to convolution_top/acc_chA_MIN_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   convolution_top/acc_chA(0)
                                                       convolution_top/acc_chA_0
    SLICE_X49Y19.F1      net (fanout=3)        1.190   convolution_top/acc_chA(0)
    SLICE_X49Y19.COUT    Topcyf                0.830   convolution_top/Mcompar__n0408_cy(1)
                                                       convolution_top/Mcompar__n0408_cy(0)
                                                       convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(1)
    SLICE_X49Y20.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(3)
                                                       convolution_top/Mcompar__n0408_cy(2)
                                                       convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(3)
    SLICE_X49Y21.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y23.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y23.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(9)
                                                       convolution_top/acc_chA_MIN_9
    -------------------------------------------------  ---------------------------
    Total                                     10.253ns (4.693ns logic, 5.560ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/acc_chA_4 (FF)
  Destination:          convolution_top/acc_chA_MIN_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 19)
  Clock Path Skew:      -0.001ns (0.048 - 0.049)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/acc_chA_4 to convolution_top/acc_chA_MIN_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y24.XQ      Tcko                  0.514   convolution_top/acc_chA(4)
                                                       convolution_top/acc_chA_4
    SLICE_X49Y21.F1      net (fanout=3)        1.127   convolution_top/acc_chA(4)
    SLICE_X49Y21.COUT    Topcyf                1.011   convolution_top/Mcompar__n0408_cy(5)
                                                       convolution_top/Mcompar__n0408_lut(4)
                                                       convolution_top/Mcompar__n0408_cy(4)
                                                       convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(5)
    SLICE_X49Y22.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(7)
                                                       convolution_top/Mcompar__n0408_cy(6)
                                                       convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(7)
    SLICE_X49Y23.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(9)
                                                       convolution_top/Mcompar__n0408_cy(8)
                                                       convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(9)
    SLICE_X49Y24.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(11)
                                                       convolution_top/Mcompar__n0408_cy(10)
                                                       convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(11)
    SLICE_X49Y25.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(13)
                                                       convolution_top/Mcompar__n0408_cy(12)
                                                       convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(13)
    SLICE_X49Y26.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(15)
                                                       convolution_top/Mcompar__n0408_cy(14)
                                                       convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(15)
    SLICE_X49Y27.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(17)
                                                       convolution_top/Mcompar__n0408_cy(16)
                                                       convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(17)
    SLICE_X49Y28.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(19)
                                                       convolution_top/Mcompar__n0408_cy(18)
                                                       convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(19)
    SLICE_X49Y29.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(21)
                                                       convolution_top/Mcompar__n0408_cy(20)
                                                       convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(21)
    SLICE_X49Y30.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(23)
                                                       convolution_top/Mcompar__n0408_cy(22)
                                                       convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(23)
    SLICE_X49Y31.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(25)
                                                       convolution_top/Mcompar__n0408_cy(24)
                                                       convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(25)
    SLICE_X49Y32.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(27)
                                                       convolution_top/Mcompar__n0408_cy(26)
                                                       convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(27)
    SLICE_X49Y33.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(29)
                                                       convolution_top/Mcompar__n0408_cy(28)
                                                       convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(29)
    SLICE_X49Y34.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(31)
                                                       convolution_top/Mcompar__n0408_cy(30)
                                                       convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(31)
    SLICE_X49Y35.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(33)
                                                       convolution_top/Mcompar__n0408_cy(32)
                                                       convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(33)
    SLICE_X49Y36.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(35)
                                                       convolution_top/Mcompar__n0408_cy(34)
                                                       convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(35)
    SLICE_X49Y37.COUT    Tbyp                  0.103   convolution_top/Mcompar__n0408_cy(37)
                                                       convolution_top/Mcompar__n0408_cy(36)
                                                       convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.CIN     net (fanout=1)        0.000   convolution_top/Mcompar__n0408_cy(37)
    SLICE_X49Y38.XB      Tcinxb                0.352   convolution_top/acc_chA_MIN(38)
                                                       convolution_top/Mcompar__n0408_cy(38)
    SLICE_X38Y38.G2      net (fanout=2)        0.966   convolution_top/_n0408
    SLICE_X38Y38.Y       Tilo                  0.660   convolution_top/_n0448_inv
                                                       convolution_top/_n0413_inv1
    SLICE_X48Y23.CE      net (fanout=20)       3.404   convolution_top/_n0413_inv
    SLICE_X48Y23.CLK     Tceck                 0.483   convolution_top/acc_chA_MIN(9)
                                                       convolution_top/acc_chA_MIN_9
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (4.668ns logic, 5.497ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_022 (SLICE_X54Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_22 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_022 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.014 - 0.013)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_22 to convolution_top/Mshreg_DATA_REG_0_022
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.YQ      Tcko                  0.409   convolution_top/DATA_REG(0)_0(23)
                                                       convolution_top/DATA_REG(0)_0_22
    SLICE_X54Y49.BY      net (fanout=3)        0.309   convolution_top/DATA_REG(0)_0(22)
    SLICE_X54Y49.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_022
                                                       convolution_top/Mshreg_DATA_REG_0_022
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.299ns logic, 0.309ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_013 (SLICE_X34Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_13 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_013 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.014 - 0.015)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_13 to convolution_top/Mshreg_DATA_REG_0_013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y42.XQ      Tcko                  0.411   convolution_top/DATA_REG(0)_0(13)
                                                       convolution_top/DATA_REG(0)_0_13
    SLICE_X34Y40.BY      net (fanout=3)        0.309   convolution_top/DATA_REG(0)_0(13)
    SLICE_X34Y40.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_013
                                                       convolution_top/Mshreg_DATA_REG_0_013
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.301ns logic, 0.309ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_0113 (SLICE_X54Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_2513 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_0113 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.004 - 0.007)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_2513 to convolution_top/Mshreg_DATA_REG_0_0113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.XQ      Tcko                  0.411   convolution_top/DATA_REG(0)_0(2513)
                                                       convolution_top/DATA_REG(0)_0_2513
    SLICE_X54Y80.BY      net (fanout=2)        0.309   convolution_top/DATA_REG(0)_0(2513)
    SLICE_X54Y80.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_0113
                                                       convolution_top/Mshreg_DATA_REG_0_0113
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.301ns logic, 0.309ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLK90_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   duty cycle corrected to 40 nS  HIGH 20 
nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.872ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/cnt_reg_4 (SLICE_X46Y44.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/cnt_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.113 - 0.133)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.XQ      Tcko                  0.515   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X46Y45.F2      net (fanout=3)        1.780   adc_02_cs_OBUF
    SLICE_X46Y45.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X46Y44.SR      net (fanout=3)        0.949   adc_02/Mcount_cnt_reg_val
    SLICE_X46Y44.CLK     Tsrck                 0.794   adc_02/cnt_reg(4)
                                                       adc_02/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.969ns logic, 2.729ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_1 (FF)
  Destination:          adc_02/cnt_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_1 to adc_02/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.XQ      Tcko                  0.514   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    SLICE_X46Y45.G1      net (fanout=7)        0.732   adc_02/cnt_reg(1)
    SLICE_X46Y45.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X46Y45.F3      net (fanout=1)        0.020   adc_02/N14
    SLICE_X46Y45.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X46Y44.SR      net (fanout=3)        0.949   adc_02/Mcount_cnt_reg_val
    SLICE_X46Y44.CLK     Tsrck                 0.794   adc_02/cnt_reg(4)
                                                       adc_02/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (2.628ns logic, 1.701ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_0 (FF)
  Destination:          adc_02/cnt_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_0 to adc_02/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.YQ      Tcko                  0.511   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_0
    SLICE_X46Y45.G3      net (fanout=7)        0.661   adc_02/cnt_reg(0)
    SLICE_X46Y45.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X46Y45.F3      net (fanout=1)        0.020   adc_02/N14
    SLICE_X46Y45.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X46Y44.SR      net (fanout=3)        0.949   adc_02/Mcount_cnt_reg_val
    SLICE_X46Y44.CLK     Tsrck                 0.794   adc_02/cnt_reg(4)
                                                       adc_02/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (2.625ns logic, 1.630ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/cnt_reg_3 (SLICE_X48Y42.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/CS_reg (FF)
  Destination:          adc_01/cnt_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.107 - 0.125)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/CS_reg to adc_01/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.XQ      Tcko                  0.514   adc_01_cs_OBUF
                                                       adc_01/CS_reg
    SLICE_X48Y43.F2      net (fanout=4)        1.524   adc_01_cs_OBUF
    SLICE_X48Y43.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.SR      net (fanout=3)        0.968   adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.968ns logic, 2.492ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_0 (FF)
  Destination:          adc_01/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_0 to adc_01/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.YQ      Tcko                  0.511   adc_01/cnt_reg(1)
                                                       adc_01/cnt_reg_0
    SLICE_X48Y43.G1      net (fanout=7)        1.509   adc_01/cnt_reg(0)
    SLICE_X48Y43.Y       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X48Y43.F3      net (fanout=1)        0.020   adc_01/N14
    SLICE_X48Y43.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.SR      net (fanout=3)        0.968   adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.122ns (2.625ns logic, 2.497ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_2 (FF)
  Destination:          adc_01/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_2 to adc_01/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.YQ      Tcko                  0.567   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    SLICE_X48Y43.G2      net (fanout=6)        0.680   adc_01/cnt_reg(2)
    SLICE_X48Y43.Y       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X48Y43.F3      net (fanout=1)        0.020   adc_01/N14
    SLICE_X48Y43.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.SR      net (fanout=3)        0.968   adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (2.681ns logic, 1.668ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/cnt_reg_2 (SLICE_X48Y42.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/CS_reg (FF)
  Destination:          adc_01/cnt_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.107 - 0.125)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/CS_reg to adc_01/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.XQ      Tcko                  0.514   adc_01_cs_OBUF
                                                       adc_01/CS_reg
    SLICE_X48Y43.F2      net (fanout=4)        1.524   adc_01_cs_OBUF
    SLICE_X48Y43.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.SR      net (fanout=3)        0.968   adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.968ns logic, 2.492ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_0 (FF)
  Destination:          adc_01/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_0 to adc_01/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.YQ      Tcko                  0.511   adc_01/cnt_reg(1)
                                                       adc_01/cnt_reg_0
    SLICE_X48Y43.G1      net (fanout=7)        1.509   adc_01/cnt_reg(0)
    SLICE_X48Y43.Y       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X48Y43.F3      net (fanout=1)        0.020   adc_01/N14
    SLICE_X48Y43.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.SR      net (fanout=3)        0.968   adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.122ns (2.625ns logic, 2.497ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_2 (FF)
  Destination:          adc_01/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_2 to adc_01/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.YQ      Tcko                  0.567   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    SLICE_X48Y43.G2      net (fanout=6)        0.680   adc_01/cnt_reg(2)
    SLICE_X48Y43.Y       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X48Y43.F3      net (fanout=1)        0.020   adc_01/N14
    SLICE_X48Y43.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.SR      net (fanout=3)        0.968   adc_01/Mcount_cnt_reg_val
    SLICE_X48Y42.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (2.681ns logic, 1.668ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_1 (SLICE_X41Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_data_reg_0 (FF)
  Destination:          adc_02/adc_data_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_data_reg_0 to adc_02/adc_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.YQ      Tcko                  0.409   adc_02_data(1)
                                                       adc_02/adc_data_reg_0
    SLICE_X41Y48.BX      net (fanout=2)        0.353   adc_02_data(0)
    SLICE_X41Y48.CLK     Tckdi       (-Th)    -0.080   adc_02_data(1)
                                                       adc_02/adc_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_7 (SLICE_X55Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_data_reg_6 (FF)
  Destination:          adc_02/adc_data_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_data_reg_6 to adc_02/adc_data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.YQ      Tcko                  0.409   adc_02_data(7)
                                                       adc_02/adc_data_reg_6
    SLICE_X55Y45.BX      net (fanout=2)        0.353   adc_02_data(6)
    SLICE_X55Y45.CLK     Tckdi       (-Th)    -0.080   adc_02_data(7)
                                                       adc_02/adc_data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_11 (SLICE_X55Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/adc_data_reg_10 (FF)
  Destination:          adc_01/adc_data_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/adc_data_reg_10 to adc_01/adc_data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y43.YQ      Tcko                  0.409   adc_01_data(11)
                                                       adc_01/adc_data_reg_10
    SLICE_X55Y43.BX      net (fanout=2)        0.353   adc_01_data(10)
    SLICE_X55Y43.CLK     Tckdi       (-Th)    -0.080   adc_01_data(11)
                                                       adc_01/adc_data_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.365ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_2/DCM_SP_INST/CLK90
  Logical resource: pll_2/DCM_SP_INST/CLK90
  Location pin: DCM_X0Y0.CLK90
  Clock network: pll_2/CLK90_BUF
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: adc_02_data(3)/CLK
  Logical resource: adc_02/adc_data_reg_3/CK
  Location pin: SLICE_X54Y46.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: adc_02_data(3)/CLK
  Logical resource: adc_02/adc_data_reg_3/CK
  Location pin: SLICE_X54Y46.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   multiplied by 2.00 to 80 nS and duty 
cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9876 paths analyzed, 2264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.938ns.
--------------------------------------------------------------------------------

Paths for end point convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y6.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_0 (FF)
  Destination:          convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_0 to convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.YQ      Tcko                  0.511   adc_02_data(1)
                                                       adc_02/adc_data_reg_0
    RAMB16_X1Y6.DIA0     net (fanout=2)        1.503   adc_02_data(0)
    RAMB16_X1Y6.CLKA     Tbdck                 0.227   convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.738ns logic, 1.503ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y6.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_8 (FF)
  Destination:          convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_8 to convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y42.YQ      Tcko                  0.567   adc_01_data(9)
                                                       adc_01/adc_data_reg_8
    RAMB16_X1Y6.DIA24    net (fanout=2)        1.411   adc_01_data(8)
    RAMB16_X1Y6.CLKA     Tbdck                 0.227   convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.794ns logic, 1.411ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y6.DIA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_7 (FF)
  Destination:          convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      2.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_7 to convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y40.XQ      Tcko                  0.514   adc_01_data(7)
                                                       adc_01/adc_data_reg_7
    RAMB16_X1Y6.DIA23    net (fanout=2)        1.354   adc_01_data(7)
    RAMB16_X1Y6.CLKA     Tbdck                 0.227   convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.741ns logic, 1.354ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y1.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/data_3 (FF)
  Destination:          convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.046 - 0.048)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/data_3 to convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.XQ       Tcko                  0.412   eth_comp_data(3)
                                                       ethernet/odto/data_3
    RAMB16_X0Y1.DIA3     net (fanout=4)        0.287   eth_comp_data(3)
    RAMB16_X0Y1.CLKA     Tbckd       (-Th)     0.110   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.302ns logic, 0.287ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y1.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/data_2 (FF)
  Destination:          convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.046 - 0.048)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/data_2 to convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.YQ       Tcko                  0.454   eth_comp_data(3)
                                                       ethernet/odto/data_2
    RAMB16_X0Y1.DIA2     net (fanout=4)        0.285   eth_comp_data(2)
    RAMB16_X0Y1.CLKA     Tbckd       (-Th)     0.110   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.344ns logic, 0.285ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y0.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/data_13 (FF)
  Destination:          convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.052 - 0.049)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/data_13 to convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y12.XQ       Tcko                  0.411   eth_comp_data(13)
                                                       ethernet/odto/data_13
    RAMB16_X0Y0.DIA25    net (fanout=4)        0.370   eth_comp_data(13)
    RAMB16_X0Y0.CLKA     Tbckd       (-Th)     0.110   convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.301ns logic, 0.370ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.602ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/state (SLICE_X14Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/state (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X14Y46.SR      net (fanout=7)        1.680   ethernet/fte/ena_posedge
    SLICE_X14Y46.CLK     Tsrck                 0.794   ethernet/fte/state
                                                       ethernet/fte/state
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (1.361ns logic, 1.680ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/ena_ft (SLICE_X15Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/ena_ft (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/ena_ft
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X15Y46.BY      net (fanout=7)        2.007   ethernet/fte/ena_posedge
    SLICE_X15Y46.CLK     Tdick                 0.314   ethernet/fte/ena_ft
                                                       ethernet/fte/ena_ft
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (0.881ns logic, 2.007ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_3 (SLICE_X18Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X18Y43.SR      net (fanout=7)        1.424   ethernet/fte/ena_posedge
    SLICE_X18Y43.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_3
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (1.361ns logic, 1.424ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y8.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.048 - 0.049)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y74.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5
    RAMB16_X0Y8.ADDRA10  net (fanout=3)        0.490   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
    RAMB16_X0Y8.CLKA     Tbcka       (-Th)     0.114   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.298ns logic, 0.490ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X3Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.049 - 0.048)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y77.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X3Y79.BX       net (fanout=1)        0.310   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X3Y79.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y8.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.048 - 0.049)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y74.YQ       Tcko                  0.454   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4
    RAMB16_X0Y8.ADDRA9   net (fanout=3)        0.488   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
    RAMB16_X0Y8.CLKA     Tbcka       (-Th)     0.114   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.340ns logic, 0.488ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/SR
  Location pin: SLICE_X64Y68.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/SR
  Location pin: SLICE_X64Y68.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/SR
  Location pin: SLICE_X48Y86.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ethernet/BOARD_IP(1)/SR
  Logical resource: ethernet/dh/BOARD_MAC/SR
  Location pin: SLICE_X26Y64.SR
  Clock network: ethernet/global_reset_summary
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: ethernet/BOARD_IP(1)/SR
  Logical resource: ethernet/dh/BOARD_MAC/SR
  Location pin: SLICE_X26Y64.SR
  Clock network: ethernet/global_reset_summary
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ethernet/BOARD_PORT(11)/SR
  Logical resource: ethernet/dh/BOARD_PORT_11/SR
  Location pin: SLICE_X16Y59.SR
  Clock network: ethernet/global_reset_summary
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|      9.436ns|            0|            0|            0|        76056|
| pll_1/CLKDV_BUF               |     40.000ns|     10.436ns|     18.872ns|            0|            0|        65964|        10092|
|  pll_2/CLK90_BUF              |     40.000ns|     18.872ns|          N/A|            0|            0|          216|            0|
|  pll_2/CLKDV_BUF              |     80.000ns|     21.938ns|          N/A|            0|            0|         9876|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.413|   10.969|    4.735|    4.193|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    3.041|    6.686|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   19.222|   17.540|    6.113|    5.843|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 497545 paths, 0 nets, and 14060 connections

Design statistics:
   Minimum period:  29.233ns{1}   (Maximum frequency:  34.208MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 20 18:35:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



