{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577374714589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577374714589 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msx_Mister EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"msx_Mister\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577374714728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577374714781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577374714781 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 55 128 0 0 " "Implementing clock multiplication of 55, clock division of 128, and phase shift of 0 degrees (0 ps) for pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577374714861 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 55 32 0 0 " "Implementing clock multiplication of 55, clock division of 32, and phase shift of 0 degrees (0 ps) for pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577374714861 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 55 32 -90 -2909 " "Implementing clock multiplication of 55, clock division of 32, and phase shift of -90 degrees (-2909 ps) for pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577374714861 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1577374714861 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577374714864 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1577374714864 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577374715241 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577374715266 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577374715953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577374715953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577374715953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577374715953 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 30202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577374716012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 30204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577374716012 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577374716012 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1577374716013 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1577374716013 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577374716030 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577374716776 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The parameters of the PLL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 and the PLL pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 55 " "The value of the parameter \"M\" for the PLL atom pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 55" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 63 " "The value of the parameter \"M\" for the PLL atom pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 is 63" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 8 " "The value of the parameter \"N\" for the PLL atom pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 10573 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 10573" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 19378 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 is 19378" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 22321 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 22321" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 37037 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 is 37037" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1577374717711 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7788 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7809 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 80 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1577374717711 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 0 Pin_E1 " "PLL \"pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_E1\"" {  } { { "../../src/syn-Mister/Mister_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd" 263 0 0 } } { "db/pll2_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1577374717797 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1577374719479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msx_Mister.sdc " "Synopsys Design Constraints File file not found: 'msx_Mister.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577374719499 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577374719500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577374719577 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datac  to: combout " "Cell: the_msx\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datac  to: combout " "Cell: the_msx\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|O_HSYNC~0  from: datab  to: combout " "Cell: vga\|O_HSYNC~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577374719666 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1577374719666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1577374719801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577374719803 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577374719810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721405 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721405 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721405 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll2:pll2\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721406 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "Automatically promoted node jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0 " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 25710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721406 ""}  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 4848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|clock_3m_s  " "Automatically promoted node clocks:clks\|clock_3m_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|Mux0~0 " "Destination node clocks:clks\|Mux0~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_3m_s~0 " "Destination node clocks:clks\|clock_3m_s~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 13132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_out1_s " "Destination node clocks:clks\|clock_out1_s" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721406 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|Mux0  " "Automatically promoted node clocks:clks\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|req_inhibit_s " "Destination node msx:the_msx\|T80a:cpu\|req_inhibit_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|iorq_n_s " "Destination node msx:the_msx\|T80a:cpu\|iorq_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|wr_n_s " "Destination node msx:the_msx\|T80a:cpu\|wr_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|M1_n " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|M1_n" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[6\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[6\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1577374721411 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721411 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_reset " "Destination node msx:the_msx\|YM2149:psg\|env_reset" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_vol\[3\]~7 " "Destination node msx:the_msx\|YM2149:psg\|env_vol\[3\]~7" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 398 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 18223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721412 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 10916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp1\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp1\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721412 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 8238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp3\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp3\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721412 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 8237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|PIO:pio\|wr_cs_s  " "Automatically promoted node msx:the_msx\|PIO:pio\|wr_cs_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721412 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721412 ""}  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[4\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[4\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[5\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[5\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[6\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[6\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[7\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[7\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721414 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 10917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_s~1  " "Automatically promoted node reset_s~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|busy " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|busy" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 4853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|empty_o " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|empty_o" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|full_o " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|full_o" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|write_copy " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|write_copy" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 282 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 4852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[3\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[3\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[0\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[0\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[1\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[1\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[6\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[6\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[2\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[2\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[4\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[4\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 5970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1577374721414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721414 ""}  } { { "../../src/syn-Mister/Mister_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd" 142 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 12835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "por_s~0  " "Automatically promoted node por_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~16 " "Destination node Add0~16" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/altera/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1311 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 15008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|softreset_q~3 " "Destination node msx:the_msx\|swioports:swiop\|softreset_q~3" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 16223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|softreset_q~5 " "Destination node msx:the_msx\|swioports:swiop\|softreset_q~5" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 16225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|keymap_addr_q\[7\]~1 " "Destination node msx:the_msx\|swioports:swiop\|keymap_addr_q\[7\]~1" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 17168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_d_o~0 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_d_o~0" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 94 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 17673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|keymap_we_s " "Destination node msx:the_msx\|swioports:swiop\|keymap_we_s" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 6123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|keymap_data_q\[0\]~1 " "Destination node msx:the_msx\|swioports:swiop\|keymap_data_q\[0\]~1" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 18381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577374721416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577374721416 ""}  } { { "../../src/syn-Mister/Mister_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 13477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|T80a:cpu\|reset_s  " "Automatically promoted node msx:the_msx\|T80a:cpu\|reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577374721418 ""}  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 7688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577374721418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577374723257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577374723287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577374723290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577374723328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577374723382 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577374723440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577374724705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1577374724737 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Embedded multiplier block " "Packed 40 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1577374724737 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577374724737 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[2\] sdram_clk_o~output " "PLL \"pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../src/syn-Mister/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll1.vhd" 154 0 0 } } { "../../src/syn-Mister/Mister_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd" 253 0 0 } } { "../../src/syn-Mister/Mister_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd" 64 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1577374725018 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[0\] " "Node \"sram_addr_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[10\] " "Node \"sram_addr_o\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[11\] " "Node \"sram_addr_o\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[12\] " "Node \"sram_addr_o\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[13\] " "Node \"sram_addr_o\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[14\] " "Node \"sram_addr_o\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[15\] " "Node \"sram_addr_o\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[16\] " "Node \"sram_addr_o\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[17\] " "Node \"sram_addr_o\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[18\] " "Node \"sram_addr_o\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[1\] " "Node \"sram_addr_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[2\] " "Node \"sram_addr_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[3\] " "Node \"sram_addr_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[4\] " "Node \"sram_addr_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[5\] " "Node \"sram_addr_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[6\] " "Node \"sram_addr_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[7\] " "Node \"sram_addr_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[8\] " "Node \"sram_addr_o\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr_o\[9\] " "Node \"sram_addr_o\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_addr_o\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[0\] " "Node \"sram_data_io\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[1\] " "Node \"sram_data_io\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[2\] " "Node \"sram_data_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[3\] " "Node \"sram_data_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[4\] " "Node \"sram_data_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[5\] " "Node \"sram_data_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[6\] " "Node \"sram_data_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_data_io\[7\] " "Node \"sram_data_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_oe_n_o " "Node \"sram_oe_n_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_oe_n_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_we_n_o " "Node \"sram_we_n_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_we_n_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_a15_io " "Node \"stm_a15_io\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_a15_io" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_b12_io " "Node \"stm_b12_io\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b12_io" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_b13_io " "Node \"stm_b13_io\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b13_io" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_b14_io " "Node \"stm_b14_io\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b14_io" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_b15_io " "Node \"stm_b15_io\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b15_io" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_b8_io " "Node \"stm_b8_io\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b8_io" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_b9_io " "Node \"stm_b9_io\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b9_io" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_rst_o " "Node \"stm_rst_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_rst_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_rx_o " "Node \"stm_rx_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_rx_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_tx_i " "Node \"stm_tx_i\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_tx_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[0\] " "Node \"tmds_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[1\] " "Node \"tmds_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[2\] " "Node \"tmds_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[3\] " "Node \"tmds_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[4\] " "Node \"tmds_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[5\] " "Node \"tmds_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[6\] " "Node \"tmds_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tmds_o\[7\] " "Node \"tmds_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tmds_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577374725934 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1577374725934 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577374725938 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1577374725982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577374728066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577374733539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577374733723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577374773868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:40 " "Fitter placement operations ending: elapsed time is 00:00:40" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577374773868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577374776558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.7% " "1e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1577374793562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577374795270 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577374795270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1577374816646 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577374816646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577374816650 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 33.04 " "Total time spent on timing analysis during the Fitter is 33.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577374817323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577374817450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577374818966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577374818974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577374821113 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577374824408 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1577374825841 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently disabled " "Pin ps2_mouse_clk_io has a permanently disabled output enable" {  } { { "c:/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "../../src/syn-Mister/Mister_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577374825963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "c:/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "../../src/syn-Mister/Mister_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577374825963 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1577374825963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/output_files/msx_Mister.fit.smsg " "Generated suppressed messages file D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/output_files/msx_Mister.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577374827143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5703 " "Peak virtual memory: 5703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577374831221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 09:40:31 2019 " "Processing ended: Thu Dec 26 09:40:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577374831221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577374831221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577374831221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577374831221 ""}
