Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 28 18:53:19 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/mul_ln9_1_reg_687_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.580ns (20.060%)  route 2.311ns (79.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X70Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/Q
                         net (fo=37, routed)          0.753     2.182    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/Q[5]
    SLICE_X56Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.306 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/mul_ln9_1_reg_687_reg_i_2/O
                         net (fo=12, routed)          1.558     3.864    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/grp_max_pooling2d_fix16_fu_563_input_width[4]
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/mul_ln9_1_reg_687_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/ap_clk
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/mul_ln9_1_reg_687_reg/CLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536     4.020    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_563/mul_ln9_1_reg_687_reg
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_515/mul_ln29_reg_888_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.014ns (17.144%)  route 4.901ns (82.856%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=6, routed)           0.804     2.295    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/Q[3]
    SLICE_X86Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.419 r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_i_103__0/O
                         net (fo=1, routed)           0.973     3.392    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/MemBank_B_ce01
    SLICE_X80Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.516 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_92__0/O
                         net (fo=1, routed)           0.935     4.451    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg_2
    SLICE_X74Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.575 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19/O
                         net (fo=1, routed)           0.537     5.112    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19_n_5
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.236 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_1__0/O
                         net (fo=29, routed)          1.652     6.888    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_515/mul_ln29_reg_888_reg_0
    DSP48_X2Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_515/mul_ln29_reg_888_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_515/ap_clk
    DSP48_X2Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_515/mul_ln29_reg_888_reg/CLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    DSP48_X2Y6           DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497     7.059    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_515/mul_ln29_reg_888_reg
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.102ns (19.641%)  route 4.509ns (80.359%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X92Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=60, routed)          1.389     2.880    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1
    SLICE_X100Y26        LUT6 (Prop_lut6_I1_O)        0.124     3.004 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_315/O
                         net (fo=1, routed)           0.826     3.830    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_315_n_5
    SLICE_X97Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.954 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_219/O
                         net (fo=1, routed)           0.723     4.678    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_12
    SLICE_X89Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_108/O
                         net (fo=1, routed)           0.000     4.802    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_108_n_5
    SLICE_X89Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.014 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.570     6.584    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[5]
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741     6.815    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          6.815    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_537/mul_ln29_2_reg_1011_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.014ns (17.479%)  route 4.787ns (82.521%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=6, routed)           0.804     2.295    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/Q[3]
    SLICE_X86Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.419 r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_i_103__0/O
                         net (fo=1, routed)           0.973     3.392    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/MemBank_B_ce01
    SLICE_X80Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.516 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_92__0/O
                         net (fo=1, routed)           0.935     4.451    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg_2
    SLICE_X74Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.575 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19/O
                         net (fo=1, routed)           0.537     5.112    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19_n_5
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.236 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_1__0/O
                         net (fo=29, routed)          1.539     6.774    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_537/mul_ln29_2_reg_1011_reg_0
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_537/mul_ln29_2_reg_1011_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_537/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_537/mul_ln29_2_reg_1011_reg/CLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514     7.042    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_537/mul_ln29_2_reg_1011_reg
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.014ns (17.522%)  route 4.773ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=6, routed)           0.804     2.295    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/Q[3]
    SLICE_X86Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.419 r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_i_103__0/O
                         net (fo=1, routed)           0.973     3.392    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/MemBank_B_ce01
    SLICE_X80Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.516 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_92__0/O
                         net (fo=1, routed)           0.935     4.451    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg_2
    SLICE_X74Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.575 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19/O
                         net (fo=1, routed)           0.537     5.112    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19_n_5
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.236 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_1__0/O
                         net (fo=29, routed)          1.525     6.760    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ap_CS_fsm_reg[8]_0
    DSP48_X2Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg/CLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514     7.042    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.270ns (22.158%)  route 4.461ns (77.842%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X92Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=75, routed)          0.580     2.031    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter2
    SLICE_X93Y31         LUT3 (Prop_lut3_I2_O)        0.296     2.327 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_238/O
                         net (fo=16, routed)          1.055     3.382    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_238_n_5
    SLICE_X96Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.506 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_249/O
                         net (fo=1, routed)           0.750     4.256    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_249_n_5
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.380 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_151/O
                         net (fo=1, routed)           0.595     4.975    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_32
    SLICE_X93Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.099 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_50/O
                         net (fo=1, routed)           0.303     5.402    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_50_n_5
    SLICE_X92Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.526 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.179     6.704    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_521/mul_ln29_1_reg_1293_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.014ns (17.563%)  route 4.760ns (82.437%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=6, routed)           0.804     2.295    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/Q[3]
    SLICE_X86Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.419 r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_i_103__0/O
                         net (fo=1, routed)           0.973     3.392    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/MemBank_B_ce01
    SLICE_X80Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.516 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_92__0/O
                         net (fo=1, routed)           0.935     4.451    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/mul_ln29_reg_1293_reg_2
    SLICE_X74Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.575 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19/O
                         net (fo=1, routed)           0.537     5.112    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_19_n_5
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.236 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_529/ram_reg_0_i_1__0/O
                         net (fo=29, routed)          1.511     6.747    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_521/mul_ln29_1_reg_1293_reg_0
    DSP48_X2Y5           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_521/mul_ln29_1_reg_1293_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_521/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_521/mul_ln29_1_reg_1293_reg/CLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514     7.042    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_521/mul_ln29_1_reg_1293_reg
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 1.102ns (19.988%)  route 4.411ns (80.012%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X92Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=60, routed)          1.389     2.880    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_enable_reg_pp0_iter1
    SLICE_X100Y26        LUT6 (Prop_lut6_I1_O)        0.124     3.004 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_315/O
                         net (fo=1, routed)           0.826     3.830    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_315_n_5
    SLICE_X97Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.954 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_219/O
                         net (fo=1, routed)           0.723     4.678    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_12
    SLICE_X89Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_108/O
                         net (fo=1, routed)           0.000     4.802    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_108_n_5
    SLICE_X89Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.014 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.473     6.486    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[5]
    RAMB36_X5Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X5Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741     6.815    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          6.815    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.226ns (22.274%)  route 4.278ns (77.726%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X96Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_reg[5]/Q
                         net (fo=45, routed)          1.167     2.658    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_pp0_stage4
    SLICE_X97Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.782 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_334/O
                         net (fo=1, routed)           0.447     3.229    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_334_n_5
    SLICE_X95Y29         LUT4 (Prop_lut4_I3_O)        0.124     3.353 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_308/O
                         net (fo=1, routed)           0.726     4.079    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[8]
    SLICE_X92Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.203 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_213/O
                         net (fo=1, routed)           0.541     4.744    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_15
    SLICE_X88Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.868 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_102__0/O
                         net (fo=1, routed)           0.000     4.868    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_102__0_n_5
    SLICE_X88Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.080 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_22__0/O
                         net (fo=8, routed)           1.397     6.477    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[8]
    RAMB36_X5Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X5Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.741     6.815    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          6.815    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.226ns (22.291%)  route 4.274ns (77.709%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5809, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X96Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_reg[5]/Q
                         net (fo=45, routed)          1.167     2.658    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_CS_fsm_pp0_stage4
    SLICE_X97Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.782 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_334/O
                         net (fo=1, routed)           0.447     3.229    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_334_n_5
    SLICE_X95Y29         LUT4 (Prop_lut4_I3_O)        0.124     3.353 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_308/O
                         net (fo=1, routed)           0.726     4.079    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[8]
    SLICE_X92Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.203 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_213/O
                         net (fo=1, routed)           0.541     4.744    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_15
    SLICE_X88Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.868 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_102__0/O
                         net (fo=1, routed)           0.000     4.868    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_102__0_n_5
    SLICE_X88Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.080 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_22__0/O
                         net (fo=8, routed)           1.393     6.473    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[8]
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=5809, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.741     6.815    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          6.815    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.342    




