onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_2/clk
TreeUpdate [SetDefaultTree]
quietly WaveActivateNextPane
add wave -noupdate /soc_tb/i_soc/risv5_one/U_1/instr_dc
add wave -noupdate -radix decimal -childformat {{/soc_tb/i_soc/risv5_one/U_2/register_file(0) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(1) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(2) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(3) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(4) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5) -radix hexadecimal -childformat {{/soc_tb/i_soc/risv5_one/U_2/register_file(5)(31) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(7) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(6) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(5) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(4) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(3) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(2) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(1) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(0) -radix decimal}}} {/soc_tb/i_soc/risv5_one/U_2/register_file(6) -radix decimal -childformat {{/soc_tb/i_soc/risv5_one/U_2/register_file(6)(31) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(7) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(6) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(5) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(4) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(3) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(2) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(1) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(0) -radix decimal}}} {/soc_tb/i_soc/risv5_one/U_2/register_file(7) -radix decimal -childformat {{/soc_tb/i_soc/risv5_one/U_2/register_file(7)(31) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(7) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(6) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(5) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(4) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(3) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(2) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(1) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(0) -radix decimal}}} {/soc_tb/i_soc/risv5_one/U_2/register_file(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(31) -radix decimal}} -subitemconfig {/soc_tb/i_soc/risv5_one/U_2/register_file(0) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(1) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/U_2/register_file(2) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/U_2/register_file(3) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/U_2/register_file(4) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5) {-height 17 -radix hexadecimal -childformat {{/soc_tb/i_soc/risv5_one/U_2/register_file(5)(31) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(7) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(6) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(5) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(4) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(3) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(2) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(1) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(5)(0) -radix decimal}}} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(31) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(30) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(29) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(28) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(27) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(26) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(25) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(24) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(23) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(22) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(21) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(20) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(19) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(18) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(17) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(16) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(15) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(14) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(13) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(12) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(11) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(10) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(9) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(8) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(7) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(6) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(5) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(4) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(3) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(2) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(1) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(5)(0) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6) {-height 17 -radix decimal -childformat {{/soc_tb/i_soc/risv5_one/U_2/register_file(6)(31) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(7) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(6) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(5) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(4) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(3) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(2) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(1) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(6)(0) -radix decimal}}} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(31) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(30) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(29) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(28) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(27) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(26) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(25) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(24) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(23) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(22) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(21) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(20) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(19) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(18) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(17) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(16) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(15) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(14) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(13) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(12) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(11) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(10) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(9) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(8) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(7) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(6) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(5) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(4) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(3) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(2) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(1) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(6)(0) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7) {-height 17 -radix decimal -childformat {{/soc_tb/i_soc/risv5_one/U_2/register_file(7)(31) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(7) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(6) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(5) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(4) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(3) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(2) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(1) -radix decimal} {/soc_tb/i_soc/risv5_one/U_2/register_file(7)(0) -radix decimal}}} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(31) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(30) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(29) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(28) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(27) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(26) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(25) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(24) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(23) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(22) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(21) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(20) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(19) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(18) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(17) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(16) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(15) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(14) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(13) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(12) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(11) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(10) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(9) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(8) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(7) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(6) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(5) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(4) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(3) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(2) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(1) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(7)(0) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(8) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(9) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(10) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(11) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(12) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(13) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(14) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(15) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(16) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(17) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(18) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(19) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(20) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(21) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(22) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(23) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(24) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(25) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(26) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(27) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(28) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(29) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(30) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_2/register_file(31) {-height 17 -radix decimal}} /soc_tb/i_soc/risv5_one/U_2/register_file
add wave -noupdate -color magenta -radix decimal /soc_tb/i_soc/risv5_one/U_1/sela_dec
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_1/selb_dec
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_2/reg_A_dc
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_2/reg_B_dc
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_1/imm_dc
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/target_reg_dc
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/imm_to_alu_dc
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_9/alu_mode_dc
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/pc_dec
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/dec_add2mux
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/imm_bta_dc
add wave -noupdate /soc_tb/i_soc/risv5_one/idec_mux_imm/imm_dec_control_mux
add wave -noupdate /soc_tb/i_soc/risv5_one/U_1/fwd_sela_dc
add wave -noupdate /soc_tb/i_soc/risv5_one/U_1/fwd_selb_dc
add wave -noupdate -radix binary /soc_tb/i_soc/risv5_one/U_1/fwd_selsd_dc
TreeUpdate [SetDefaultTree]
quietly WaveActivateNextPane
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_9/imm_ex
add wave -noupdate /soc_tb/i_soc/risv5_one/U_9/value_a_1
add wave -noupdate /soc_tb/i_soc/risv5_one/U_3/value_a
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/max_alu_ex_1/value_b
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_3/alu_out_ex
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_9/target_reg_ex
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_9/alu_mode_ex
add wave -noupdate /soc_tb/i_soc/risv5_one/U_9/mem_mode_ex
add wave -noupdate -radix binary /soc_tb/i_soc/risv5_one/U_9/fwd_sela_ex
add wave -noupdate /soc_tb/i_soc/risv5_one/U_9/fwd_selb_ex
add wave -noupdate /soc_tb/i_soc/risv5_one/U_9/fwd_selsd_ex
TreeUpdate [SetDefaultTree]
quietly WaveActivateNextPane
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_10/alu_out_me
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/iDM/alu_out_me_b
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_10/target_reg_me
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/ifwd_logic_dm/store_data_dm
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/iDM/store_data_2_dm
add wave -noupdate /soc_tb/i_soc/risv5_one/ifwd_logic_dm/reg_value_wb
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/iDM/value_dm
add wave -noupdate -radix decimal -childformat {{/soc_tb/i_soc/risv5_one/U_0/me_out_me(31) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(30) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(29) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(28) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(27) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(26) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(25) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(24) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(23) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(22) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(21) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(20) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(19) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(18) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(17) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(16) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(15) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(14) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(13) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(12) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(11) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(10) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(9) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(8) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(7) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(6) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(5) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(4) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(3) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(2) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(1) -radix decimal} {/soc_tb/i_soc/risv5_one/U_0/me_out_me(0) -radix decimal}} -subitemconfig {/soc_tb/i_soc/risv5_one/U_0/me_out_me(31) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(30) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(29) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(28) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(27) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(26) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(25) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(24) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(23) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(22) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(21) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(20) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(19) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(18) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(17) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(16) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(15) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(14) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(13) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(12) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(11) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(10) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(9) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(8) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(7) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(6) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(5) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(4) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(3) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(2) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(1) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/U_0/me_out_me(0) {-height 17 -radix decimal}} /soc_tb/i_soc/risv5_one/U_0/me_out_me
add wave -noupdate /soc_tb/i_soc/risv5_one/U_0/mem_mode_me
add wave -noupdate /soc_tb/i_soc/risv5_one/ifwd_logic_dm/fwd_selsd_me
add wave -noupdate -radix decimal -childformat {{/soc_tb/i_soc/risv5_one/iDM/memory(0) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/iDM/memory(1) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/iDM/memory(2) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/iDM/memory(3) -radix hexadecimal} {/soc_tb/i_soc/risv5_one/iDM/memory(4) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(5) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(6) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(7) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(8) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(9) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(10) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(11) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(12) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(13) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(14) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(15) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(16) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(17) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(18) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(19) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(20) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(21) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(22) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(23) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(24) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(25) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(26) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(27) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(28) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(29) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(30) -radix decimal} {/soc_tb/i_soc/risv5_one/iDM/memory(31) -radix decimal}} -expand -subitemconfig {/soc_tb/i_soc/risv5_one/iDM/memory(0) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/iDM/memory(1) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/iDM/memory(2) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/iDM/memory(3) {-height 17 -radix hexadecimal} /soc_tb/i_soc/risv5_one/iDM/memory(4) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(5) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(6) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(7) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(8) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(9) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(10) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(11) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(12) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(13) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(14) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(15) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(16) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(17) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(18) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(19) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(20) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(21) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(22) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(23) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(24) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(25) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(26) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(27) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(28) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(29) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(30) {-height 17 -radix decimal} /soc_tb/i_soc/risv5_one/iDM/memory(31) {-height 17 -radix decimal}} /soc_tb/i_soc/risv5_one/iDM/memory
TreeUpdate [SetDefaultTree]
quietly WaveActivateNextPane
add wave -noupdate -radix hexadecimal /soc_tb/i_soc/risv5_one/U_11/reg_value_wb
add wave -noupdate -radix decimal /soc_tb/i_soc/risv5_one/U_11/reg_addr_wb
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {145 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ns} {458 ns}
