if {![file exists "D:/RTL_FPGA/VERILOG/anbnABn/sim_logic_sum/sim_logic_sum.mpf"]} { 
	project new "D:/RTL_FPGA/VERILOG/anbnABn/sim_logic_sum" sim_logic_sum
	project addfile "D:/RTL_FPGA/VERILOG/anbnABn/logic_sum.v"
	project addfile "D:/RTL_FPGA/VERILOG/anbnABn/logic_sum_tf.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+D:/RTL_FPGA/VERILOG/anbnABn  -work work  "D:/RTL_FPGA/VERILOG/anbnABn/logic_sum.v"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/anbnABn  -work work  "D:/RTL_FPGA/VERILOG/anbnABn/logic_sum_tf.v"
} else {
	project open "D:/RTL_FPGA/VERILOG/anbnABn/sim_logic_sum/sim_logic_sum"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  logic_sum_tf
view wave
add wave /*
run 1000ns
