FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LE";
2"UN$1$74HCT164$I65$Q4";
3"DATA";
4"UN$1$74HCT164$I64$Q7";
5"GND\G";
6"DATA_RDY";
7"UN$1$74HCT164$I65$Q0";
8"CLK";
9"UN$1$74HCT164$I65$Q2";
10"UN$1$74HCT164$I65$Q3";
11"UN$1$74HCT164$I65$Q6";
12"UN$1$74HCT164$I65$Q7";
13"UN$1$74HCT164$I65$Q5";
14"UN$1$74HCT164$I65$Q1";
15"GND\G";
16"VCC\G";
17"VCC\G";
18"UN$1$74HCT164$I64$Q1";
19"VCC\G";
20"UN$1$74HCT164$I64$Q0";
21"UN$1$74HCT164$I64$Q2";
22"UN$1$74HCT164$I64$Q3";
23"GND\G";
24"VCC\G";
25"VCC\G";
26"UN$1$CAENBUFFER$I5$INANAL";
27"UN$1$CAENBUFFER$I18$INANAL";
28"UN$1$CAENBUFFER$I20$INANAL";
29"PULSE_IN_ANAL<6>";
30"PULSE_IN_ANAL<1>";
31"UN$1$PICKERING113FC$I61$CNTRL";
32"UN$1$CAENBUFFER$I18$VREF5M";
33"CAEN_OUT_ANAL<4>";
34"SCOPE_OUT_ANAL<5>";
35"UN$1$PICKERING113FC$I63$CNTRL";
36"PULSE_IN_ANAL<4>";
37"VCC\G";
38"UN$1$74F07$I41$Y2";
39"UN$1$74F07$I41$Y0";
40"UN$1$PICKERING113FC$I60$CNTRL";
41"PULSE_IN_ANAL<7>";
42"UN$1$PICKERING113FC$I62$CNTRL";
43"PULSE_IN_ANAL<5>";
44"PULSE_IN_ANAL<0>";
45"PULSE_IN_ANAL<2>";
46"PULSE_IN_ANAL<3>";
47"UN$1$CAENBUFFER$I20$CNTRL";
48"UN$1$CAENBUFFER$I18$CNTRL";
49"UN$1$CAENBUFFER$I22$CNTRL";
50"UN$1$CAENBUFFER$I19$CNTRL";
51"UN$1$CAENBUFFER$I5$CNTRL";
52"UN$1$CAENBUFFER$I19$INANAL";
53"PULSE_IN_ANAL<9>";
54"VCC\G";
55"UN$1$CAENBUFFER$I23$CNTRL";
56"GND\G";
57"GND\G";
58"PULSE_IN_ANAL<8>";
59"PULSE_IN_ANAL<11>";
60"PULSE_IN_ANAL<10>";
61"GND\G";
62"VCC\G";
63"CAEN_OUT_ANAL<0>";
64"SCOPE_OUT_ANAL<1>";
65"SCOPE_OUT_ANAL<0>";
66"SCOPE_OUT_ANAL<7>";
67"SCOPE_OUT_ANAL<4>";
68"CAEN_OUT_ANAL<3>";
69"SCOPE_OUT_ANAL<3>";
70"SCOPE_OUT_ANAL<2>";
71"CAEN_OUT_ANAL<2>";
72"CAEN_OUT_ANAL<5>";
73"SCOPE_OUT_ANAL<6>";
74"CAEN_OUT_ANAL<6>";
75"CAEN_OUT_ANAL<7>";
76"CAEN_OUT_ANAL<1>";
77"GND\G";
78"UN$1$74F07$I41$A0";
79"UN$1$74F07$I41$A1";
80"UN$1$74F07$I41$A2";
81"VCC\G";
82"UN$1$CAENBUFFER$I24$CNTRL";
83"UN$1$CAENBUFFER$I21$CNTRL";
84"VCC\G";
85"VCC\G";
86"UN$1$74F07$I41$A3";
87"UN$1$74F07$I41$Y3";
88"UN$1$74F07$I41$Y1";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"74;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"73;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"27;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"48;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"64;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"76;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"52;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"50;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"70;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"71;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"28;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"47;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"69;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"68;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"58;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"83;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"67;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"33;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"53;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"49;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"34;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"72;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"60;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"55;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"73;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"74;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"59;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"82;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"66;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"75;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"36;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"29;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"RSMD0805"
"1","(-1600,3450)","0","resistors","I35";
;
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"40;
%"RSMD0805"
"1","(-1600,3400)","0","resistors","I36";
;
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"87;
"B<0>"
$PN"2"42;
%"RSMD0805"
"1","(-1600,3500)","0","resistors","I37";
;
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1"
VALUE"100"
TOL"1%"
CDS_LIB"resistors"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
PACKTYPE"0805"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"88;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(-1600,3550)","0","resistors","I38";
;
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"35;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
ROOM"CAEN_ANALOG";
"Y0"
$PN"2"39;
"Y1"
$PN"4"88;
"Y2"
$PN"6"38;
"Y3"
$PN"8"87;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"78;
"A1"
$PN"3"79;
"A2"
$PN"5"80;
"A3"
$PN"9"86;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"77;
"A<0>"
$PN"1"24;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
ROOM"CAEN_ANALOG";
"CLK"
$PN"11"6;
"OE* \B"
$PN"1"57;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"86;
"Q2"
$PN"17"80;
"Q1"
$PN"18"79;
"Q0"
$PN"19"78;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"22;
"D2"
$PN"4"21;
"D1"
$PN"3"18;
"D0"
$PN"2"20;
"GND"
$PN"10"77;
"VCC"
$PN"20"24;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
TOL"5%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"81;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl"
ROOM"CAEN_ANALOG";
"CLK"
$PN"11"6;
"OE* \B"
$PN"1"61;
"Q7"
$PN"12"55;
"Q6"
$PN"13"51;
"Q5"
$PN"14"49;
"Q4"
$PN"15"48;
"Q3"
$PN"16"83;
"Q2"
$PN"17"47;
"Q1"
$PN"18"82;
"Q0"
$PN"19"50;
"D7"
$PN"9"12;
"D6"
$PN"8"11;
"D5"
$PN"7"13;
"D4"
$PN"6"2;
"D3"
$PN"5"10;
"D2"
$PN"4"9;
"D1"
$PN"3"14;
"D0"
$PN"2"7;
"GND"
$PN"10"5;
"VCC"
$PN"20"81;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"0.1UF"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"19;
"A<0>"
$PN"1"23;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
POSTOL"10%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"25;
"A<0>"
$PN"1"15;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"32;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"26;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"51;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"65;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"63;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(-3925,3375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-3950,3425)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-3950,3200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"VREF_GEN"
"1","(-425,4625)","0","tubii_tk2_lib","I58";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"VREF5M"
VHDL_MODE"OUT"32;
%"CSMD0805"
"1","(-1925,3150)","0","capacitors","I59";
;
$LOCATION"C182"
CDS_LOCATION"C182"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"62;
"A<0>"
$PN"1"56;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"70;
%"PICKERING113FC"
"1","(-675,3950)","0","misc","I60";
;
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"44;
"IN2"
$PN"2"30;
"OUT"
$PN"6"26;
"CNTRL+"
$PN"4"40;
"CNTRL-"
$PN"3"85;
%"PICKERING113FC"
"1","(-725,3250)","0","misc","I61";
;
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"45;
"IN2"
$PN"2"46;
"OUT"
$PN"6"27;
"CNTRL+"
$PN"4"31;
"CNTRL-"
$PN"3"37;
%"PICKERING113FC"
"1","(-700,2475)","0","misc","I62";
;
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"36;
"IN2"
$PN"2"43;
"OUT"
$PN"6"52;
"CNTRL+"
$PN"4"42;
"CNTRL-"
$PN"3"84;
%"PICKERING113FC"
"1","(-725,1800)","0","misc","I63";
;
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"29;
"IN2"
$PN"2"41;
"OUT"
$PN"6"28;
"CNTRL+"
$PN"4"35;
"CNTRL-"
$PN"3"54;
%"74HCT164"
"1","(-3200,3250)","0","ttl","I64";
;
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ttl";
"DSA"
$PN"1"3;
"DSB"
$PN"2"1;
"Q0"
$PN"3"20;
"Q1"
$PN"4"18;
"Q2"
$PN"5"21;
"Q3"
$PN"6"22;
"Q4"
$PN"10"0;
"Q5"
$PN"11"0;
"Q6"
$PN"12"0;
"Q7"
$PN"13"4;
"CP"
$PN"8"8;
"GND"
$PN"7"23;
"VCC"
$PN"14"19;
"MR* \B"
$PN"9"17;
%"74HCT164"
"1","(-3225,2300)","0","ttl","I65";
;
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ttl";
"DSA"
$PN"1"4;
"DSB"
$PN"2"1;
"Q0"
$PN"3"7;
"Q1"
$PN"4"14;
"Q2"
$PN"5"9;
"Q3"
$PN"6"10;
"Q4"
$PN"10"2;
"Q5"
$PN"11"13;
"Q6"
$PN"12"11;
"Q7"
$PN"13"12;
"CP"
$PN"8"8;
"GND"
$PN"7"15;
"VCC"
$PN"14"25;
"MR* \B"
$PN"9"16;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"71;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
END.
