
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,1,0,24}                            Premise(F2)
	S3= ICache[addr]={16,1,0,24}                                Premise(F3)
	S4= CP0[EPC]=epc                                            Premise(F4)
	S5= [PIDReg]=a                                              Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.EPC=epc                                             CP0-Read-EPC(S4)
	S9= PIDReg.Out=a                                            PIDReg-Out(S5)
	S10= PIDReg.Out1_0={a}[1:0]                                 PIDReg-Out(S5)
	S11= PIDReg.Out4_0={a}[4:0]                                 PIDReg-Out(S5)
	S12= PIDReg.Out=>CP0.ASIDIn                                 Premise(F6)
	S13= CP0.ASIDIn=a                                           Path(S9,S12)
	S14= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F7)
	S15= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F8)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F9)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F10)
	S18= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F11)
	S19= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F12)
	S20= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F13)
	S21= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F14)
	S22= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S23= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S26= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S27= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S28= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S30= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S31= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S33= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S34= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F27)
	S35= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F28)
	S36= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F29)
	S37= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F30)
	S38= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F31)
	S39= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F32)
	S40= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F33)
	S41= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S42= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F35)
	S43= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F36)
	S44= IR_EX.Out=>FU.IR_EX                                    Premise(F37)
	S45= IR_ID.Out=>FU.IR_ID                                    Premise(F38)
	S46= IR_MEM.Out=>FU.IR_MEM                                  Premise(F39)
	S47= IR_WB.Out=>FU.IR_WB                                    Premise(F40)
	S48= IMMU.Addr=>IAddrReg.In                                 Premise(F41)
	S49= PC.Out=>ICache.IEA                                     Premise(F42)
	S50= ICache.IEA=addr                                        Path(S7,S49)
	S51= ICache.Hit=ICacheHit(addr)                             ICache-Search(S50)
	S52= ICache.Out={16,1,0,24}                                 ICache-Search(S50,S3)
	S53= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S51,S30)
	S54= FU.ICacheHit=ICacheHit(addr)                           Path(S51,S41)
	S55= ICache.Out=>ICacheReg.In                               Premise(F43)
	S56= ICacheReg.In={16,1,0,24}                               Path(S52,S55)
	S57= PC.Out=>IMMU.IEA                                       Premise(F44)
	S58= IMMU.IEA=addr                                          Path(S7,S57)
	S59= CP0.ASID=>IMMU.PID                                     Premise(F45)
	S60= IMMU.PID=pid                                           Path(S6,S59)
	S61= IMMU.Addr={pid,addr}                                   IMMU-Search(S60,S58)
	S62= IAddrReg.In={pid,addr}                                 Path(S61,S48)
	S63= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S60,S58)
	S64= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S63,S31)
	S65= IR_MEM.Out=>IR_DMMU1.In                                Premise(F46)
	S66= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F47)
	S67= IR_ID.Out=>IR_EX.In                                    Premise(F48)
	S68= ICache.Out=>IR_ID.In                                   Premise(F49)
	S69= IR_ID.In={16,1,0,24}                                   Path(S52,S68)
	S70= ICache.Out=>IR_IMMU.In                                 Premise(F50)
	S71= IR_IMMU.In={16,1,0,24}                                 Path(S52,S70)
	S72= IR_EX.Out=>IR_MEM.In                                   Premise(F51)
	S73= IR_DMMU2.Out=>IR_WB.In                                 Premise(F52)
	S74= IR_MEM.Out=>IR_WB.In                                   Premise(F53)
	S75= CP0.EPC=>PC.In                                         Premise(F54)
	S76= PC.In=epc                                              Path(S8,S75)
	S77= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F55)
	S78= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F56)
	S79= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F57)
	S80= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F58)
	S81= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F59)
	S82= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F60)
	S83= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F61)
	S84= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F62)
	S85= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F63)
	S86= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F64)
	S87= IR_EX.Out31_26=>CU_EX.Op                               Premise(F65)
	S88= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F66)
	S89= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F67)
	S90= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F68)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F69)
	S92= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F70)
	S93= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F71)
	S94= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F72)
	S95= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F73)
	S96= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F74)
	S97= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F75)
	S98= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F76)
	S99= IR_WB.Out31_26=>CU_WB.Op                               Premise(F77)
	S100= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F78)
	S101= CtrlPIDReg=0                                          Premise(F79)
	S102= [PIDReg]=a                                            PIDReg-Hold(S5,S101)
	S103= CtrlASIDIn=0                                          Premise(F80)
	S104= CtrlCP0=0                                             Premise(F81)
	S105= CP0[ASID]=pid                                         CP0-Hold(S0,S104)
	S106= CP0[EPC]=epc                                          CP0-Hold(S4,S104)
	S107= CtrlEPCIn=0                                           Premise(F82)
	S108= CtrlExCodeIn=0                                        Premise(F83)
	S109= CtrlICache=0                                          Premise(F84)
	S110= ICache[addr]={16,1,0,24}                              ICache-Hold(S3,S109)
	S111= CtrlIMMU=0                                            Premise(F85)
	S112= CtrlIR_DMMU1=0                                        Premise(F86)
	S113= CtrlIR_DMMU2=0                                        Premise(F87)
	S114= CtrlIR_EX=0                                           Premise(F88)
	S115= CtrlIR_ID=1                                           Premise(F89)
	S116= [IR_ID]={16,1,0,24}                                   IR_ID-Write(S69,S115)
	S117= CtrlIR_IMMU=0                                         Premise(F90)
	S118= CtrlIR_MEM=0                                          Premise(F91)
	S119= CtrlIR_WB=0                                           Premise(F92)
	S120= CtrlIAddrReg=0                                        Premise(F93)
	S121= CtrlPC=0                                              Premise(F94)
	S122= CtrlPCInc=1                                           Premise(F95)
	S123= PC[Out]=addr+4                                        PC-Inc(S1,S121,S122)
	S124= PC[CIA]=addr                                          PC-Inc(S1,S121,S122)
	S125= CtrlIMem=0                                            Premise(F96)
	S126= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S2,S125)
	S127= CtrlICacheReg=0                                       Premise(F97)
	S128= CtrlIRMux=0                                           Premise(F98)

ID	S129= PIDReg.Out=a                                          PIDReg-Out(S102)
	S130= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S102)
	S131= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S102)
	S132= CP0.ASID=pid                                          CP0-Read-ASID(S105)
	S133= CP0.EPC=epc                                           CP0-Read-EPC(S106)
	S134= IR_ID.Out={16,1,0,24}                                 IR-Out(S116)
	S135= IR_ID.Out31_26=16                                     IR-Out(S116)
	S136= IR_ID.Out25=1                                         IR-Out(S116)
	S137= IR_ID.Out24_6=0                                       IR-Out(S116)
	S138= IR_ID.Out5_0=24                                       IR-Out(S116)
	S139= PC.Out=addr+4                                         PC-Out(S123)
	S140= PC.CIA=addr                                           PC-Out(S124)
	S141= PC.CIA31_28=addr[31:28]                               PC-Out(S124)
	S142= PIDReg.Out=>CP0.ASIDIn                                Premise(F192)
	S143= CP0.ASIDIn=a                                          Path(S129,S142)
	S144= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F193)
	S145= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F194)
	S146= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F195)
	S147= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F196)
	S148= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F197)
	S149= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F198)
	S150= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F199)
	S151= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F200)
	S152= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F201)
	S153= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F202)
	S154= FU.Bub_ID=>CU_ID.Bub                                  Premise(F203)
	S155= FU.Halt_ID=>CU_ID.Halt                                Premise(F204)
	S156= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F205)
	S157= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F206)
	S158= FU.Bub_IF=>CU_IF.Bub                                  Premise(F207)
	S159= FU.Halt_IF=>CU_IF.Halt                                Premise(F208)
	S160= ICache.Hit=>CU_IF.ICacheHit                           Premise(F209)
	S161= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F210)
	S162= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F211)
	S163= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F212)
	S164= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F213)
	S165= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F214)
	S166= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F215)
	S167= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F216)
	S168= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F217)
	S169= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F218)
	S170= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F219)
	S171= ICache.Hit=>FU.ICacheHit                              Premise(F220)
	S172= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F221)
	S173= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F222)
	S174= IR_EX.Out=>FU.IR_EX                                   Premise(F223)
	S175= IR_ID.Out=>FU.IR_ID                                   Premise(F224)
	S176= FU.IR_ID={16,1,0,24}                                  Path(S134,S175)
	S177= IR_MEM.Out=>FU.IR_MEM                                 Premise(F225)
	S178= IR_WB.Out=>FU.IR_WB                                   Premise(F226)
	S179= FU.InID1_RReg=5'b00000                                Premise(F227)
	S180= FU.InID2_RReg=5'b00000                                Premise(F228)
	S181= IMMU.Addr=>IAddrReg.In                                Premise(F229)
	S182= PC.Out=>ICache.IEA                                    Premise(F230)
	S183= ICache.IEA=addr+4                                     Path(S139,S182)
	S184= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S183)
	S185= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S184,S160)
	S186= FU.ICacheHit=ICacheHit(addr+4)                        Path(S184,S171)
	S187= ICache.Out=>ICacheReg.In                              Premise(F231)
	S188= PC.Out=>IMMU.IEA                                      Premise(F232)
	S189= IMMU.IEA=addr+4                                       Path(S139,S188)
	S190= CP0.ASID=>IMMU.PID                                    Premise(F233)
	S191= IMMU.PID=pid                                          Path(S132,S190)
	S192= IMMU.Addr={pid,addr+4}                                IMMU-Search(S191,S189)
	S193= IAddrReg.In={pid,addr+4}                              Path(S192,S181)
	S194= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S191,S189)
	S195= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S194,S161)
	S196= IR_MEM.Out=>IR_DMMU1.In                               Premise(F234)
	S197= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F235)
	S198= IR_ID.Out=>IR_EX.In                                   Premise(F236)
	S199= IR_EX.In={16,1,0,24}                                  Path(S134,S198)
	S200= ICache.Out=>IR_ID.In                                  Premise(F237)
	S201= ICache.Out=>IR_IMMU.In                                Premise(F238)
	S202= IR_EX.Out=>IR_MEM.In                                  Premise(F239)
	S203= IR_DMMU2.Out=>IR_WB.In                                Premise(F240)
	S204= IR_MEM.Out=>IR_WB.In                                  Premise(F241)
	S205= CP0.EPC=>PC.In                                        Premise(F242)
	S206= PC.In=epc                                             Path(S133,S205)
	S207= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F243)
	S208= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F244)
	S209= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F245)
	S210= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F246)
	S211= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F247)
	S212= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F248)
	S213= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F249)
	S214= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F250)
	S215= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F251)
	S216= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F252)
	S217= IR_EX.Out31_26=>CU_EX.Op                              Premise(F253)
	S218= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F254)
	S219= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F255)
	S220= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F256)
	S221= IR_ID.Out31_26=>CU_ID.Op                              Premise(F257)
	S222= CU_ID.Op=16                                           Path(S135,S221)
	S223= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F258)
	S224= CU_ID.IRFunc=24                                       Path(S138,S223)
	S225= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F259)
	S226= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F260)
	S227= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F261)
	S228= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F262)
	S229= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F263)
	S230= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F264)
	S231= IR_WB.Out31_26=>CU_WB.Op                              Premise(F265)
	S232= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F266)
	S233= CtrlPIDReg=0                                          Premise(F267)
	S234= [PIDReg]=a                                            PIDReg-Hold(S102,S233)
	S235= CtrlASIDIn=1                                          Premise(F268)
	S236= CP0[ASID]=a                                           CP0-Write-ASID(S143,S235)
	S237= CtrlCP0=0                                             Premise(F269)
	S238= CtrlEPCIn=0                                           Premise(F270)
	S239= CtrlExCodeIn=0                                        Premise(F271)
	S240= CtrlICache=0                                          Premise(F272)
	S241= ICache[addr]={16,1,0,24}                              ICache-Hold(S110,S240)
	S242= CtrlIMMU=0                                            Premise(F273)
	S243= CtrlIR_DMMU1=0                                        Premise(F274)
	S244= CtrlIR_DMMU2=0                                        Premise(F275)
	S245= CtrlIR_EX=1                                           Premise(F276)
	S246= [IR_EX]={16,1,0,24}                                   IR_EX-Write(S199,S245)
	S247= CtrlIR_ID=0                                           Premise(F277)
	S248= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S116,S247)
	S249= CtrlIR_IMMU=0                                         Premise(F278)
	S250= CtrlIR_MEM=0                                          Premise(F279)
	S251= CtrlIR_WB=0                                           Premise(F280)
	S252= CtrlIAddrReg=0                                        Premise(F281)
	S253= CtrlPC=1                                              Premise(F282)
	S254= CtrlPCInc=0                                           Premise(F283)
	S255= PC[CIA]=addr                                          PC-Hold(S124,S254)
	S256= PC[Out]=epc                                           PC-Write(S206,S253,S254)
	S257= CtrlIMem=0                                            Premise(F284)
	S258= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S126,S257)
	S259= CtrlICacheReg=0                                       Premise(F285)
	S260= CtrlIRMux=0                                           Premise(F286)

EX	S261= PIDReg.Out=a                                          PIDReg-Out(S234)
	S262= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S234)
	S263= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S234)
	S264= CP0.ASID=a                                            CP0-Read-ASID(S236)
	S265= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S246)
	S266= IR_EX.Out31_26=16                                     IR_EX-Out(S246)
	S267= IR_EX.Out25=1                                         IR_EX-Out(S246)
	S268= IR_EX.Out24_6=0                                       IR_EX-Out(S246)
	S269= IR_EX.Out5_0=24                                       IR_EX-Out(S246)
	S270= IR_ID.Out={16,1,0,24}                                 IR-Out(S248)
	S271= IR_ID.Out31_26=16                                     IR-Out(S248)
	S272= IR_ID.Out25=1                                         IR-Out(S248)
	S273= IR_ID.Out24_6=0                                       IR-Out(S248)
	S274= IR_ID.Out5_0=24                                       IR-Out(S248)
	S275= PC.CIA=addr                                           PC-Out(S255)
	S276= PC.CIA31_28=addr[31:28]                               PC-Out(S255)
	S277= PC.Out=epc                                            PC-Out(S256)
	S278= PIDReg.Out=>CP0.ASIDIn                                Premise(F287)
	S279= CP0.ASIDIn=a                                          Path(S261,S278)
	S280= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F288)
	S281= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F289)
	S282= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F290)
	S283= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F291)
	S284= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F292)
	S285= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F293)
	S286= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F294)
	S287= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F295)
	S288= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F296)
	S289= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F297)
	S290= FU.Bub_ID=>CU_ID.Bub                                  Premise(F298)
	S291= FU.Halt_ID=>CU_ID.Halt                                Premise(F299)
	S292= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F300)
	S293= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F301)
	S294= FU.Bub_IF=>CU_IF.Bub                                  Premise(F302)
	S295= FU.Halt_IF=>CU_IF.Halt                                Premise(F303)
	S296= ICache.Hit=>CU_IF.ICacheHit                           Premise(F304)
	S297= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F305)
	S298= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F306)
	S299= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F307)
	S300= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F308)
	S301= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F309)
	S302= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F310)
	S303= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F311)
	S304= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F312)
	S305= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F313)
	S306= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F314)
	S307= ICache.Hit=>FU.ICacheHit                              Premise(F315)
	S308= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F316)
	S309= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F317)
	S310= IR_EX.Out=>FU.IR_EX                                   Premise(F318)
	S311= FU.IR_EX={16,1,0,24}                                  Path(S265,S310)
	S312= IR_ID.Out=>FU.IR_ID                                   Premise(F319)
	S313= FU.IR_ID={16,1,0,24}                                  Path(S270,S312)
	S314= IR_MEM.Out=>FU.IR_MEM                                 Premise(F320)
	S315= IR_WB.Out=>FU.IR_WB                                   Premise(F321)
	S316= FU.InEX_WReg=5'b00000                                 Premise(F322)
	S317= IMMU.Addr=>IAddrReg.In                                Premise(F323)
	S318= PC.Out=>ICache.IEA                                    Premise(F324)
	S319= ICache.IEA=epc                                        Path(S277,S318)
	S320= ICache.Hit=ICacheHit(epc)                             ICache-Search(S319)
	S321= CU_IF.ICacheHit=ICacheHit(epc)                        Path(S320,S296)
	S322= FU.ICacheHit=ICacheHit(epc)                           Path(S320,S307)
	S323= ICache.Out=>ICacheReg.In                              Premise(F325)
	S324= PC.Out=>IMMU.IEA                                      Premise(F326)
	S325= IMMU.IEA=epc                                          Path(S277,S324)
	S326= CP0.ASID=>IMMU.PID                                    Premise(F327)
	S327= IMMU.PID=a                                            Path(S264,S326)
	S328= IMMU.Addr={a,epc}                                     IMMU-Search(S327,S325)
	S329= IAddrReg.In={a,epc}                                   Path(S328,S317)
	S330= IMMU.Hit=IMMUHit(a,epc)                               IMMU-Search(S327,S325)
	S331= CU_IF.IMMUHit=IMMUHit(a,epc)                          Path(S330,S297)
	S332= IR_MEM.Out=>IR_DMMU1.In                               Premise(F328)
	S333= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F329)
	S334= IR_ID.Out=>IR_EX.In                                   Premise(F330)
	S335= IR_EX.In={16,1,0,24}                                  Path(S270,S334)
	S336= ICache.Out=>IR_ID.In                                  Premise(F331)
	S337= ICache.Out=>IR_IMMU.In                                Premise(F332)
	S338= IR_EX.Out=>IR_MEM.In                                  Premise(F333)
	S339= IR_MEM.In={16,1,0,24}                                 Path(S265,S338)
	S340= IR_DMMU2.Out=>IR_WB.In                                Premise(F334)
	S341= IR_MEM.Out=>IR_WB.In                                  Premise(F335)
	S342= CP0.EPC=>PC.In                                        Premise(F336)
	S343= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F337)
	S344= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F338)
	S345= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F339)
	S346= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F340)
	S347= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F341)
	S348= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F342)
	S349= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F343)
	S350= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F344)
	S351= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F345)
	S352= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F346)
	S353= IR_EX.Out31_26=>CU_EX.Op                              Premise(F347)
	S354= CU_EX.Op=16                                           Path(S266,S353)
	S355= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F348)
	S356= CU_EX.IRFunc=24                                       Path(S269,S355)
	S357= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F349)
	S358= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F350)
	S359= IR_ID.Out31_26=>CU_ID.Op                              Premise(F351)
	S360= CU_ID.Op=16                                           Path(S271,S359)
	S361= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F352)
	S362= CU_ID.IRFunc=24                                       Path(S274,S361)
	S363= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F353)
	S364= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F354)
	S365= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F355)
	S366= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F356)
	S367= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F357)
	S368= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F358)
	S369= IR_WB.Out31_26=>CU_WB.Op                              Premise(F359)
	S370= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F360)
	S371= CtrlPIDReg=0                                          Premise(F361)
	S372= [PIDReg]=a                                            PIDReg-Hold(S234,S371)
	S373= CtrlASIDIn=0                                          Premise(F362)
	S374= CtrlCP0=0                                             Premise(F363)
	S375= CP0[ASID]=a                                           CP0-Hold(S236,S374)
	S376= CtrlEPCIn=0                                           Premise(F364)
	S377= CtrlExCodeIn=0                                        Premise(F365)
	S378= CtrlICache=0                                          Premise(F366)
	S379= ICache[addr]={16,1,0,24}                              ICache-Hold(S241,S378)
	S380= CtrlIMMU=0                                            Premise(F367)
	S381= CtrlIR_DMMU1=0                                        Premise(F368)
	S382= CtrlIR_DMMU2=0                                        Premise(F369)
	S383= CtrlIR_EX=0                                           Premise(F370)
	S384= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S246,S383)
	S385= CtrlIR_ID=0                                           Premise(F371)
	S386= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S248,S385)
	S387= CtrlIR_IMMU=0                                         Premise(F372)
	S388= CtrlIR_MEM=1                                          Premise(F373)
	S389= [IR_MEM]={16,1,0,24}                                  IR_MEM-Write(S339,S388)
	S390= CtrlIR_WB=0                                           Premise(F374)
	S391= CtrlIAddrReg=0                                        Premise(F375)
	S392= CtrlPC=0                                              Premise(F376)
	S393= CtrlPCInc=0                                           Premise(F377)
	S394= PC[CIA]=addr                                          PC-Hold(S255,S393)
	S395= PC[Out]=epc                                           PC-Hold(S256,S392,S393)
	S396= CtrlIMem=0                                            Premise(F378)
	S397= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S258,S396)
	S398= CtrlICacheReg=0                                       Premise(F379)
	S399= CtrlIRMux=0                                           Premise(F380)

MEM	S400= PIDReg.Out=a                                          PIDReg-Out(S372)
	S401= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S372)
	S402= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S372)
	S403= CP0.ASID=a                                            CP0-Read-ASID(S375)
	S404= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S384)
	S405= IR_EX.Out31_26=16                                     IR_EX-Out(S384)
	S406= IR_EX.Out25=1                                         IR_EX-Out(S384)
	S407= IR_EX.Out24_6=0                                       IR_EX-Out(S384)
	S408= IR_EX.Out5_0=24                                       IR_EX-Out(S384)
	S409= IR_ID.Out={16,1,0,24}                                 IR-Out(S386)
	S410= IR_ID.Out31_26=16                                     IR-Out(S386)
	S411= IR_ID.Out25=1                                         IR-Out(S386)
	S412= IR_ID.Out24_6=0                                       IR-Out(S386)
	S413= IR_ID.Out5_0=24                                       IR-Out(S386)
	S414= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S389)
	S415= IR_MEM.Out31_26=16                                    IR_MEM-Out(S389)
	S416= IR_MEM.Out25=1                                        IR_MEM-Out(S389)
	S417= IR_MEM.Out24_6=0                                      IR_MEM-Out(S389)
	S418= IR_MEM.Out5_0=24                                      IR_MEM-Out(S389)
	S419= PC.CIA=addr                                           PC-Out(S394)
	S420= PC.CIA31_28=addr[31:28]                               PC-Out(S394)
	S421= PC.Out=epc                                            PC-Out(S395)
	S422= PIDReg.Out=>CP0.ASIDIn                                Premise(F381)
	S423= CP0.ASIDIn=a                                          Path(S400,S422)
	S424= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F382)
	S425= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F383)
	S426= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F384)
	S427= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F385)
	S428= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F386)
	S429= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F387)
	S430= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F388)
	S431= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F389)
	S432= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F390)
	S433= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F391)
	S434= FU.Bub_ID=>CU_ID.Bub                                  Premise(F392)
	S435= FU.Halt_ID=>CU_ID.Halt                                Premise(F393)
	S436= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F394)
	S437= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F395)
	S438= FU.Bub_IF=>CU_IF.Bub                                  Premise(F396)
	S439= FU.Halt_IF=>CU_IF.Halt                                Premise(F397)
	S440= ICache.Hit=>CU_IF.ICacheHit                           Premise(F398)
	S441= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F399)
	S442= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F400)
	S443= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F401)
	S444= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F402)
	S445= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F403)
	S446= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F404)
	S447= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F405)
	S448= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F406)
	S449= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F407)
	S450= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F408)
	S451= ICache.Hit=>FU.ICacheHit                              Premise(F409)
	S452= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F410)
	S453= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F411)
	S454= IR_EX.Out=>FU.IR_EX                                   Premise(F412)
	S455= FU.IR_EX={16,1,0,24}                                  Path(S404,S454)
	S456= IR_ID.Out=>FU.IR_ID                                   Premise(F413)
	S457= FU.IR_ID={16,1,0,24}                                  Path(S409,S456)
	S458= IR_MEM.Out=>FU.IR_MEM                                 Premise(F414)
	S459= FU.IR_MEM={16,1,0,24}                                 Path(S414,S458)
	S460= IR_WB.Out=>FU.IR_WB                                   Premise(F415)
	S461= FU.InMEM_WReg=5'b00000                                Premise(F416)
	S462= IMMU.Addr=>IAddrReg.In                                Premise(F417)
	S463= PC.Out=>ICache.IEA                                    Premise(F418)
	S464= ICache.IEA=epc                                        Path(S421,S463)
	S465= ICache.Hit=ICacheHit(epc)                             ICache-Search(S464)
	S466= CU_IF.ICacheHit=ICacheHit(epc)                        Path(S465,S440)
	S467= FU.ICacheHit=ICacheHit(epc)                           Path(S465,S451)
	S468= ICache.Out=>ICacheReg.In                              Premise(F419)
	S469= PC.Out=>IMMU.IEA                                      Premise(F420)
	S470= IMMU.IEA=epc                                          Path(S421,S469)
	S471= CP0.ASID=>IMMU.PID                                    Premise(F421)
	S472= IMMU.PID=a                                            Path(S403,S471)
	S473= IMMU.Addr={a,epc}                                     IMMU-Search(S472,S470)
	S474= IAddrReg.In={a,epc}                                   Path(S473,S462)
	S475= IMMU.Hit=IMMUHit(a,epc)                               IMMU-Search(S472,S470)
	S476= CU_IF.IMMUHit=IMMUHit(a,epc)                          Path(S475,S441)
	S477= IR_MEM.Out=>IR_DMMU1.In                               Premise(F422)
	S478= IR_DMMU1.In={16,1,0,24}                               Path(S414,S477)
	S479= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F423)
	S480= IR_ID.Out=>IR_EX.In                                   Premise(F424)
	S481= IR_EX.In={16,1,0,24}                                  Path(S409,S480)
	S482= ICache.Out=>IR_ID.In                                  Premise(F425)
	S483= ICache.Out=>IR_IMMU.In                                Premise(F426)
	S484= IR_EX.Out=>IR_MEM.In                                  Premise(F427)
	S485= IR_MEM.In={16,1,0,24}                                 Path(S404,S484)
	S486= IR_DMMU2.Out=>IR_WB.In                                Premise(F428)
	S487= IR_MEM.Out=>IR_WB.In                                  Premise(F429)
	S488= IR_WB.In={16,1,0,24}                                  Path(S414,S487)
	S489= CP0.EPC=>PC.In                                        Premise(F430)
	S490= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F431)
	S491= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F432)
	S492= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F433)
	S493= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F434)
	S494= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F435)
	S495= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F436)
	S496= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F437)
	S497= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F438)
	S498= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F439)
	S499= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F440)
	S500= IR_EX.Out31_26=>CU_EX.Op                              Premise(F441)
	S501= CU_EX.Op=16                                           Path(S405,S500)
	S502= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F442)
	S503= CU_EX.IRFunc=24                                       Path(S408,S502)
	S504= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F443)
	S505= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F444)
	S506= IR_ID.Out31_26=>CU_ID.Op                              Premise(F445)
	S507= CU_ID.Op=16                                           Path(S410,S506)
	S508= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F446)
	S509= CU_ID.IRFunc=24                                       Path(S413,S508)
	S510= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F447)
	S511= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F448)
	S512= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F449)
	S513= CU_MEM.Op=16                                          Path(S415,S512)
	S514= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F450)
	S515= CU_MEM.IRFunc=24                                      Path(S418,S514)
	S516= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F451)
	S517= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F452)
	S518= IR_WB.Out31_26=>CU_WB.Op                              Premise(F453)
	S519= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F454)
	S520= CtrlPIDReg=0                                          Premise(F455)
	S521= [PIDReg]=a                                            PIDReg-Hold(S372,S520)
	S522= CtrlASIDIn=0                                          Premise(F456)
	S523= CtrlCP0=0                                             Premise(F457)
	S524= CP0[ASID]=a                                           CP0-Hold(S375,S523)
	S525= CtrlEPCIn=0                                           Premise(F458)
	S526= CtrlExCodeIn=0                                        Premise(F459)
	S527= CtrlICache=0                                          Premise(F460)
	S528= ICache[addr]={16,1,0,24}                              ICache-Hold(S379,S527)
	S529= CtrlIMMU=0                                            Premise(F461)
	S530= CtrlIR_DMMU1=1                                        Premise(F462)
	S531= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Write(S478,S530)
	S532= CtrlIR_DMMU2=0                                        Premise(F463)
	S533= CtrlIR_EX=0                                           Premise(F464)
	S534= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S384,S533)
	S535= CtrlIR_ID=0                                           Premise(F465)
	S536= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S386,S535)
	S537= CtrlIR_IMMU=0                                         Premise(F466)
	S538= CtrlIR_MEM=0                                          Premise(F467)
	S539= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S389,S538)
	S540= CtrlIR_WB=1                                           Premise(F468)
	S541= [IR_WB]={16,1,0,24}                                   IR_WB-Write(S488,S540)
	S542= CtrlIAddrReg=0                                        Premise(F469)
	S543= CtrlPC=0                                              Premise(F470)
	S544= CtrlPCInc=0                                           Premise(F471)
	S545= PC[CIA]=addr                                          PC-Hold(S394,S544)
	S546= PC[Out]=epc                                           PC-Hold(S395,S543,S544)
	S547= CtrlIMem=0                                            Premise(F472)
	S548= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S397,S547)
	S549= CtrlICacheReg=0                                       Premise(F473)
	S550= CtrlIRMux=0                                           Premise(F474)

DMMU1	S551= PIDReg.Out=a                                          PIDReg-Out(S521)
	S552= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S521)
	S553= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S521)
	S554= CP0.ASID=a                                            CP0-Read-ASID(S524)
	S555= IR_DMMU1.Out={16,1,0,24}                              IR_DMMU1-Out(S531)
	S556= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S531)
	S557= IR_DMMU1.Out25=1                                      IR_DMMU1-Out(S531)
	S558= IR_DMMU1.Out24_6=0                                    IR_DMMU1-Out(S531)
	S559= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S531)
	S560= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S534)
	S561= IR_EX.Out31_26=16                                     IR_EX-Out(S534)
	S562= IR_EX.Out25=1                                         IR_EX-Out(S534)
	S563= IR_EX.Out24_6=0                                       IR_EX-Out(S534)
	S564= IR_EX.Out5_0=24                                       IR_EX-Out(S534)
	S565= IR_ID.Out={16,1,0,24}                                 IR-Out(S536)
	S566= IR_ID.Out31_26=16                                     IR-Out(S536)
	S567= IR_ID.Out25=1                                         IR-Out(S536)
	S568= IR_ID.Out24_6=0                                       IR-Out(S536)
	S569= IR_ID.Out5_0=24                                       IR-Out(S536)
	S570= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S539)
	S571= IR_MEM.Out31_26=16                                    IR_MEM-Out(S539)
	S572= IR_MEM.Out25=1                                        IR_MEM-Out(S539)
	S573= IR_MEM.Out24_6=0                                      IR_MEM-Out(S539)
	S574= IR_MEM.Out5_0=24                                      IR_MEM-Out(S539)
	S575= IR_WB.Out={16,1,0,24}                                 IR-Out(S541)
	S576= IR_WB.Out31_26=16                                     IR-Out(S541)
	S577= IR_WB.Out25=1                                         IR-Out(S541)
	S578= IR_WB.Out24_6=0                                       IR-Out(S541)
	S579= IR_WB.Out5_0=24                                       IR-Out(S541)
	S580= PC.CIA=addr                                           PC-Out(S545)
	S581= PC.CIA31_28=addr[31:28]                               PC-Out(S545)
	S582= PC.Out=epc                                            PC-Out(S546)
	S583= PIDReg.Out=>CP0.ASIDIn                                Premise(F475)
	S584= CP0.ASIDIn=a                                          Path(S551,S583)
	S585= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F476)
	S586= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F477)
	S587= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F478)
	S588= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F479)
	S589= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F480)
	S590= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F481)
	S591= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F482)
	S592= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F483)
	S593= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F484)
	S594= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F485)
	S595= FU.Bub_ID=>CU_ID.Bub                                  Premise(F486)
	S596= FU.Halt_ID=>CU_ID.Halt                                Premise(F487)
	S597= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F488)
	S598= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F489)
	S599= FU.Bub_IF=>CU_IF.Bub                                  Premise(F490)
	S600= FU.Halt_IF=>CU_IF.Halt                                Premise(F491)
	S601= ICache.Hit=>CU_IF.ICacheHit                           Premise(F492)
	S602= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F493)
	S603= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F494)
	S604= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F495)
	S605= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F496)
	S606= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F497)
	S607= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F498)
	S608= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F499)
	S609= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F500)
	S610= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F501)
	S611= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F502)
	S612= ICache.Hit=>FU.ICacheHit                              Premise(F503)
	S613= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F504)
	S614= FU.IR_DMMU1={16,1,0,24}                               Path(S555,S613)
	S615= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F505)
	S616= IR_EX.Out=>FU.IR_EX                                   Premise(F506)
	S617= FU.IR_EX={16,1,0,24}                                  Path(S560,S616)
	S618= IR_ID.Out=>FU.IR_ID                                   Premise(F507)
	S619= FU.IR_ID={16,1,0,24}                                  Path(S565,S618)
	S620= IR_MEM.Out=>FU.IR_MEM                                 Premise(F508)
	S621= FU.IR_MEM={16,1,0,24}                                 Path(S570,S620)
	S622= IR_WB.Out=>FU.IR_WB                                   Premise(F509)
	S623= FU.IR_WB={16,1,0,24}                                  Path(S575,S622)
	S624= FU.InDMMU1_WReg=5'b00000                              Premise(F510)
	S625= IMMU.Addr=>IAddrReg.In                                Premise(F511)
	S626= PC.Out=>ICache.IEA                                    Premise(F512)
	S627= ICache.IEA=epc                                        Path(S582,S626)
	S628= ICache.Hit=ICacheHit(epc)                             ICache-Search(S627)
	S629= CU_IF.ICacheHit=ICacheHit(epc)                        Path(S628,S601)
	S630= FU.ICacheHit=ICacheHit(epc)                           Path(S628,S612)
	S631= ICache.Out=>ICacheReg.In                              Premise(F513)
	S632= PC.Out=>IMMU.IEA                                      Premise(F514)
	S633= IMMU.IEA=epc                                          Path(S582,S632)
	S634= CP0.ASID=>IMMU.PID                                    Premise(F515)
	S635= IMMU.PID=a                                            Path(S554,S634)
	S636= IMMU.Addr={a,epc}                                     IMMU-Search(S635,S633)
	S637= IAddrReg.In={a,epc}                                   Path(S636,S625)
	S638= IMMU.Hit=IMMUHit(a,epc)                               IMMU-Search(S635,S633)
	S639= CU_IF.IMMUHit=IMMUHit(a,epc)                          Path(S638,S602)
	S640= IR_MEM.Out=>IR_DMMU1.In                               Premise(F516)
	S641= IR_DMMU1.In={16,1,0,24}                               Path(S570,S640)
	S642= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F517)
	S643= IR_DMMU2.In={16,1,0,24}                               Path(S555,S642)
	S644= IR_ID.Out=>IR_EX.In                                   Premise(F518)
	S645= IR_EX.In={16,1,0,24}                                  Path(S565,S644)
	S646= ICache.Out=>IR_ID.In                                  Premise(F519)
	S647= ICache.Out=>IR_IMMU.In                                Premise(F520)
	S648= IR_EX.Out=>IR_MEM.In                                  Premise(F521)
	S649= IR_MEM.In={16,1,0,24}                                 Path(S560,S648)
	S650= IR_DMMU2.Out=>IR_WB.In                                Premise(F522)
	S651= IR_MEM.Out=>IR_WB.In                                  Premise(F523)
	S652= IR_WB.In={16,1,0,24}                                  Path(S570,S651)
	S653= CP0.EPC=>PC.In                                        Premise(F524)
	S654= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F525)
	S655= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F526)
	S656= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F527)
	S657= CU_DMMU1.Op=16                                        Path(S556,S656)
	S658= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F528)
	S659= CU_DMMU1.IRFunc=24                                    Path(S559,S658)
	S660= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F529)
	S661= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F530)
	S662= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F531)
	S663= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F532)
	S664= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F533)
	S665= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F534)
	S666= IR_EX.Out31_26=>CU_EX.Op                              Premise(F535)
	S667= CU_EX.Op=16                                           Path(S561,S666)
	S668= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F536)
	S669= CU_EX.IRFunc=24                                       Path(S564,S668)
	S670= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F537)
	S671= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F538)
	S672= IR_ID.Out31_26=>CU_ID.Op                              Premise(F539)
	S673= CU_ID.Op=16                                           Path(S566,S672)
	S674= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F540)
	S675= CU_ID.IRFunc=24                                       Path(S569,S674)
	S676= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F541)
	S677= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F542)
	S678= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F543)
	S679= CU_MEM.Op=16                                          Path(S571,S678)
	S680= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F544)
	S681= CU_MEM.IRFunc=24                                      Path(S574,S680)
	S682= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F545)
	S683= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F546)
	S684= IR_WB.Out31_26=>CU_WB.Op                              Premise(F547)
	S685= CU_WB.Op=16                                           Path(S576,S684)
	S686= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F548)
	S687= CU_WB.IRFunc=24                                       Path(S579,S686)
	S688= CtrlPIDReg=0                                          Premise(F549)
	S689= [PIDReg]=a                                            PIDReg-Hold(S521,S688)
	S690= CtrlASIDIn=0                                          Premise(F550)
	S691= CtrlCP0=0                                             Premise(F551)
	S692= CP0[ASID]=a                                           CP0-Hold(S524,S691)
	S693= CtrlEPCIn=0                                           Premise(F552)
	S694= CtrlExCodeIn=0                                        Premise(F553)
	S695= CtrlICache=0                                          Premise(F554)
	S696= ICache[addr]={16,1,0,24}                              ICache-Hold(S528,S695)
	S697= CtrlIMMU=0                                            Premise(F555)
	S698= CtrlIR_DMMU1=0                                        Premise(F556)
	S699= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Hold(S531,S698)
	S700= CtrlIR_DMMU2=1                                        Premise(F557)
	S701= [IR_DMMU2]={16,1,0,24}                                IR_DMMU2-Write(S643,S700)
	S702= CtrlIR_EX=0                                           Premise(F558)
	S703= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S534,S702)
	S704= CtrlIR_ID=0                                           Premise(F559)
	S705= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S536,S704)
	S706= CtrlIR_IMMU=0                                         Premise(F560)
	S707= CtrlIR_MEM=0                                          Premise(F561)
	S708= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S539,S707)
	S709= CtrlIR_WB=0                                           Premise(F562)
	S710= [IR_WB]={16,1,0,24}                                   IR_WB-Hold(S541,S709)
	S711= CtrlIAddrReg=0                                        Premise(F563)
	S712= CtrlPC=0                                              Premise(F564)
	S713= CtrlPCInc=0                                           Premise(F565)
	S714= PC[CIA]=addr                                          PC-Hold(S545,S713)
	S715= PC[Out]=epc                                           PC-Hold(S546,S712,S713)
	S716= CtrlIMem=0                                            Premise(F566)
	S717= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S548,S716)
	S718= CtrlICacheReg=0                                       Premise(F567)
	S719= CtrlIRMux=0                                           Premise(F568)

DMMU2	S720= PIDReg.Out=a                                          PIDReg-Out(S689)
	S721= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S689)
	S722= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S689)
	S723= CP0.ASID=a                                            CP0-Read-ASID(S692)
	S724= IR_DMMU1.Out={16,1,0,24}                              IR_DMMU1-Out(S699)
	S725= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S699)
	S726= IR_DMMU1.Out25=1                                      IR_DMMU1-Out(S699)
	S727= IR_DMMU1.Out24_6=0                                    IR_DMMU1-Out(S699)
	S728= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S699)
	S729= IR_DMMU2.Out={16,1,0,24}                              IR_DMMU2-Out(S701)
	S730= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S701)
	S731= IR_DMMU2.Out25=1                                      IR_DMMU2-Out(S701)
	S732= IR_DMMU2.Out24_6=0                                    IR_DMMU2-Out(S701)
	S733= IR_DMMU2.Out5_0=24                                    IR_DMMU2-Out(S701)
	S734= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S703)
	S735= IR_EX.Out31_26=16                                     IR_EX-Out(S703)
	S736= IR_EX.Out25=1                                         IR_EX-Out(S703)
	S737= IR_EX.Out24_6=0                                       IR_EX-Out(S703)
	S738= IR_EX.Out5_0=24                                       IR_EX-Out(S703)
	S739= IR_ID.Out={16,1,0,24}                                 IR-Out(S705)
	S740= IR_ID.Out31_26=16                                     IR-Out(S705)
	S741= IR_ID.Out25=1                                         IR-Out(S705)
	S742= IR_ID.Out24_6=0                                       IR-Out(S705)
	S743= IR_ID.Out5_0=24                                       IR-Out(S705)
	S744= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S708)
	S745= IR_MEM.Out31_26=16                                    IR_MEM-Out(S708)
	S746= IR_MEM.Out25=1                                        IR_MEM-Out(S708)
	S747= IR_MEM.Out24_6=0                                      IR_MEM-Out(S708)
	S748= IR_MEM.Out5_0=24                                      IR_MEM-Out(S708)
	S749= IR_WB.Out={16,1,0,24}                                 IR-Out(S710)
	S750= IR_WB.Out31_26=16                                     IR-Out(S710)
	S751= IR_WB.Out25=1                                         IR-Out(S710)
	S752= IR_WB.Out24_6=0                                       IR-Out(S710)
	S753= IR_WB.Out5_0=24                                       IR-Out(S710)
	S754= PC.CIA=addr                                           PC-Out(S714)
	S755= PC.CIA31_28=addr[31:28]                               PC-Out(S714)
	S756= PC.Out=epc                                            PC-Out(S715)
	S757= PIDReg.Out=>CP0.ASIDIn                                Premise(F569)
	S758= CP0.ASIDIn=a                                          Path(S720,S757)
	S759= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F570)
	S760= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F571)
	S761= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F572)
	S762= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F573)
	S763= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F574)
	S764= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F575)
	S765= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F576)
	S766= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F577)
	S767= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F578)
	S768= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F579)
	S769= FU.Bub_ID=>CU_ID.Bub                                  Premise(F580)
	S770= FU.Halt_ID=>CU_ID.Halt                                Premise(F581)
	S771= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F582)
	S772= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F583)
	S773= FU.Bub_IF=>CU_IF.Bub                                  Premise(F584)
	S774= FU.Halt_IF=>CU_IF.Halt                                Premise(F585)
	S775= ICache.Hit=>CU_IF.ICacheHit                           Premise(F586)
	S776= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F587)
	S777= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F588)
	S778= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F589)
	S779= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F590)
	S780= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F591)
	S781= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F592)
	S782= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F593)
	S783= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F594)
	S784= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F595)
	S785= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F596)
	S786= ICache.Hit=>FU.ICacheHit                              Premise(F597)
	S787= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F598)
	S788= FU.IR_DMMU1={16,1,0,24}                               Path(S724,S787)
	S789= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F599)
	S790= FU.IR_DMMU2={16,1,0,24}                               Path(S729,S789)
	S791= IR_EX.Out=>FU.IR_EX                                   Premise(F600)
	S792= FU.IR_EX={16,1,0,24}                                  Path(S734,S791)
	S793= IR_ID.Out=>FU.IR_ID                                   Premise(F601)
	S794= FU.IR_ID={16,1,0,24}                                  Path(S739,S793)
	S795= IR_MEM.Out=>FU.IR_MEM                                 Premise(F602)
	S796= FU.IR_MEM={16,1,0,24}                                 Path(S744,S795)
	S797= IR_WB.Out=>FU.IR_WB                                   Premise(F603)
	S798= FU.IR_WB={16,1,0,24}                                  Path(S749,S797)
	S799= FU.InDMMU2_WReg=5'b00000                              Premise(F604)
	S800= IMMU.Addr=>IAddrReg.In                                Premise(F605)
	S801= PC.Out=>ICache.IEA                                    Premise(F606)
	S802= ICache.IEA=epc                                        Path(S756,S801)
	S803= ICache.Hit=ICacheHit(epc)                             ICache-Search(S802)
	S804= CU_IF.ICacheHit=ICacheHit(epc)                        Path(S803,S775)
	S805= FU.ICacheHit=ICacheHit(epc)                           Path(S803,S786)
	S806= ICache.Out=>ICacheReg.In                              Premise(F607)
	S807= PC.Out=>IMMU.IEA                                      Premise(F608)
	S808= IMMU.IEA=epc                                          Path(S756,S807)
	S809= CP0.ASID=>IMMU.PID                                    Premise(F609)
	S810= IMMU.PID=a                                            Path(S723,S809)
	S811= IMMU.Addr={a,epc}                                     IMMU-Search(S810,S808)
	S812= IAddrReg.In={a,epc}                                   Path(S811,S800)
	S813= IMMU.Hit=IMMUHit(a,epc)                               IMMU-Search(S810,S808)
	S814= CU_IF.IMMUHit=IMMUHit(a,epc)                          Path(S813,S776)
	S815= IR_MEM.Out=>IR_DMMU1.In                               Premise(F610)
	S816= IR_DMMU1.In={16,1,0,24}                               Path(S744,S815)
	S817= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F611)
	S818= IR_DMMU2.In={16,1,0,24}                               Path(S724,S817)
	S819= IR_ID.Out=>IR_EX.In                                   Premise(F612)
	S820= IR_EX.In={16,1,0,24}                                  Path(S739,S819)
	S821= ICache.Out=>IR_ID.In                                  Premise(F613)
	S822= ICache.Out=>IR_IMMU.In                                Premise(F614)
	S823= IR_EX.Out=>IR_MEM.In                                  Premise(F615)
	S824= IR_MEM.In={16,1,0,24}                                 Path(S734,S823)
	S825= IR_DMMU2.Out=>IR_WB.In                                Premise(F616)
	S826= IR_WB.In={16,1,0,24}                                  Path(S729,S825)
	S827= IR_MEM.Out=>IR_WB.In                                  Premise(F617)
	S828= CP0.EPC=>PC.In                                        Premise(F618)
	S829= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F619)
	S830= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F620)
	S831= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F621)
	S832= CU_DMMU1.Op=16                                        Path(S725,S831)
	S833= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F622)
	S834= CU_DMMU1.IRFunc=24                                    Path(S728,S833)
	S835= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F623)
	S836= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F624)
	S837= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F625)
	S838= CU_DMMU2.Op=16                                        Path(S730,S837)
	S839= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F626)
	S840= CU_DMMU2.IRFunc=24                                    Path(S733,S839)
	S841= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F627)
	S842= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F628)
	S843= IR_EX.Out31_26=>CU_EX.Op                              Premise(F629)
	S844= CU_EX.Op=16                                           Path(S735,S843)
	S845= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F630)
	S846= CU_EX.IRFunc=24                                       Path(S738,S845)
	S847= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F631)
	S848= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F632)
	S849= IR_ID.Out31_26=>CU_ID.Op                              Premise(F633)
	S850= CU_ID.Op=16                                           Path(S740,S849)
	S851= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F634)
	S852= CU_ID.IRFunc=24                                       Path(S743,S851)
	S853= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F635)
	S854= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F636)
	S855= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F637)
	S856= CU_MEM.Op=16                                          Path(S745,S855)
	S857= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F638)
	S858= CU_MEM.IRFunc=24                                      Path(S748,S857)
	S859= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F639)
	S860= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F640)
	S861= IR_WB.Out31_26=>CU_WB.Op                              Premise(F641)
	S862= CU_WB.Op=16                                           Path(S750,S861)
	S863= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F642)
	S864= CU_WB.IRFunc=24                                       Path(S753,S863)
	S865= CtrlPIDReg=0                                          Premise(F643)
	S866= [PIDReg]=a                                            PIDReg-Hold(S689,S865)
	S867= CtrlASIDIn=0                                          Premise(F644)
	S868= CtrlCP0=0                                             Premise(F645)
	S869= CP0[ASID]=a                                           CP0-Hold(S692,S868)
	S870= CtrlEPCIn=0                                           Premise(F646)
	S871= CtrlExCodeIn=0                                        Premise(F647)
	S872= CtrlICache=0                                          Premise(F648)
	S873= ICache[addr]={16,1,0,24}                              ICache-Hold(S696,S872)
	S874= CtrlIMMU=0                                            Premise(F649)
	S875= CtrlIR_DMMU1=0                                        Premise(F650)
	S876= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Hold(S699,S875)
	S877= CtrlIR_DMMU2=0                                        Premise(F651)
	S878= [IR_DMMU2]={16,1,0,24}                                IR_DMMU2-Hold(S701,S877)
	S879= CtrlIR_EX=0                                           Premise(F652)
	S880= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S703,S879)
	S881= CtrlIR_ID=0                                           Premise(F653)
	S882= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S705,S881)
	S883= CtrlIR_IMMU=0                                         Premise(F654)
	S884= CtrlIR_MEM=0                                          Premise(F655)
	S885= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S708,S884)
	S886= CtrlIR_WB=1                                           Premise(F656)
	S887= [IR_WB]={16,1,0,24}                                   IR_WB-Write(S826,S886)
	S888= CtrlIAddrReg=0                                        Premise(F657)
	S889= CtrlPC=0                                              Premise(F658)
	S890= CtrlPCInc=0                                           Premise(F659)
	S891= PC[CIA]=addr                                          PC-Hold(S714,S890)
	S892= PC[Out]=epc                                           PC-Hold(S715,S889,S890)
	S893= CtrlIMem=0                                            Premise(F660)
	S894= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S717,S893)
	S895= CtrlICacheReg=0                                       Premise(F661)
	S896= CtrlIRMux=0                                           Premise(F662)

WB	S897= PIDReg.Out=a                                          PIDReg-Out(S866)
	S898= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S866)
	S899= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S866)
	S900= CP0.ASID=a                                            CP0-Read-ASID(S869)
	S901= IR_DMMU1.Out={16,1,0,24}                              IR_DMMU1-Out(S876)
	S902= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S876)
	S903= IR_DMMU1.Out25=1                                      IR_DMMU1-Out(S876)
	S904= IR_DMMU1.Out24_6=0                                    IR_DMMU1-Out(S876)
	S905= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S876)
	S906= IR_DMMU2.Out={16,1,0,24}                              IR_DMMU2-Out(S878)
	S907= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S878)
	S908= IR_DMMU2.Out25=1                                      IR_DMMU2-Out(S878)
	S909= IR_DMMU2.Out24_6=0                                    IR_DMMU2-Out(S878)
	S910= IR_DMMU2.Out5_0=24                                    IR_DMMU2-Out(S878)
	S911= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S880)
	S912= IR_EX.Out31_26=16                                     IR_EX-Out(S880)
	S913= IR_EX.Out25=1                                         IR_EX-Out(S880)
	S914= IR_EX.Out24_6=0                                       IR_EX-Out(S880)
	S915= IR_EX.Out5_0=24                                       IR_EX-Out(S880)
	S916= IR_ID.Out={16,1,0,24}                                 IR-Out(S882)
	S917= IR_ID.Out31_26=16                                     IR-Out(S882)
	S918= IR_ID.Out25=1                                         IR-Out(S882)
	S919= IR_ID.Out24_6=0                                       IR-Out(S882)
	S920= IR_ID.Out5_0=24                                       IR-Out(S882)
	S921= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S885)
	S922= IR_MEM.Out31_26=16                                    IR_MEM-Out(S885)
	S923= IR_MEM.Out25=1                                        IR_MEM-Out(S885)
	S924= IR_MEM.Out24_6=0                                      IR_MEM-Out(S885)
	S925= IR_MEM.Out5_0=24                                      IR_MEM-Out(S885)
	S926= IR_WB.Out={16,1,0,24}                                 IR-Out(S887)
	S927= IR_WB.Out31_26=16                                     IR-Out(S887)
	S928= IR_WB.Out25=1                                         IR-Out(S887)
	S929= IR_WB.Out24_6=0                                       IR-Out(S887)
	S930= IR_WB.Out5_0=24                                       IR-Out(S887)
	S931= PC.CIA=addr                                           PC-Out(S891)
	S932= PC.CIA31_28=addr[31:28]                               PC-Out(S891)
	S933= PC.Out=epc                                            PC-Out(S892)
	S934= PIDReg.Out=>CP0.ASIDIn                                Premise(F663)
	S935= CP0.ASIDIn=a                                          Path(S897,S934)
	S936= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F664)
	S937= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F665)
	S938= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F666)
	S939= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F667)
	S940= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F668)
	S941= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F669)
	S942= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F670)
	S943= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F671)
	S944= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F672)
	S945= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F673)
	S946= FU.Bub_ID=>CU_ID.Bub                                  Premise(F674)
	S947= FU.Halt_ID=>CU_ID.Halt                                Premise(F675)
	S948= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F676)
	S949= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F677)
	S950= FU.Bub_IF=>CU_IF.Bub                                  Premise(F678)
	S951= FU.Halt_IF=>CU_IF.Halt                                Premise(F679)
	S952= ICache.Hit=>CU_IF.ICacheHit                           Premise(F680)
	S953= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F681)
	S954= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F682)
	S955= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F683)
	S956= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F684)
	S957= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F685)
	S958= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F686)
	S959= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F687)
	S960= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F688)
	S961= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F689)
	S962= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F690)
	S963= ICache.Hit=>FU.ICacheHit                              Premise(F691)
	S964= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F692)
	S965= FU.IR_DMMU1={16,1,0,24}                               Path(S901,S964)
	S966= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F693)
	S967= FU.IR_DMMU2={16,1,0,24}                               Path(S906,S966)
	S968= IR_EX.Out=>FU.IR_EX                                   Premise(F694)
	S969= FU.IR_EX={16,1,0,24}                                  Path(S911,S968)
	S970= IR_ID.Out=>FU.IR_ID                                   Premise(F695)
	S971= FU.IR_ID={16,1,0,24}                                  Path(S916,S970)
	S972= IR_MEM.Out=>FU.IR_MEM                                 Premise(F696)
	S973= FU.IR_MEM={16,1,0,24}                                 Path(S921,S972)
	S974= IR_WB.Out=>FU.IR_WB                                   Premise(F697)
	S975= FU.IR_WB={16,1,0,24}                                  Path(S926,S974)
	S976= FU.InWB_WReg=5'b00000                                 Premise(F698)
	S977= IMMU.Addr=>IAddrReg.In                                Premise(F699)
	S978= PC.Out=>ICache.IEA                                    Premise(F700)
	S979= ICache.IEA=epc                                        Path(S933,S978)
	S980= ICache.Hit=ICacheHit(epc)                             ICache-Search(S979)
	S981= CU_IF.ICacheHit=ICacheHit(epc)                        Path(S980,S952)
	S982= FU.ICacheHit=ICacheHit(epc)                           Path(S980,S963)
	S983= ICache.Out=>ICacheReg.In                              Premise(F701)
	S984= PC.Out=>IMMU.IEA                                      Premise(F702)
	S985= IMMU.IEA=epc                                          Path(S933,S984)
	S986= CP0.ASID=>IMMU.PID                                    Premise(F703)
	S987= IMMU.PID=a                                            Path(S900,S986)
	S988= IMMU.Addr={a,epc}                                     IMMU-Search(S987,S985)
	S989= IAddrReg.In={a,epc}                                   Path(S988,S977)
	S990= IMMU.Hit=IMMUHit(a,epc)                               IMMU-Search(S987,S985)
	S991= CU_IF.IMMUHit=IMMUHit(a,epc)                          Path(S990,S953)
	S992= IR_MEM.Out=>IR_DMMU1.In                               Premise(F704)
	S993= IR_DMMU1.In={16,1,0,24}                               Path(S921,S992)
	S994= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F705)
	S995= IR_DMMU2.In={16,1,0,24}                               Path(S901,S994)
	S996= IR_ID.Out=>IR_EX.In                                   Premise(F706)
	S997= IR_EX.In={16,1,0,24}                                  Path(S916,S996)
	S998= ICache.Out=>IR_ID.In                                  Premise(F707)
	S999= ICache.Out=>IR_IMMU.In                                Premise(F708)
	S1000= IR_EX.Out=>IR_MEM.In                                 Premise(F709)
	S1001= IR_MEM.In={16,1,0,24}                                Path(S911,S1000)
	S1002= IR_DMMU2.Out=>IR_WB.In                               Premise(F710)
	S1003= IR_WB.In={16,1,0,24}                                 Path(S906,S1002)
	S1004= IR_MEM.Out=>IR_WB.In                                 Premise(F711)
	S1005= CP0.EPC=>PC.In                                       Premise(F712)
	S1006= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F713)
	S1007= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F714)
	S1008= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F715)
	S1009= CU_DMMU1.Op=16                                       Path(S902,S1008)
	S1010= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F716)
	S1011= CU_DMMU1.IRFunc=24                                   Path(S905,S1010)
	S1012= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F717)
	S1013= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F718)
	S1014= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F719)
	S1015= CU_DMMU2.Op=16                                       Path(S907,S1014)
	S1016= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F720)
	S1017= CU_DMMU2.IRFunc=24                                   Path(S910,S1016)
	S1018= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F721)
	S1019= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F722)
	S1020= IR_EX.Out31_26=>CU_EX.Op                             Premise(F723)
	S1021= CU_EX.Op=16                                          Path(S912,S1020)
	S1022= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F724)
	S1023= CU_EX.IRFunc=24                                      Path(S915,S1022)
	S1024= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F725)
	S1025= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F726)
	S1026= IR_ID.Out31_26=>CU_ID.Op                             Premise(F727)
	S1027= CU_ID.Op=16                                          Path(S917,S1026)
	S1028= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F728)
	S1029= CU_ID.IRFunc=24                                      Path(S920,S1028)
	S1030= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F729)
	S1031= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F730)
	S1032= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F731)
	S1033= CU_MEM.Op=16                                         Path(S922,S1032)
	S1034= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F732)
	S1035= CU_MEM.IRFunc=24                                     Path(S925,S1034)
	S1036= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F733)
	S1037= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F734)
	S1038= IR_WB.Out31_26=>CU_WB.Op                             Premise(F735)
	S1039= CU_WB.Op=16                                          Path(S927,S1038)
	S1040= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F736)
	S1041= CU_WB.IRFunc=24                                      Path(S930,S1040)
	S1042= CtrlPIDReg=0                                         Premise(F737)
	S1043= [PIDReg]=a                                           PIDReg-Hold(S866,S1042)
	S1044= CtrlASIDIn=0                                         Premise(F738)
	S1045= CtrlCP0=0                                            Premise(F739)
	S1046= CP0[ASID]=a                                          CP0-Hold(S869,S1045)
	S1047= CtrlEPCIn=0                                          Premise(F740)
	S1048= CtrlExCodeIn=0                                       Premise(F741)
	S1049= CtrlICache=0                                         Premise(F742)
	S1050= ICache[addr]={16,1,0,24}                             ICache-Hold(S873,S1049)
	S1051= CtrlIMMU=0                                           Premise(F743)
	S1052= CtrlIR_DMMU1=0                                       Premise(F744)
	S1053= [IR_DMMU1]={16,1,0,24}                               IR_DMMU1-Hold(S876,S1052)
	S1054= CtrlIR_DMMU2=0                                       Premise(F745)
	S1055= [IR_DMMU2]={16,1,0,24}                               IR_DMMU2-Hold(S878,S1054)
	S1056= CtrlIR_EX=0                                          Premise(F746)
	S1057= [IR_EX]={16,1,0,24}                                  IR_EX-Hold(S880,S1056)
	S1058= CtrlIR_ID=0                                          Premise(F747)
	S1059= [IR_ID]={16,1,0,24}                                  IR_ID-Hold(S882,S1058)
	S1060= CtrlIR_IMMU=0                                        Premise(F748)
	S1061= CtrlIR_MEM=0                                         Premise(F749)
	S1062= [IR_MEM]={16,1,0,24}                                 IR_MEM-Hold(S885,S1061)
	S1063= CtrlIR_WB=0                                          Premise(F750)
	S1064= [IR_WB]={16,1,0,24}                                  IR_WB-Hold(S887,S1063)
	S1065= CtrlIAddrReg=0                                       Premise(F751)
	S1066= CtrlPC=0                                             Premise(F752)
	S1067= CtrlPCInc=0                                          Premise(F753)
	S1068= PC[CIA]=addr                                         PC-Hold(S891,S1067)
	S1069= PC[Out]=epc                                          PC-Hold(S892,S1066,S1067)
	S1070= CtrlIMem=0                                           Premise(F754)
	S1071= IMem[{pid,addr}]={16,1,0,24}                         IMem-Hold(S894,S1070)
	S1072= CtrlICacheReg=0                                      Premise(F755)
	S1073= CtrlIRMux=0                                          Premise(F756)

POST	S1043= [PIDReg]=a                                           PIDReg-Hold(S866,S1042)
	S1046= CP0[ASID]=a                                          CP0-Hold(S869,S1045)
	S1050= ICache[addr]={16,1,0,24}                             ICache-Hold(S873,S1049)
	S1053= [IR_DMMU1]={16,1,0,24}                               IR_DMMU1-Hold(S876,S1052)
	S1055= [IR_DMMU2]={16,1,0,24}                               IR_DMMU2-Hold(S878,S1054)
	S1057= [IR_EX]={16,1,0,24}                                  IR_EX-Hold(S880,S1056)
	S1059= [IR_ID]={16,1,0,24}                                  IR_ID-Hold(S882,S1058)
	S1062= [IR_MEM]={16,1,0,24}                                 IR_MEM-Hold(S885,S1061)
	S1064= [IR_WB]={16,1,0,24}                                  IR_WB-Hold(S887,S1063)
	S1068= PC[CIA]=addr                                         PC-Hold(S891,S1067)
	S1069= PC[Out]=epc                                          PC-Hold(S892,S1066,S1067)
	S1071= IMem[{pid,addr}]={16,1,0,24}                         IMem-Hold(S894,S1070)

