

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_iPI60J
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HjjHFQ"
Running: cat _ptx_HjjHFQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_WCOikX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_WCOikX --output-file  /dev/null 2> _ptx_HjjHFQinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HjjHFQ _ptx2_WCOikX _ptx_HjjHFQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=26866

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 5 sec (185 sec)
gpgpu_simulation_rate = 26866 (inst/sec)
gpgpu_simulation_rate = 2213 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=47085

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 47085 (inst/sec)
gpgpu_simulation_rate = 3179 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=37082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7ff5ba447e10 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 28 sec (388 sec)
gpgpu_simulation_rate = 37082 (inst/sec)
gpgpu_simulation_rate = 2796 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=46853

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 42 sec (402 sec)
gpgpu_simulation_rate = 46853 (inst/sec)
gpgpu_simulation_rate = 3260 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=24445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7ff5baaa2270 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 14 sec (974 sec)
gpgpu_simulation_rate = 24445 (inst/sec)
gpgpu_simulation_rate = 2353 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=28572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 29 sec (989 sec)
gpgpu_simulation_rate = 28572 (inst/sec)
gpgpu_simulation_rate = 2545 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 508462
gpu_sim_insn = 4995458
gpu_ipc =       9.8246
gpu_tot_sim_cycle = 3253414
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      10.2213
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 11186164
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3645
partiton_reqs_in_parallel_util = 11186164
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 508462
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.8911 GB/Sec
L2_BW_total  =       1.9591 GB/Sec
gpu_total_sim_rate=23601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 988, 844, 844, 859, 1053, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153407	W0_Idle:74558533	W0_Scoreboard:14625808	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1227 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3253413 
mrq_lat_table:4959 	269 	278 	1276 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51021 	11114 	36 	0 	899 	132 	2573 	1208 	17 	31 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35306 	440 	109 	3 	26428 	51 	0 	0 	0 	899 	132 	2573 	1208 	17 	31 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50351 	9222 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	479 	74 	1 	3 	6 	5 	19 	16 	9 	13 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    124536    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    207685    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    184663    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    168172 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    206112    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    115643    516484    496384    129890    503333    260699    496868    493711    240779 
dram[10]:    443420    183504    254144    222675    416755    262186    246211    289556    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.727273  2.882353  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  3.181818  3.700000  2.857143  3.000000  3.923077  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.533333  2.916667  2.894737  3.111111  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.363636  2.647059  3.000000  2.916667  2.500000  3.571429  2.736842  4.600000  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.687500  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.470588  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.388889  3.769231  6.142857  3.285714  4.083333  4.166667 
dram[6]:  3.142857  3.444444  3.083333  3.222222  3.454545  2.818182  2.900000  2.375000  3.470588  3.000000  3.916667  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.636364  3.714286  3.200000  2.368421  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  2.571429  2.466667  4.181818  3.727273  3.642857  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.153846  3.230769  2.937500  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2155 = 3.524826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15568     14573      1591      3162      1352      2816      1270      4209      6536     16532      9668     12796     20992     20964     15204     16023
dram[1]:      10547     12196      4943      1784      2784      2465      1748      1370      7277     14941     18596     13351     19729     22991     13394     13980
dram[2]:      11524     12146      7077      2082      6402      5067      8233      4060      6099      6575      9740     18943     21794     20249     18992     21808
dram[3]:      13520     10727      2058      1544      5694      2278      1641      1297      7568      9725     11993     11099     21941     22989     22331     14467
dram[4]:      15662     11448      8200      1900      1814      4584      1564      1236      6702      7392     13175     13705     16840     20661     16537     17609
dram[5]:       9660     13575      1663      1376      3440      1655      4721     10685      7105      5895      9769     11376     20315     14456     15924     18974
dram[6]:       9548     13729      7397     18105      6413      6644      6609      8224     10001      6231     11994     13555     18379     19221     16398     18684
dram[7]:      10662     10382      2222      3897      9979      4050      7049      3043      8537      8150     12025     18883     21146     20901     15672     27699
dram[8]:      12608     10436      1548      1571      1508      4898      2981      6812      8156     10280     11131     10273     23390     17106     24582     19682
dram[9]:      11826     13665      1557      1602      1409      1463      2457      1576      8253     15200     13079     11799     17398     16694     16966     20447
dram[10]:      10863      8232      7494     10779      2352      1314      2746      1160      7671      6852     14136     15784     16352     18225     15260     18809
maximum mf latency per bank:
dram[0]:     230680     38030       359     52123       412     84262       502     73682     10608    255627     10680     73384    112927     13337     18334     18365
dram[1]:      18152     37733    128582       364     42733     31869     18179       492     39113    255555    248804     10689     13300     26955     18301     20137
dram[2]:     132459     18175    213550     32738     98251    132382    255458     89547     10607     32067     10648    255338     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804    132497     18339
dram[4]:     255383     25583    240381       371       497     90388      3445       526     10603     10616    151099    132478     13300     13301     18277     18308
dram[5]:      18169    132266      6771       360     78590       441     68354    255609     10607     10623     30159     10678     13300     85125     18268    132291
dram[6]:      18170     18183     77721    255428     69001     90500     73658    255634    255420     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274    255652     73585    219375     32761     10616     10646    137045    248157    255625     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    132469     14206     63016     10670     10703    255358     13301    255499     37960
dram[9]:      18177     18204       364       359       402       418     32618       501     10643    230458    112944     10705     13300     13316     90442    180433
dram[10]:      18175     18207    255435    258751     32574       430     75319      5874     14952     10662     85985    255818     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117742 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001605
n_activity=13526 dram_eff=0.3704
bk0: 136a 3119885i bk1: 112a 3120009i bk2: 116a 3120129i bk3: 116a 3120178i bk4: 132a 3120082i bk5: 144a 3119754i bk6: 156a 3119584i bk7: 108a 3119872i bk8: 172a 3119891i bk9: 172a 3119627i bk10: 200a 3119687i bk11: 188a 3119701i bk12: 168a 3120024i bk13: 156a 3119970i bk14: 168a 3120012i bk15: 152a 3120035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00291158
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc08d1c00, atomic=0 1 entries : 0x7ff5ae613920 :  mf: uid=1064119, sid10:w33, part=1, addr=0xc08d1c00, load , size=32, unknown  status = IN_PARTITION_DRAM (3253413), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117868 n_act=186 n_pre=170 n_req=675 n_rd=2323 n_write=94 bw_util=0.001549
n_activity=12953 dram_eff=0.3732
bk0: 136a 3119908i bk1: 124a 3119933i bk2: 116a 3120072i bk3: 112a 3120130i bk4: 116a 3120084i bk5: 132a 3120035i bk6: 123a 3119833i bk7: 128a 3119808i bk8: 168a 3119910i bk9: 180a 3119691i bk10: 176a 3119977i bk11: 172a 3119871i bk12: 152a 3120159i bk13: 148a 3120060i bk14: 172a 3119968i bk15: 168a 3119883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117716 n_act=211 n_pre=195 n_req=698 n_rd=2428 n_write=91 bw_util=0.001614
n_activity=14077 dram_eff=0.3579
bk0: 156a 3119691i bk1: 124a 3120054i bk2: 132a 3119940i bk3: 144a 3119919i bk4: 124a 3120047i bk5: 128a 3119926i bk6: 128a 3119848i bk7: 124a 3119856i bk8: 188a 3119737i bk9: 192a 3119577i bk10: 200a 3119728i bk11: 176a 3119743i bk12: 148a 3120188i bk13: 164a 3119950i bk14: 140a 3120261i bk15: 160a 3120017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00258408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117721 n_act=205 n_pre=189 n_req=714 n_rd=2416 n_write=110 bw_util=0.001619
n_activity=13824 dram_eff=0.3655
bk0: 152a 3119742i bk1: 128a 3119908i bk2: 128a 3120132i bk3: 120a 3120062i bk4: 148a 3119916i bk5: 132a 3119917i bk6: 128a 3119979i bk7: 140a 3119669i bk8: 172a 3119911i bk9: 176a 3119596i bk10: 164a 3120018i bk11: 180a 3119833i bk12: 164a 3120042i bk13: 160a 3119949i bk14: 148a 3120151i bk15: 176a 3119854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00250141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117867 n_act=181 n_pre=165 n_req=682 n_rd=2328 n_write=100 bw_util=0.001556
n_activity=12759 dram_eff=0.3806
bk0: 128a 3119889i bk1: 136a 3119920i bk2: 132a 3120108i bk3: 104a 3120163i bk4: 104a 3120199i bk5: 120a 3120090i bk6: 132a 3119836i bk7: 140a 3119705i bk8: 168a 3119830i bk9: 164a 3119816i bk10: 184a 3119840i bk11: 180a 3119763i bk12: 172a 3119999i bk13: 148a 3120029i bk14: 160a 3120046i bk15: 156a 3119946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0026783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117686 n_act=211 n_pre=195 n_req=719 n_rd=2440 n_write=109 bw_util=0.001634
n_activity=14252 dram_eff=0.3577
bk0: 140a 3119931i bk1: 136a 3119804i bk2: 140a 3119872i bk3: 128a 3120078i bk4: 124a 3119984i bk5: 104a 3120072i bk6: 96a 3120076i bk7: 108a 3119966i bk8: 164a 3119975i bk9: 188a 3119656i bk10: 212a 3119716i bk11: 180a 3119766i bk12: 156a 3120150i bk13: 216a 3119481i bk14: 172a 3119964i bk15: 176a 3119846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00284717
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117775 n_act=202 n_pre=186 n_req=687 n_rd=2388 n_write=90 bw_util=0.001588
n_activity=13650 dram_eff=0.3631
bk0: 144a 3119909i bk1: 112a 3120081i bk2: 128a 3120049i bk3: 108a 3120131i bk4: 128a 3120040i bk5: 112a 3120053i bk6: 112a 3120042i bk7: 128a 3119771i bk8: 192a 3119780i bk9: 180a 3119629i bk10: 172a 3119944i bk11: 188a 3119635i bk12: 188a 3119835i bk13: 164a 3119885i bk14: 168a 3120024i bk15: 164a 3119812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00260459
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117871 n_act=184 n_pre=168 n_req=675 n_rd=2324 n_write=94 bw_util=0.00155
n_activity=12788 dram_eff=0.3782
bk0: 136a 3120005i bk1: 136a 3119968i bk2: 92a 3120300i bk3: 104a 3120103i bk4: 144a 3119842i bk5: 108a 3120039i bk6: 132a 3119761i bk7: 136a 3119877i bk8: 148a 3120062i bk9: 148a 3119922i bk10: 204a 3119764i bk11: 192a 3119619i bk12: 172a 3119981i bk13: 144a 3120074i bk14: 172a 3119957i bk15: 156a 3119975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00253345
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117906 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001529
n_activity=12638 dram_eff=0.3774
bk0: 100a 3120182i bk1: 124a 3120067i bk2: 128a 3120049i bk3: 140a 3120072i bk4: 116a 3120065i bk5: 96a 3120108i bk6: 124a 3119834i bk7: 124a 3119758i bk8: 164a 3119998i bk9: 152a 3119897i bk10: 188a 3119891i bk11: 188a 3119689i bk12: 172a 3119966i bk13: 164a 3119891i bk14: 172a 3119958i bk15: 148a 3119999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00252737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117937 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.001509
n_activity=12409 dram_eff=0.3794
bk0: 104a 3120145i bk1: 96a 3120150i bk2: 132a 3119987i bk3: 128a 3120042i bk4: 136a 3119915i bk5: 120a 3120038i bk6: 112a 3119944i bk7: 108a 3119930i bk8: 164a 3119912i bk9: 148a 3119931i bk10: 184a 3119907i bk11: 176a 3119823i bk12: 160a 3120093i bk13: 164a 3119921i bk14: 168a 3120010i bk15: 168a 3119864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223223
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120641 n_nop=3117710 n_act=205 n_pre=189 n_req=725 n_rd=2416 n_write=121 bw_util=0.001626
n_activity=13855 dram_eff=0.3662
bk0: 116a 3120181i bk1: 132a 3119912i bk2: 148a 3119941i bk3: 104a 3120190i bk4: 128a 3120044i bk5: 132a 3119877i bk6: 140a 3119691i bk7: 160a 3119458i bk8: 188a 3119751i bk9: 192a 3119592i bk10: 164a 3120015i bk11: 176a 3119701i bk12: 164a 3120071i bk13: 156a 3119939i bk14: 172a 3119935i bk15: 144a 3120033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00247449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.01506
	minimum = 6
	maximum = 28
Network latency average = 7.00725
	minimum = 6
	maximum = 24
Slowest packet = 103721
Flit latency average = 6.56781
	minimum = 6
	maximum = 24
Slowest flit = 155972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000610037
	minimum = 0.00039236 (at node 2)
	maximum = 0.000782754 (at node 38)
Accepted packet rate average = 0.000610037
	minimum = 0.00039236 (at node 2)
	maximum = 0.000782754 (at node 38)
Injected flit rate average = 0.00091598
	minimum = 0.000405144 (at node 2)
	maximum = 0.00150159 (at node 38)
Accepted flit rate average= 0.00091598
	minimum = 0.00073457 (at node 43)
	maximum = 0.00121937 (at node 21)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8932 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.52057 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Flit latency average = 9.28133 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200515 (7 samples)
	minimum = 0.0168489 (7 samples)
	maximum = 0.0270493 (7 samples)
Accepted packet rate average = 0.0200515 (7 samples)
	minimum = 0.0168489 (7 samples)
	maximum = 0.0270493 (7 samples)
Injected flit rate average = 0.030137 (7 samples)
	minimum = 0.016931 (7 samples)
	maximum = 0.0509794 (7 samples)
Accepted flit rate average = 0.030137 (7 samples)
	minimum = 0.0226269 (7 samples)
	maximum = 0.0398105 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 29 sec (1409 sec)
gpgpu_simulation_rate = 23601 (inst/sec)
gpgpu_simulation_rate = 2309 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3948
gpu_sim_insn = 4456084
gpu_ipc =    1128.6940
gpu_tot_sim_cycle = 3479512
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.8378
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 86856
partiton_reqs_in_parallel_total    = 36973265
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.6510
partiton_reqs_in_parallel_util = 86856
partiton_reqs_in_parallel_util_total    = 36973265
gpu_sim_cycle_parition_util = 3948
gpu_tot_sim_cycle_parition_util    = 1680612
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     281.6391 GB/Sec
L2_BW_total  =       2.1514 GB/Sec
gpu_total_sim_rate=26463

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
949, 949, 948, 949, 978, 949, 1227, 949, 979, 979, 949, 949, 1093, 949, 964, 979, 1167, 836, 836, 851, 851, 851, 836, 836, 851, 851, 836, 836, 836, 836, 836, 836, 744, 759, 759, 774, 744, 744, 1008, 744, 744, 966, 744, 929, 759, 744, 744, 744, 1117, 704, 704, 719, 704, 704, 719, 719, 704, 719, 719, 704, 734, 719, 704, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 8188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2258
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1044
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171246	W0_Idle:74573558	W0_Scoreboard:14669985	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1073 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3479511 
mrq_lat_table:4959 	269 	278 	1276 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62692 	11174 	36 	0 	899 	132 	2573 	1208 	17 	31 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	44036 	975 	265 	300 	28379 	100 	13 	0 	0 	899 	132 	2573 	1208 	17 	31 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57812 	9912 	3834 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	487 	74 	1 	3 	6 	5 	19 	16 	9 	13 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    124536    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    207685    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    184663    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    168172 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    206112    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    115643    516484    496384    129890    503333    260699    496868    493711    240779 
dram[10]:    443420    183504    254144    222675    416755    262186    246211    289556    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.727273  2.882353  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  3.181818  3.700000  2.857143  3.000000  3.923077  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.533333  2.916667  2.894737  3.111111  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.363636  2.647059  3.000000  2.916667  2.500000  3.571429  2.736842  4.600000  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.687500  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.470588  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.388889  3.769231  6.142857  3.285714  4.083333  4.166667 
dram[6]:  3.142857  3.444444  3.083333  3.222222  3.454545  2.818182  2.900000  2.375000  3.470588  3.000000  3.916667  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.636364  3.714286  3.200000  2.368421  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  2.571429  2.466667  4.181818  3.727273  3.642857  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.153846  3.230769  2.937500  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2155 = 3.524826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15617     14654      1652      3235      1606      2992      1518      4583      6780     16787      9873     13048     21235     21255     15445     16315
dram[1]:      10652     12239      4988      1868      3022      2781      2025      1648      7502     15198     18851     13631     20008     23282     13623     14201
dram[2]:      11578     12257      7125      2142      6633      5308      8550      4397      6332      6804      9977     19204     22084     20488     19284     22085
dram[3]:      13564     10774      2137      1578      5917      2489      2005      1570      7832      9956     12267     11368     22162     23226     22597     14674
dram[4]:      15699     11521      8279      1951      2151      4891      1817      1472      6931      7656     13413     13989     17059     20925     16773     17836
dram[5]:       9728     13612      1703      1435      3678      1944      5150     11100      7395      6121      9985     11634     20589     14641     16161     19185
dram[6]:       9624     13834      7483     18186      6688      6963      6999      8531     10217      6483     12274     13812     18590     19460     16663     18953
dram[7]:      10767     10453      2285      3950     10175      4351      7360      3344      8819      8405     12253     19113     21402     21208     15905     27986
dram[8]:      12725     10558      1596      1631      1754      5205      3341      7149      8481     10587     11371     10480     26041     17326     24816     19963
dram[9]:      11930     13733      1618      1675      1647      1734      2791      1942      8533     15493     13288     12044     17652     16928     17183     20641
dram[10]:      10948      8292      7565     10877      2577      1524      2989      1395      7933      7090     14398     15989     16558     18471     15490     19094
maximum mf latency per bank:
dram[0]:     230680     38030       359     52123       412     84262       502     73682     10608    255627     10680     73384    112927     13337     18334     18365
dram[1]:      18152     37733    128582       364     42733     31869     18179       492     39113    255555    248804     10689     13300     26955     18301     20137
dram[2]:     132459     18175    213550     32738     98251    132382    255458     89547     10607     32067     10648    255338     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804    132497     18339
dram[4]:     255383     25583    240381       371       497     90388      3445       526     10603     10616    151099    132478     13300     13301     18277     18308
dram[5]:      18169    132266      6771       360     78590       441     68354    255609     10607     10623     30159     10678     13300     85125     18268    132291
dram[6]:      18170     18183     77721    255428     69001     90500     73658    255634    255420     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274    255652     73585    219375     32761     10616     10646    137045    248157    255625     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    132469     14206     63016     10670     10703    255358     13301    255499     37960
dram[9]:      18177     18204       364       359       402       418     32618       501     10643    230458    112944     10705     13300     13316     90442    180433
dram[10]:      18175     18207    255435    258751     32574       430     75319      5874     14952     10662     85985    255818     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125072 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001602
n_activity=13526 dram_eff=0.3704
bk0: 136a 3127215i bk1: 112a 3127339i bk2: 116a 3127459i bk3: 116a 3127508i bk4: 132a 3127412i bk5: 144a 3127084i bk6: 156a 3126914i bk7: 108a 3127202i bk8: 172a 3127221i bk9: 172a 3126957i bk10: 200a 3127017i bk11: 188a 3127031i bk12: 168a 3127354i bk13: 156a 3127300i bk14: 168a 3127342i bk15: 152a 3127365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00290476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125197 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001546
n_activity=12966 dram_eff=0.373
bk0: 136a 3127238i bk1: 124a 3127263i bk2: 116a 3127402i bk3: 112a 3127460i bk4: 116a 3127414i bk5: 132a 3127365i bk6: 124a 3127161i bk7: 128a 3127138i bk8: 168a 3127240i bk9: 180a 3127021i bk10: 176a 3127307i bk11: 172a 3127201i bk12: 152a 3127489i bk13: 148a 3127390i bk14: 172a 3127298i bk15: 168a 3127213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00266499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125046 n_act=211 n_pre=195 n_req=698 n_rd=2428 n_write=91 bw_util=0.001611
n_activity=14077 dram_eff=0.3579
bk0: 156a 3127021i bk1: 124a 3127384i bk2: 132a 3127270i bk3: 144a 3127249i bk4: 124a 3127377i bk5: 128a 3127256i bk6: 128a 3127178i bk7: 124a 3127186i bk8: 188a 3127067i bk9: 192a 3126907i bk10: 200a 3127058i bk11: 176a 3127073i bk12: 148a 3127518i bk13: 164a 3127280i bk14: 140a 3127591i bk15: 160a 3127347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00257803
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125051 n_act=205 n_pre=189 n_req=714 n_rd=2416 n_write=110 bw_util=0.001615
n_activity=13824 dram_eff=0.3655
bk0: 152a 3127072i bk1: 128a 3127238i bk2: 128a 3127462i bk3: 120a 3127392i bk4: 148a 3127246i bk5: 132a 3127247i bk6: 128a 3127309i bk7: 140a 3126999i bk8: 172a 3127241i bk9: 176a 3126926i bk10: 164a 3127348i bk11: 180a 3127163i bk12: 164a 3127372i bk13: 160a 3127279i bk14: 148a 3127481i bk15: 176a 3127184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00249555
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125197 n_act=181 n_pre=165 n_req=682 n_rd=2328 n_write=100 bw_util=0.001552
n_activity=12759 dram_eff=0.3806
bk0: 128a 3127219i bk1: 136a 3127250i bk2: 132a 3127438i bk3: 104a 3127493i bk4: 104a 3127529i bk5: 120a 3127420i bk6: 132a 3127166i bk7: 140a 3127035i bk8: 168a 3127160i bk9: 164a 3127146i bk10: 184a 3127170i bk11: 180a 3127093i bk12: 172a 3127329i bk13: 148a 3127359i bk14: 160a 3127376i bk15: 156a 3127276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125016 n_act=211 n_pre=195 n_req=719 n_rd=2440 n_write=109 bw_util=0.00163
n_activity=14252 dram_eff=0.3577
bk0: 140a 3127261i bk1: 136a 3127134i bk2: 140a 3127202i bk3: 128a 3127408i bk4: 124a 3127314i bk5: 104a 3127402i bk6: 96a 3127406i bk7: 108a 3127296i bk8: 164a 3127305i bk9: 188a 3126986i bk10: 212a 3127046i bk11: 180a 3127096i bk12: 156a 3127480i bk13: 216a 3126811i bk14: 172a 3127294i bk15: 176a 3127176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0028405
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125105 n_act=202 n_pre=186 n_req=687 n_rd=2388 n_write=90 bw_util=0.001584
n_activity=13650 dram_eff=0.3631
bk0: 144a 3127239i bk1: 112a 3127411i bk2: 128a 3127379i bk3: 108a 3127461i bk4: 128a 3127370i bk5: 112a 3127383i bk6: 112a 3127372i bk7: 128a 3127101i bk8: 192a 3127110i bk9: 180a 3126959i bk10: 172a 3127274i bk11: 188a 3126965i bk12: 188a 3127165i bk13: 164a 3127215i bk14: 168a 3127354i bk15: 164a 3127142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00259849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125201 n_act=184 n_pre=168 n_req=675 n_rd=2324 n_write=94 bw_util=0.001546
n_activity=12788 dram_eff=0.3782
bk0: 136a 3127335i bk1: 136a 3127298i bk2: 92a 3127630i bk3: 104a 3127433i bk4: 144a 3127172i bk5: 108a 3127369i bk6: 132a 3127091i bk7: 136a 3127207i bk8: 148a 3127392i bk9: 148a 3127252i bk10: 204a 3127094i bk11: 192a 3126949i bk12: 172a 3127311i bk13: 144a 3127404i bk14: 172a 3127287i bk15: 156a 3127305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00252752
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125236 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001525
n_activity=12638 dram_eff=0.3774
bk0: 100a 3127512i bk1: 124a 3127397i bk2: 128a 3127379i bk3: 140a 3127402i bk4: 116a 3127395i bk5: 96a 3127438i bk6: 124a 3127164i bk7: 124a 3127088i bk8: 164a 3127328i bk9: 152a 3127227i bk10: 188a 3127221i bk11: 188a 3127019i bk12: 172a 3127296i bk13: 164a 3127221i bk14: 172a 3127288i bk15: 148a 3127329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00252144
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125267 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.001505
n_activity=12409 dram_eff=0.3794
bk0: 104a 3127475i bk1: 96a 3127480i bk2: 132a 3127317i bk3: 128a 3127372i bk4: 136a 3127245i bk5: 120a 3127368i bk6: 112a 3127274i bk7: 108a 3127260i bk8: 164a 3127242i bk9: 148a 3127261i bk10: 184a 3127237i bk11: 176a 3127153i bk12: 160a 3127423i bk13: 164a 3127251i bk14: 168a 3127340i bk15: 168a 3127194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.002227
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3127971 n_nop=3125040 n_act=205 n_pre=189 n_req=725 n_rd=2416 n_write=121 bw_util=0.001622
n_activity=13855 dram_eff=0.3662
bk0: 116a 3127511i bk1: 132a 3127242i bk2: 148a 3127271i bk3: 104a 3127520i bk4: 128a 3127374i bk5: 132a 3127207i bk6: 140a 3127021i bk7: 160a 3126788i bk8: 188a 3127081i bk9: 192a 3126922i bk10: 164a 3127345i bk11: 176a 3127031i bk12: 164a 3127401i bk13: 156a 3127269i bk14: 172a 3127265i bk15: 144a 3127363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00246869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4207
	minimum = 6
	maximum = 280
Network latency average = 9.94566
	minimum = 6
	maximum = 207
Slowest packet = 137083
Flit latency average = 9.77092
	minimum = 6
	maximum = 206
Slowest flit = 206652
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0594426
	minimum = 0.0476311 (at node 8)
	maximum = 0.176083 (at node 44)
Accepted packet rate average = 0.0594426
	minimum = 0.0476311 (at node 8)
	maximum = 0.176083 (at node 44)
Injected flit rate average = 0.0891639
	minimum = 0.0608057 (at node 8)
	maximum = 0.223081 (at node 44)
Accepted flit rate average= 0.0891639
	minimum = 0.0739802 (at node 47)
	maximum = 0.305168 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9591 (8 samples)
	minimum = 6 (8 samples)
	maximum = 86 (8 samples)
Network latency average = 9.5737 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.375 (8 samples)
Flit latency average = 9.34253 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0249754 (8 samples)
	minimum = 0.0206967 (8 samples)
	maximum = 0.0456786 (8 samples)
Accepted packet rate average = 0.0249754 (8 samples)
	minimum = 0.0206967 (8 samples)
	maximum = 0.0456786 (8 samples)
Injected flit rate average = 0.0375153 (8 samples)
	minimum = 0.0224154 (8 samples)
	maximum = 0.0724921 (8 samples)
Accepted flit rate average = 0.0375153 (8 samples)
	minimum = 0.0290461 (8 samples)
	maximum = 0.0729802 (8 samples)
Injected packet size average = 1.50209 (8 samples)
Accepted packet size average = 1.50209 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 45 sec (1425 sec)
gpgpu_simulation_rate = 26463 (inst/sec)
gpgpu_simulation_rate = 2441 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 890971
gpu_sim_insn = 5111858
gpu_ipc =       5.7374
gpu_tot_sim_cycle = 4597705
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       9.3138
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 19601362
partiton_reqs_in_parallel_total    = 37060121
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.3239
partiton_reqs_in_parallel_util = 19601362
partiton_reqs_in_parallel_util_total    = 37060121
gpu_sim_cycle_parition_util = 890971
gpu_tot_sim_cycle_parition_util    = 1684560
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       5.2008 GB/Sec
L2_BW_total  =       2.6360 GB/Sec
gpu_total_sim_rate=19332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1510, 1261, 1063, 1261, 1264, 1064, 1342, 1064, 1094, 1094, 1235, 1183, 1208, 1064, 1250, 1332, 1499, 997, 1115, 1012, 1157, 1379, 997, 997, 1327, 1157, 997, 997, 1168, 1168, 997, 997, 836, 851, 851, 866, 836, 836, 1100, 836, 836, 1058, 836, 1218, 1048, 836, 1006, 836, 1186, 773, 773, 788, 773, 944, 959, 788, 943, 788, 788, 1022, 974, 1000, 773, 1022, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8979
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3049
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1044
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196597	W0_Idle:89116344	W0_Scoreboard:49540856	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 259975 
averagemflatency = 1415 
max_icnt2mem_latency = 259696 
max_icnt2sh_latency = 4597437 
mrq_lat_table:11736 	292 	323 	3915 	592 	420 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106773 	15250 	36 	0 	899 	150 	2598 	1262 	106 	331 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	86155 	1039 	265 	300 	34353 	100 	13 	0 	0 	899 	150 	2598 	1262 	106 	331 	292 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95171 	10117 	3834 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	5613 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	891 	85 	7 	6 	10 	8 	23 	23 	12 	18 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    168172 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.266667  2.444444  2.152174  2.733333  2.675676  2.148936  2.083333  2.243902  2.355556  2.254902  2.480000  2.622222  2.605263  2.864865  2.787879  3.161290 
dram[1]:  2.069767  2.250000  2.315789  2.416667  2.250000  2.324324  2.475000  2.285714  2.595238  2.326087  2.568182  2.875000  3.161290  2.742857  3.088235  3.000000 
dram[2]:  1.888889  2.645161  2.046512  2.162791  2.068182  2.200000  2.100000  2.142857  2.476191  2.265306  2.568182  2.333333  2.969697  2.848485  2.758621  2.878788 
dram[3]:  2.019608  2.105263  2.162162  2.153846  2.061224  2.363636  2.384615  2.121951  2.700000  2.277778  2.500000  2.500000  2.702703  2.731707  2.634146  3.129032 
dram[4]:  2.181818  2.400000  2.130435  2.125000  2.078947  2.136364  2.292683  2.311111  2.204545  2.255814  2.428571  2.642857  3.259259  3.233333  2.575000  2.628572 
dram[5]:  2.190476  2.081633  2.041667  2.617647  2.170213  2.783784  2.363636  2.243243  2.416667  2.268293  2.565217  2.657895  2.638889  2.547619  2.622222  2.864865 
dram[6]:  2.486486  2.195122  2.463415  2.264706  2.384615  2.142857  2.243902  2.072727  2.211539  2.469388  2.386364  2.200000  2.897436  2.937500  2.744186  2.800000 
dram[7]:  2.264706  2.552632  2.222222  2.275000  1.861538  2.371428  2.324324  2.227273  2.405406  2.560976  2.674419  2.466667  2.810811  3.571429  2.547619  2.473684 
dram[8]:  2.000000  2.410256  2.069767  2.484848  1.933333  2.222222  2.000000  2.317073  2.564103  2.230769  2.700000  2.918919  2.909091  2.500000  2.833333  3.218750 
dram[9]:  2.315789  2.111111  2.000000  2.042553  2.102041  2.232558  2.297297  2.606061  2.187500  2.380952  2.404762  3.000000  2.787879  2.942857  2.864865  2.692308 
dram[10]:  2.750000  2.190476  2.025641  2.200000  2.106383  2.600000  2.333333  2.266667  2.208333  2.333333  2.452381  2.382979  3.428571  2.685714  3.033333  3.031250 
average row locality = 17376/7180 = 2.420056
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        25        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        34        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        30        30        24        30        25        28        26        26        24        27 
total reads: 4465
bank skew: 34/16 = 2.12
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:      10701      5550      4246      3178      8243      5834      4253      4763      8363     11507      9342      9621     18661     15335     13638     16753
dram[1]:      10245     10884      4318      3093      8319      7113      6622      6552      6812     12079      8487     11237     19735     13823      7327     11423
dram[2]:       8860      5570     11919      6269      9704     12132      9674     12184      8580     11114      8248     12881     13512     20060     25085     20691
dram[3]:      12992      8541     11218     12689      6614      3708      6185      4152      7694     11321      8903     14058     16663     14395     14502     16954
dram[4]:      13818      8461     11893      5648      2783     10620     10608      3319      8171      8282     13739     17397     19295     10296     18380     14229
dram[5]:       9001      7836      5099      8031     10783       923      6672      7165      8803      8262      8973     10001     15006     13497     17194     12739
dram[6]:       8185      9468      6682     13929      3174      8076      6159      9089      9885      5521     11119     16409     12402     19035     17629     12473
dram[7]:       7975      5964      3447      9788     12932      9375      9437      2860     10947      8757     17586     14203     16481     17325     16062     19007
dram[8]:       8366     15491      9569      2671      6912     13117      7953      7135      9979     10044     13422      6888     15878     16111     19513     13090
dram[9]:      10771      9191      9166      6788      2198      3494      1504      4005      8261     12169     10835      8479     18295     10189     15580     12535
dram[10]:       4542      8616      9550     10946      6581      7641      5200      2244      5482     14775      9378     12262     11819     13240     16808     15244
maximum mf latency per bank:
dram[0]:     259925     38030    123223    112284    259955    122534    137160    137155    235264    255627    259634    235551    259529    259519    235174    259814
dram[1]:     235659    137083    128582    112346    137112    137163    259860    235774    259651    255555    248804    259629    259872    235656     18301    123118
dram[2]:     132459     18175    235530    137143    235726    259920    259925    235468    235586    235587    122937    255338    136999    259840    259872    259862
dram[3]:     257915    137125    235627    235608    193082    235611    137152    132811    235295    235506    123101    235474    259946    235500    259772    259497
dram[4]:     259888    112358    240381    132981     93784    259771    259819    235706    137134    235280    259611    259866    259500     74885    259907    235143
dram[5]:     137117    132266    122580    259855    259883       441    235388    255609    235680    235638    137133    259688    137027    259856    259778    235701
dram[6]:     123137    235552    235695    255428     69001    259692    122792    259863    255420    137064    123110    259666    143804    259572    259478    137134
dram[7]:     123124    112434    122596    133061    259843    235595    259846     51546    235524    259624    259657    248157    259935    259831    259481    257910
dram[8]:     137133    259949    137133    112240    123074    259964    235708    132469    235533    235632    259638    123031    255358    259975    259789    137080
dram[9]:     137180    259878    235646    132886    122769    235791     32618    123043    235320    235609    122993    137189    235532     70863    259497    180433
dram[10]:      18175    123096    255435    258751    259883    259935    137156     93607     49928    259881    137106    255818    122960    123029    137194    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4775893 n_act=661 n_pre=645 n_req=1621 n_rd=4736 n_write=437 bw_util=0.002163
n_activity=35517 dram_eff=0.2913
bk0: 296a 4780376i bk1: 252a 4780695i bk2: 288a 4780432i bk3: 244a 4780955i bk4: 280a 4780593i bk5: 288a 4780320i bk6: 288a 4780222i bk7: 268a 4780367i bk8: 320a 4780399i bk9: 332a 4780019i bk10: 360a 4780055i bk11: 352a 4780034i bk12: 292a 4780617i bk13: 312a 4780387i bk14: 276a 4780771i bk15: 288a 4780589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0030487
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4776212 n_act=612 n_pre=596 n_req=1541 n_rd=4548 n_write=404 bw_util=0.002071
n_activity=34075 dram_eff=0.2907
bk0: 256a 4780567i bk1: 272a 4780574i bk2: 256a 4780752i bk3: 256a 4780778i bk4: 272a 4780546i bk5: 260a 4780735i bk6: 288a 4780395i bk7: 280a 4780347i bk8: 324a 4780373i bk9: 324a 4780182i bk10: 340a 4780375i bk11: 288a 4780592i bk12: 280a 4780774i bk13: 288a 4780568i bk14: 292a 4780743i bk15: 272a 4780677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00288016
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4776015 n_act=657 n_pre=641 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002116
n_activity=34825 dram_eff=0.2905
bk0: 304a 4780209i bk1: 248a 4780824i bk2: 268a 4780560i bk3: 292a 4780465i bk4: 268a 4780522i bk5: 300a 4780331i bk6: 300a 4780115i bk7: 272a 4780369i bk8: 324a 4780446i bk9: 336a 4780041i bk10: 344a 4780296i bk11: 308a 4780397i bk12: 292a 4780782i bk13: 284a 4780615i bk14: 256a 4780953i bk15: 292a 4780696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00281095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4775896 n_act=666 n_pre=650 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002158
n_activity=35775 dram_eff=0.2885
bk0: 304a 4780182i bk1: 244a 4780670i bk2: 256a 4780782i bk3: 264a 4780606i bk4: 300a 4780383i bk5: 308a 4780425i bk6: 276a 4780612i bk7: 252a 4780429i bk8: 316a 4780452i bk9: 372a 4779856i bk10: 328a 4780385i bk11: 316a 4780391i bk12: 300a 4780631i bk13: 320a 4780299i bk14: 308a 4780443i bk15: 296a 4780706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00272333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4776099 n_act=643 n_pre=627 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002092
n_activity=34678 dram_eff=0.2885
bk0: 288a 4780459i bk1: 256a 4780761i bk2: 300a 4780376i bk3: 272a 4780636i bk4: 236a 4780829i bk5: 292a 4780468i bk6: 272a 4780396i bk7: 288a 4780221i bk8: 292a 4780465i bk9: 300a 4780331i bk10: 368a 4780128i bk11: 340a 4780102i bk12: 260a 4780976i bk13: 280a 4780743i bk14: 304a 4780500i bk15: 272a 4780581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00283792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4775807 n_act=671 n_pre=655 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002191
n_activity=36295 dram_eff=0.2887
bk0: 268a 4780526i bk1: 296a 4780293i bk2: 292a 4780353i bk3: 264a 4780739i bk4: 304a 4780332i bk5: 276a 4780518i bk6: 300a 4780219i bk7: 256a 4780571i bk8: 352a 4780252i bk9: 292a 4780457i bk10: 360a 4780257i bk11: 316a 4780418i bk12: 280a 4780691i bk13: 316a 4780360i bk14: 336a 4780295i bk15: 308a 4780482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00303469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4775734 n_act=681 n_pre=665 n_req=1638 n_rd=4872 n_write=420 bw_util=0.002213
n_activity=36892 dram_eff=0.2869
bk0: 276a 4780690i bk1: 272a 4780570i bk2: 288a 4780466i bk3: 244a 4780786i bk4: 276a 4780669i bk5: 304a 4780231i bk6: 276a 4780462i bk7: 332a 4779886i bk8: 340a 4780119i bk9: 356a 4779950i bk10: 332a 4780372i bk11: 344a 4779997i bk12: 328a 4780457i bk13: 276a 4780531i bk14: 340a 4780280i bk15: 288a 4780506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00296966
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4776052 n_act=640 n_pre=624 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002114
n_activity=34884 dram_eff=0.2899
bk0: 232a 4780846i bk1: 284a 4780560i bk2: 244a 4780867i bk3: 268a 4780636i bk4: 352a 4779809i bk5: 252a 4780678i bk6: 264a 4780493i bk7: 284a 4780429i bk8: 276a 4780719i bk9: 316a 4780344i bk10: 356a 4780179i bk11: 340a 4780173i bk12: 300a 4780571i bk13: 288a 4780647i bk14: 312a 4780393i bk15: 296a 4780514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00281576
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4775992 n_act=654 n_pre=638 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002128
n_activity=35177 dram_eff=0.2893
bk0: 292a 4780362i bk1: 284a 4780577i bk2: 268a 4780534i bk3: 248a 4780827i bk4: 268a 4780479i bk5: 284a 4780223i bk6: 296a 4780101i bk7: 288a 4780239i bk8: 304a 4780586i bk9: 348a 4779908i bk10: 324a 4780443i bk11: 316a 4780443i bk12: 284a 4780853i bk13: 292a 4780420i bk14: 292a 4780655i bk15: 292a 4780537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00287159
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4776078 n_act=650 n_pre=634 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002095
n_activity=35047 dram_eff=0.2859
bk0: 264a 4780597i bk1: 284a 4780460i bk2: 280a 4780466i bk3: 288a 4780409i bk4: 292a 4780363i bk5: 276a 4780388i bk6: 244a 4780650i bk7: 252a 4780531i bk8: 328a 4780285i bk9: 304a 4780354i bk10: 312a 4780537i bk11: 312a 4780414i bk12: 272a 4780769i bk13: 296a 4780527i bk14: 300a 4780629i bk15: 296a 4780504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00271894
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4782372 n_nop=4776019 n_act=646 n_pre=630 n_req=1582 n_rd=4660 n_write=417 bw_util=0.002123
n_activity=35403 dram_eff=0.2868
bk0: 248a 4780869i bk1: 276a 4780461i bk2: 252a 4780758i bk3: 268a 4780596i bk4: 280a 4780454i bk5: 288a 4780332i bk6: 328a 4780046i bk7: 288a 4780223i bk8: 328a 4780346i bk9: 356a 4780015i bk10: 312a 4780394i bk11: 336a 4780132i bk12: 280a 4780824i bk13: 272a 4780564i bk14: 268a 4780799i bk15: 280a 4780602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.002858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12306
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.91393
	minimum = 6
	maximum = 22
Network latency average = 6.91203
	minimum = 6
	maximum = 22
Slowest packet = 178287
Flit latency average = 6.40118
	minimum = 6
	maximum = 22
Slowest flit = 316040
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00109741
	minimum = 0.000812036 (at node 5)
	maximum = 0.0013345 (at node 40)
Accepted packet rate average = 0.00109741
	minimum = 0.000812036 (at node 5)
	maximum = 0.0013345 (at node 40)
Injected flit rate average = 0.00165364
	minimum = 0.000990494 (at node 6)
	maximum = 0.00240805 (at node 35)
Accepted flit rate average= 0.00165364
	minimum = 0.00137996 (at node 31)
	maximum = 0.0021572 (at node 16)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5096 (9 samples)
	minimum = 6 (9 samples)
	maximum = 78.8889 (9 samples)
Network latency average = 9.27796 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.6667 (9 samples)
Flit latency average = 9.01571 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0223223 (9 samples)
	minimum = 0.0184873 (9 samples)
	maximum = 0.0407514 (9 samples)
Accepted packet rate average = 0.0223223 (9 samples)
	minimum = 0.0184873 (9 samples)
	maximum = 0.0407514 (9 samples)
Injected flit rate average = 0.0335307 (9 samples)
	minimum = 0.0200348 (9 samples)
	maximum = 0.0647049 (9 samples)
Accepted flit rate average = 0.0335307 (9 samples)
	minimum = 0.0259721 (9 samples)
	maximum = 0.065111 (9 samples)
Injected packet size average = 1.50212 (9 samples)
Accepted packet size average = 1.50212 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 55 sec (2215 sec)
gpgpu_simulation_rate = 19332 (inst/sec)
gpgpu_simulation_rate = 2075 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7813
gpu_sim_insn = 4498644
gpu_ipc =     575.7896
gpu_tot_sim_cycle = 4827668
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.8020
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 171886
partiton_reqs_in_parallel_total    = 56661483
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7724
partiton_reqs_in_parallel_util = 171886
partiton_reqs_in_parallel_util_total    = 56661483
gpu_sim_cycle_parition_util = 7813
gpu_tot_sim_cycle_parition_util    = 2575531
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     287.5547 GB/Sec
L2_BW_total  =       2.9758 GB/Sec
gpu_total_sim_rate=21050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1675, 1396, 1198, 1396, 1384, 1199, 1492, 1199, 1244, 1199, 1370, 1318, 1328, 1229, 1400, 1482, 1634, 1132, 1250, 1147, 1322, 1499, 1147, 1147, 1462, 1307, 1162, 1132, 1318, 1303, 1132, 1132, 980, 980, 950, 980, 965, 950, 1214, 950, 950, 1172, 935, 1317, 1147, 950, 1120, 935, 1315, 887, 902, 902, 857, 1043, 1088, 887, 1042, 902, 902, 1166, 1088, 1099, 872, 1136, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 127682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120715
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2081
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:382930	W0_Idle:89152573	W0_Scoreboard:49588246	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 259975 
averagemflatency = 1225 
max_icnt2mem_latency = 259696 
max_icnt2sh_latency = 4827667 
mrq_lat_table:11736 	292 	323 	3915 	592 	420 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128692 	16947 	118 	5 	899 	150 	2598 	1262 	106 	331 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	90207 	1908 	1831 	5669 	44314 	1832 	111 	55 	1 	899 	150 	2598 	1262 	106 	331 	292 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102468 	10983 	3842 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	21145 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	907 	85 	7 	6 	10 	8 	23 	23 	12 	18 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    168172 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.266667  2.444444  2.152174  2.733333  2.675676  2.148936  2.083333  2.243902  2.355556  2.254902  2.480000  2.622222  2.605263  2.864865  2.787879  3.161290 
dram[1]:  2.069767  2.250000  2.315789  2.416667  2.250000  2.324324  2.475000  2.285714  2.595238  2.326087  2.568182  2.875000  3.161290  2.742857  3.088235  3.000000 
dram[2]:  1.888889  2.645161  2.046512  2.162791  2.068182  2.200000  2.100000  2.142857  2.476191  2.265306  2.568182  2.333333  2.969697  2.848485  2.758621  2.878788 
dram[3]:  2.019608  2.105263  2.162162  2.153846  2.061224  2.363636  2.384615  2.121951  2.700000  2.277778  2.500000  2.500000  2.702703  2.731707  2.634146  3.129032 
dram[4]:  2.181818  2.400000  2.130435  2.125000  2.078947  2.136364  2.292683  2.311111  2.204545  2.255814  2.428571  2.642857  3.259259  3.233333  2.575000  2.628572 
dram[5]:  2.190476  2.081633  2.041667  2.617647  2.170213  2.783784  2.363636  2.243243  2.416667  2.268293  2.565217  2.657895  2.638889  2.547619  2.622222  2.864865 
dram[6]:  2.486486  2.195122  2.463415  2.264706  2.384615  2.142857  2.243902  2.072727  2.211539  2.469388  2.386364  2.200000  2.897436  2.937500  2.744186  2.800000 
dram[7]:  2.264706  2.552632  2.222222  2.275000  1.861538  2.371428  2.324324  2.227273  2.405406  2.560976  2.674419  2.466667  2.810811  3.571429  2.547619  2.473684 
dram[8]:  2.000000  2.410256  2.069767  2.484848  1.933333  2.222222  2.000000  2.317073  2.564103  2.230769  2.700000  2.918919  2.909091  2.500000  2.833333  3.218750 
dram[9]:  2.315789  2.111111  2.000000  2.042553  2.102041  2.232558  2.297297  2.606061  2.187500  2.380952  2.404762  3.000000  2.787879  2.942857  2.864865  2.692308 
dram[10]:  2.750000  2.190476  2.025641  2.200000  2.106383  2.600000  2.333333  2.266667  2.208333  2.333333  2.452381  2.382979  3.428571  2.685714  3.033333  3.031250 
average row locality = 17376/7180 = 2.420056
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        25        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        34        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        30        30        24        30        25        28        26        26        24        27 
total reads: 4465
bank skew: 34/16 = 2.12
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:      10820      5694      4349      3312      8438      6044      4473      4999      8589     11724      9582      9861     18894     15545     13885     17006
dram[1]:      10375     11029      4465      3245      8516      7305      6848      6771      7046     12342      8725     11541     19978     14073      7566     11658
dram[2]:       8976      5689     12033      6391      9905     12338      9879     12436      8834     11353      8488     13135     13754     20315     25369     20942
dram[3]:      13103      8694     11356     12854      6789      3878      6429      4380      7934     11543      9143     14358     16906     14605     14709     17196
dram[4]:      13949      8579     12014      5783      3015     10825     10816      3537      8444      8561     13984     17660     19561     10528     18591     14474
dram[5]:       9131      7955      5215      8180     10982      1101      6875      7422      9022      8524      9209     10296     15266     13693     17358     12945
dram[6]:       8318      9607      6785     14089      3370      8258      6394      9291     10120      5722     11369     16659     12610     19277     17818     12699
dram[7]:       8121      6086      3610      9916     13089      9590      9696      3086     11263      9002     17837     14461     16735     17571     16312     19277
dram[8]:       8514     15614      9728      2834      7127     13308      8192      7390     10298     10313     13754      7203     24807     16410     19795     13321
dram[9]:      10883      9330      9305      6904      2387      3706      1799      4292      8536     12450     11141      8752     18567     10427     15798     12763
dram[10]:       4706      8783      9711     11117      6793      7845      5390      2468      5732     15012      9663     12509     12042     13496     17067     15482
maximum mf latency per bank:
dram[0]:     259925     38030    123223    112284    259955    122534    137160    137155    235264    255627    259634    235551    259529    259519    235174    259814
dram[1]:     235659    137083    128582    112346    137112    137163    259860    235774    259651    255555    248804    259629    259872    235656     18301    123118
dram[2]:     132459     18175    235530    137143    235726    259920    259925    235468    235586    235587    122937    255338    136999    259840    259872    259862
dram[3]:     257915    137125    235627    235608    193082    235611    137152    132811    235295    235506    123101    235474    259946    235500    259772    259497
dram[4]:     259888    112358    240381    132981     93784    259771    259819    235706    137134    235280    259611    259866    259500     74885    259907    235143
dram[5]:     137117    132266    122580    259855    259883       441    235388    255609    235680    235638    137133    259688    137027    259856    259778    235701
dram[6]:     123137    235552    235695    255428     69001    259692    122792    259863    255420    137064    123110    259666    143804    259572    259478    137134
dram[7]:     123124    112434    122596    133061    259843    235595    259846     51546    235524    259624    259657    248157    259935    259831    259481    257910
dram[8]:     137133    259949    137133    112240    123074    259964    235708    132469    235533    235632    259638    123031    255358    259975    259789    137080
dram[9]:     137180    259878    235646    132886    122769    235791     32618    123043    235320    235609    122993    137189    235532     70863    259497    180433
dram[10]:      18175    123096    255435    258751    259883    259935    137156     93607     49928    259881    137106    255818    122960    123029    137194    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790399 n_act=661 n_pre=645 n_req=1621 n_rd=4736 n_write=437 bw_util=0.002157
n_activity=35517 dram_eff=0.2913
bk0: 296a 4794882i bk1: 252a 4795201i bk2: 288a 4794938i bk3: 244a 4795461i bk4: 280a 4795099i bk5: 288a 4794826i bk6: 288a 4794728i bk7: 268a 4794873i bk8: 320a 4794905i bk9: 332a 4794525i bk10: 360a 4794561i bk11: 352a 4794540i bk12: 292a 4795123i bk13: 312a 4794893i bk14: 276a 4795277i bk15: 288a 4795095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00303948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790718 n_act=612 n_pre=596 n_req=1541 n_rd=4548 n_write=404 bw_util=0.002065
n_activity=34075 dram_eff=0.2907
bk0: 256a 4795073i bk1: 272a 4795080i bk2: 256a 4795258i bk3: 256a 4795284i bk4: 272a 4795052i bk5: 260a 4795241i bk6: 288a 4794901i bk7: 280a 4794853i bk8: 324a 4794879i bk9: 324a 4794688i bk10: 340a 4794881i bk11: 288a 4795098i bk12: 280a 4795280i bk13: 288a 4795074i bk14: 292a 4795249i bk15: 272a 4795183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00287145
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790521 n_act=657 n_pre=641 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002109
n_activity=34825 dram_eff=0.2905
bk0: 304a 4794715i bk1: 248a 4795330i bk2: 268a 4795066i bk3: 292a 4794971i bk4: 268a 4795028i bk5: 300a 4794837i bk6: 300a 4794621i bk7: 272a 4794875i bk8: 324a 4794952i bk9: 336a 4794547i bk10: 344a 4794802i bk11: 308a 4794903i bk12: 292a 4795288i bk13: 284a 4795121i bk14: 256a 4795459i bk15: 292a 4795202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00280245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790402 n_act=666 n_pre=650 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002151
n_activity=35775 dram_eff=0.2885
bk0: 304a 4794688i bk1: 244a 4795176i bk2: 256a 4795288i bk3: 264a 4795112i bk4: 300a 4794889i bk5: 308a 4794931i bk6: 276a 4795118i bk7: 252a 4794935i bk8: 316a 4794958i bk9: 372a 4794362i bk10: 328a 4794891i bk11: 316a 4794897i bk12: 300a 4795137i bk13: 320a 4794805i bk14: 308a 4794949i bk15: 296a 4795212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0027151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790605 n_act=643 n_pre=627 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002086
n_activity=34678 dram_eff=0.2885
bk0: 288a 4794965i bk1: 256a 4795267i bk2: 300a 4794882i bk3: 272a 4795142i bk4: 236a 4795335i bk5: 292a 4794974i bk6: 272a 4794902i bk7: 288a 4794727i bk8: 292a 4794971i bk9: 300a 4794837i bk10: 368a 4794634i bk11: 340a 4794608i bk12: 260a 4795482i bk13: 280a 4795249i bk14: 304a 4795006i bk15: 272a 4795087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00282934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790313 n_act=671 n_pre=655 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002184
n_activity=36295 dram_eff=0.2887
bk0: 268a 4795032i bk1: 296a 4794799i bk2: 292a 4794859i bk3: 264a 4795245i bk4: 304a 4794838i bk5: 276a 4795024i bk6: 300a 4794725i bk7: 256a 4795077i bk8: 352a 4794758i bk9: 292a 4794963i bk10: 360a 4794763i bk11: 316a 4794924i bk12: 280a 4795197i bk13: 316a 4794866i bk14: 336a 4794801i bk15: 308a 4794988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00302551
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790240 n_act=681 n_pre=665 n_req=1638 n_rd=4872 n_write=420 bw_util=0.002206
n_activity=36892 dram_eff=0.2869
bk0: 276a 4795196i bk1: 272a 4795076i bk2: 288a 4794972i bk3: 244a 4795292i bk4: 276a 4795175i bk5: 304a 4794737i bk6: 276a 4794968i bk7: 332a 4794392i bk8: 340a 4794625i bk9: 356a 4794456i bk10: 332a 4794878i bk11: 344a 4794503i bk12: 328a 4794963i bk13: 276a 4795037i bk14: 340a 4794786i bk15: 288a 4795012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00296068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790558 n_act=640 n_pre=624 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002108
n_activity=34884 dram_eff=0.2899
bk0: 232a 4795352i bk1: 284a 4795066i bk2: 244a 4795373i bk3: 268a 4795142i bk4: 352a 4794315i bk5: 252a 4795184i bk6: 264a 4794999i bk7: 284a 4794935i bk8: 276a 4795225i bk9: 316a 4794850i bk10: 356a 4794685i bk11: 340a 4794679i bk12: 300a 4795077i bk13: 288a 4795153i bk14: 312a 4794899i bk15: 296a 4795020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00280724
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790498 n_act=654 n_pre=638 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002121
n_activity=35177 dram_eff=0.2893
bk0: 292a 4794868i bk1: 284a 4795083i bk2: 268a 4795040i bk3: 248a 4795333i bk4: 268a 4794985i bk5: 284a 4794729i bk6: 296a 4794607i bk7: 288a 4794745i bk8: 304a 4795092i bk9: 348a 4794414i bk10: 324a 4794949i bk11: 316a 4794949i bk12: 284a 4795359i bk13: 292a 4794926i bk14: 292a 4795161i bk15: 292a 4795043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790584 n_act=650 n_pre=634 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002089
n_activity=35047 dram_eff=0.2859
bk0: 264a 4795103i bk1: 284a 4794966i bk2: 280a 4794972i bk3: 288a 4794915i bk4: 292a 4794869i bk5: 276a 4794894i bk6: 244a 4795156i bk7: 252a 4795037i bk8: 328a 4794791i bk9: 304a 4794860i bk10: 312a 4795043i bk11: 312a 4794920i bk12: 272a 4795275i bk13: 296a 4795033i bk14: 300a 4795135i bk15: 296a 4795010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00271072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4796878 n_nop=4790525 n_act=646 n_pre=630 n_req=1582 n_rd=4660 n_write=417 bw_util=0.002117
n_activity=35403 dram_eff=0.2868
bk0: 248a 4795375i bk1: 276a 4794967i bk2: 252a 4795264i bk3: 268a 4795102i bk4: 280a 4794960i bk5: 288a 4794838i bk6: 328a 4794552i bk7: 288a 4794729i bk8: 328a 4794852i bk9: 356a 4794521i bk10: 312a 4794900i bk11: 336a 4794638i bk12: 280a 4795330i bk13: 272a 4795070i bk14: 268a 4795305i bk15: 280a 4795108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00284935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12306
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29279
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.1627
	minimum = 6
	maximum = 586
Network latency average = 36.342
	minimum = 6
	maximum = 361
Slowest packet = 258510
Flit latency average = 41.1505
	minimum = 6
	maximum = 360
Slowest flit = 419688
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606797
	minimum = 0.046592 (at node 24)
	maximum = 0.306496 (at node 44)
Accepted packet rate average = 0.0606797
	minimum = 0.046592 (at node 24)
	maximum = 0.306496 (at node 44)
Injected flit rate average = 0.0910195
	minimum = 0.077824 (at node 24)
	maximum = 0.33024 (at node 44)
Accepted flit rate average= 0.0910195
	minimum = 0.061952 (at node 24)
	maximum = 0.589248 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9749 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.6 (10 samples)
Network latency average = 11.9844 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.8 (10 samples)
Flit latency average = 12.2292 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.026158 (10 samples)
	minimum = 0.0212978 (10 samples)
	maximum = 0.0673259 (10 samples)
Accepted packet rate average = 0.026158 (10 samples)
	minimum = 0.0212978 (10 samples)
	maximum = 0.0673259 (10 samples)
Injected flit rate average = 0.0392796 (10 samples)
	minimum = 0.0258137 (10 samples)
	maximum = 0.0912585 (10 samples)
Accepted flit rate average = 0.0392796 (10 samples)
	minimum = 0.02957 (10 samples)
	maximum = 0.117525 (10 samples)
Injected packet size average = 1.50163 (10 samples)
Accepted packet size average = 1.50163 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 28 sec (2248 sec)
gpgpu_simulation_rate = 21050 (inst/sec)
gpgpu_simulation_rate = 2147 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 972130
gpu_sim_insn = 5750033
gpu_ipc =       5.9149
gpu_tot_sim_cycle = 6027020
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       8.8055
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 365
gpu_stall_icnt2sh    = 17277
partiton_reqs_in_parallel = 21386694
partiton_reqs_in_parallel_total    = 56833369
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =      12.9782
partiton_reqs_in_parallel_util = 21386694
partiton_reqs_in_parallel_util_total    = 56833369
gpu_sim_cycle_parition_util = 972130
gpu_tot_sim_cycle_parition_util    = 2583344
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      21.3239 GB/Sec
L2_BW_total  =       5.8231 GB/Sec
gpu_total_sim_rate=15841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2210, 2383, 1836, 1760, 2116, 2049, 2068, 1708, 1883, 2163, 1997, 1668, 2125, 1344, 2002, 2234, 2168, 1875, 1811, 1470, 1856, 2256, 1811, 1931, 2071, 1760, 2102, 1391, 1841, 1956, 1786, 2008, 1882, 1398, 1065, 1514, 1644, 1588, 1883, 1496, 1273, 1639, 1466, 1432, 1633, 1641, 1603, 1246, 1384, 1205, 1349, 1116, 926, 1595, 1510, 1426, 1282, 1389, 1167, 1705, 1157, 1587, 1205, 1520, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 158285
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 151295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2104
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414658	W0_Idle:102495186	W0_Scoreboard:89643700	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 360 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 1627 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 6026982 
mrq_lat_table:23660 	497 	642 	7500 	1893 	1322 	784 	358 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337236 	23243 	152 	5 	943 	153 	2719 	1951 	698 	1359 	1488 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	288281 	10572 	3571 	5699 	50628 	1884 	111 	55 	1 	945 	151 	2719 	1951 	698 	1359 	1488 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	248401 	21796 	5285 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	81656 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1441 	86 	10 	8 	16 	15 	31 	35 	18 	24 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.273809  2.261364  2.202247  2.432099  2.452381  2.049020  2.112245  2.252747  2.300000  2.076923  2.223404  2.313131  2.452381  2.465909  2.538461  2.717949 
dram[1]:  2.112245  2.326087  2.226191  2.261364  2.421687  2.340659  2.235294  2.352273  2.196079  2.233010  2.322581  2.552941  2.486842  2.311111  3.014706  2.406977 
dram[2]:  2.123711  2.512195  2.103448  2.130000  2.303371  2.295918  2.231579  2.311111  2.336957  2.144144  2.322222  2.292929  2.378049  2.696203  2.548780  2.556962 
dram[3]:  2.152381  2.159091  2.344086  2.031579  2.255102  2.361446  2.382022  2.131868  2.287129  2.315789  2.326531  2.336842  2.531646  2.455696  2.493506  2.679487 
dram[4]:  2.261364  2.280000  2.193182  2.155555  2.309524  2.170213  2.212766  2.197802  2.153846  2.244444  2.170213  2.430233  2.637500  2.493827  2.404494  2.395604 
dram[5]:  2.153846  2.275862  2.197802  2.506024  2.284210  2.433735  2.232558  2.195652  2.280000  2.137255  2.460674  2.329787  2.370786  2.419355  2.360465  2.678571 
dram[6]:  2.351064  2.132076  2.352273  2.271739  2.191011  2.054945  2.400000  2.180000  2.149533  2.235294  2.254902  2.267327  2.404762  2.658537  2.314607  2.517241 
dram[7]:  2.214286  2.200000  2.186047  2.367816  2.009091  2.471264  2.241758  2.215054  2.247423  2.413043  2.329670  2.198113  2.376471  2.698795  2.453488  2.432099 
dram[8]:  2.106383  2.506329  2.150000  2.487180  2.227723  2.314607  2.120000  2.279570  2.516854  2.112149  2.291667  2.440476  2.406593  2.293478  2.390805  2.581081 
dram[9]:  2.273809  2.170213  2.096774  2.146342  2.193877  2.028571  2.602410  2.372093  2.228261  2.173469  2.291667  2.430233  2.455555  2.326316  2.438202  2.576471 
dram[10]:  2.487180  2.077778  2.345679  2.150538  2.172043  2.265060  2.318681  2.340659  2.009174  2.229167  2.379310  2.206186  2.626667  2.369565  2.517647  2.680000 
average row locality = 36680/15875 = 2.310551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       148       144       147       151       154       150       153       153       155       155       166       155       158       146       157 
dram[1]:       154       164       141       149       151       161       139       154       161       165       158       159       137       153       155       149 
dram[2]:       159       157       140       157       153       168       158       158       152       172       156       167       143       159       156       153 
dram[3]:       172       141       166       147       168       144       160       141       166       164       169       161       148       144       141       157 
dram[4]:       150       129       147       150       142       157       155       147       142       148       151       153       159       149       159       165 
dram[5]:       149       152       149       158       162       151       143       153       168       159       162       155       155       167       152       169 
dram[6]:       171       169       157       158       141       138       171       164       166       166       170       166       151       160       150       161 
dram[7]:       141       148       140       155       164       159       153       156       162       165       159       169       151       166       156       147 
dram[8]:       150       153       165       146       169       155       157       159       169       164       160       150       159       155       154       141 
dram[9]:       147       152       147       132       162       162       160       152       146       155       162       154       162       163       162       159 
dram[10]:       147       142       142       152       149       139       159       161       162       159       152       157       146       157       157       148 
total reads: 27250
bank skew: 172/129 = 1.33
chip skew: 2559/2403 = 1.06
number of total write accesses:
dram[0]:        49        51        52        50        55        55        57        52        54        61        54        63        51        59        52        55 
dram[1]:        53        50        46        50        50        52        51        53        63        65        58        58        52        55        50        58 
dram[2]:        47        49        43        56        52        57        54        50        63        66        53        60        52        54        53        49 
dram[3]:        54        49        52        46        53        52        52        53        65        56        59        61        52        50        51        52 
dram[4]:        49        42        46        44        52        47        53        53        54        54        53        56        52        53        55        53 
dram[5]:        47        46        51        50        55        51        49        49        60        59        57        64        56        58        51        56 
dram[6]:        50        57        50        51        54        49        57        54        64        62        60        63        51        58        56        58 
dram[7]:        45        50        48        51        57        56        51        50        56        57        53        64        51        58        55        50 
dram[8]:        48        45        50        48        56        51        55        53        55        62        60        55        60        56        54        50 
dram[9]:        44        52        48        44        53        51        56        52        59        58        58        55        59        58        55        60 
dram[10]:        47        45        48        48        53        49        52        52        57        55        55        57        51        61        57        53 
total reads: 9430
bank skew: 66/42 = 1.57
chip skew: 894/816 = 1.10
average mf latency per bank:
dram[0]:      20049     20930      9132     11190     12997     15172     14165     14904     20235     13922     18351     18599     18817     18298     15822     15577
dram[1]:      15181     18244     15119     16399     12564     13596      8803     15562     14268     14345     14793     18110     17092     15444     13111     13904
dram[2]:      16788     19070     16184     17185     18311     21127     17957     17441     13378     16673     13212     19146     13044     17367     18468     20307
dram[3]:      22669     15659     19304     17436     17502     13093     16562     14619     14619     17417     13298     16675     13739     18192     18391     19156
dram[4]:      16815     16594     15500     16886     13810     16907     17532     13467     14785     13458     16397     19141     21708     13464     21112     19897
dram[5]:      18690     16008     16557     11652     12841     14119     16006     14184     16615     11222     14578     15421     15793     14633     18891     17633
dram[6]:      19587     14533     14786     19031      8631     14752     15592     17214     17280     12067     13742     17914     18320     19023     20961     18365
dram[7]:      17842     12778      8868     13621     16140     15072     16404     14910     12509     18314     19621     17306     17342     17954     18518     18699
dram[8]:      14653     19885     17054     12544     18533     17550     17965     15306     16828     12892     16888     13452     24149     20098     21511     15964
dram[9]:      25740     17585     15817     22130     15107     14436     12882     20646     15154     19923     16443     16670     17110     17792     19304     16586
dram[10]:      15946     15184     16824     15982     12127     18744     16740     14380     12153     19427     14016     16100     17145     15691     19721     20781
maximum mf latency per bank:
dram[0]:     263520    263593    185214    185183    263643    263552    263498    263589    263484    255627    259634    235551    259529    259519    235174    259814
dram[1]:     263505    263534    263493    263564    263550    185160    259860    263575    263510    255555    248804    259629    259872    235656    185142    185130
dram[2]:     185101    263547    263540    263510    263534    263503    259925    263494    235586    235587    185101    255338    185039    259840    259872    259862
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    235295    235506    185073    235474    259946    235500    259772    259497
dram[4]:     263582    263517    263460    263525    263529    263619    263634    235706    185075    235280    259611    259866    259500    185032    259907    235143
dram[5]:     263586    185070    263547    263455    263528    263601    263573    263555    235680    235638    185059    259688    185041    259856    259778    235701
dram[6]:     263567    235552    263539    263610    263572    263623    263512    263597    255420    185143    185153    259666    185107    259572    259478    185099
dram[7]:     263586    263562    185048    263532    263552    263490    263503    185187    263455    263517    259657    248157    259935    259831    259481    257910
dram[8]:     263587    259949    263553    185154    263666    263604    263612    263556    263517    235632    259638    185158    255358    259975    259789    185100
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    235320    263505    185067    185277    235532    185119    259497    185030
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    185101    255818    185052    158004    185169    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6588233 n_act=1433 n_pre=1417 n_req=3304 n_rd=9736 n_write=1161 bw_util=0.003301
n_activity=64583 dram_eff=0.3375
bk0: 568a 6597113i bk1: 592a 6596930i bk2: 576a 6596496i bk3: 588a 6596710i bk4: 604a 6596603i bk5: 616a 6596397i bk6: 600a 6596463i bk7: 612a 6596127i bk8: 612a 6596786i bk9: 620a 6596001i bk10: 620a 6596587i bk11: 664a 6595952i bk12: 620a 6596505i bk13: 632a 6596157i bk14: 584a 6597566i bk15: 628a 6596631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00819527
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6588202 n_act=1412 n_pre=1396 n_req=3314 n_rd=9800 n_write=1170 bw_util=0.003323
n_activity=64533 dram_eff=0.34
bk0: 616a 6596390i bk1: 656a 6596368i bk2: 564a 6596689i bk3: 596a 6596250i bk4: 604a 6596912i bk5: 644a 6595944i bk6: 556a 6597289i bk7: 616a 6596174i bk8: 644a 6594971i bk9: 660a 6595451i bk10: 632a 6596575i bk11: 636a 6596206i bk12: 548a 6597780i bk13: 612a 6596191i bk14: 620a 6597200i bk15: 596a 6596037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00812756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6587923 n_act=1452 n_pre=1436 n_req=3366 n_rd=10032 n_write=1137 bw_util=0.003384
n_activity=66299 dram_eff=0.3369
bk0: 636a 6596479i bk1: 628a 6596460i bk2: 560a 6597416i bk3: 628a 6596347i bk4: 612a 6596709i bk5: 672a 6595997i bk6: 632a 6596434i bk7: 632a 6596335i bk8: 608a 6595934i bk9: 688a 6594691i bk10: 624a 6596562i bk11: 668a 6595975i bk12: 572a 6597430i bk13: 636a 6596519i bk14: 624a 6597293i bk15: 612a 6597134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0087701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6588031 n_act=1444 n_pre=1428 n_req=3346 n_rd=9956 n_write=1121 bw_util=0.003356
n_activity=66255 dram_eff=0.3344
bk0: 688a 6595842i bk1: 564a 6596816i bk2: 664a 6596365i bk3: 588a 6596616i bk4: 672a 6597033i bk5: 576a 6597468i bk6: 640a 6596643i bk7: 564a 6596475i bk8: 664a 6595151i bk9: 656a 6595613i bk10: 676a 6596004i bk11: 644a 6595680i bk12: 592a 6596998i bk13: 576a 6596776i bk14: 564a 6597030i bk15: 628a 6596788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00811575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6588552 n_act=1406 n_pre=1390 n_req=3219 n_rd=9612 n_write=1020 bw_util=0.003221
n_activity=63991 dram_eff=0.3323
bk0: 600a 6596801i bk1: 516a 6597693i bk2: 588a 6597133i bk3: 600a 6597070i bk4: 568a 6597005i bk5: 628a 6597000i bk6: 620a 6596480i bk7: 588a 6596860i bk8: 568a 6597213i bk9: 592a 6596439i bk10: 604a 6596971i bk11: 612a 6596650i bk12: 636a 6596897i bk13: 596a 6597084i bk14: 636a 6596832i bk15: 660a 6595969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00712165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6587961 n_act=1445 n_pre=1429 n_req=3363 n_rd=10016 n_write=1129 bw_util=0.003376
n_activity=65845 dram_eff=0.3385
bk0: 596a 6596711i bk1: 608a 6596848i bk2: 596a 6596704i bk3: 632a 6596268i bk4: 648a 6596395i bk5: 604a 6596525i bk6: 572a 6596642i bk7: 612a 6596086i bk8: 672a 6596171i bk9: 636a 6595936i bk10: 648a 6596808i bk11: 620a 6595847i bk12: 620a 6595997i bk13: 668a 6595847i bk14: 608a 6596669i bk15: 676a 6596966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00870845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6587518 n_act=1509 n_pre=1493 n_req=3453 n_rd=10236 n_write=1224 bw_util=0.003472
n_activity=69087 dram_eff=0.3318
bk0: 684a 6596265i bk1: 676a 6595736i bk2: 628a 6596077i bk3: 632a 6596122i bk4: 564a 6596760i bk5: 552a 6596696i bk6: 684a 6595900i bk7: 656a 6595976i bk8: 664a 6595389i bk9: 664a 6595271i bk10: 680a 6595870i bk11: 664a 6595792i bk12: 604a 6596980i bk13: 640a 6596460i bk14: 600a 6596042i bk15: 644a 6596155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.00947791
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6588012 n_act=1449 n_pre=1433 n_req=3343 n_rd=9964 n_write=1122 bw_util=0.003358
n_activity=65668 dram_eff=0.3376
bk0: 564a 6597198i bk1: 592a 6596662i bk2: 560a 6597179i bk3: 620a 6596747i bk4: 656a 6596461i bk5: 636a 6596339i bk6: 612a 6596412i bk7: 624a 6596556i bk8: 648a 6595852i bk9: 660a 6596200i bk10: 636a 6596588i bk11: 676a 6595379i bk12: 604a 6597238i bk13: 664a 6595437i bk14: 624a 6596365i bk15: 588a 6596878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00715937
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6587927 n_act=1454 n_pre=1438 n_req=3364 n_rd=10024 n_write=1137 bw_util=0.003381
n_activity=66547 dram_eff=0.3354
bk0: 600a 6596445i bk1: 612a 6596907i bk2: 660a 6596030i bk3: 584a 6596976i bk4: 676a 6596235i bk5: 620a 6596342i bk6: 628a 6596153i bk7: 636a 6596052i bk8: 676a 6596269i bk9: 656a 6595529i bk10: 640a 6596112i bk11: 600a 6596955i bk12: 636a 6596034i bk13: 620a 6596242i bk14: 616a 6596580i bk15: 564a 6596725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00827328
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6588038 n_act=1456 n_pre=1440 n_req=3339 n_rd=9908 n_write=1138 bw_util=0.003346
n_activity=65263 dram_eff=0.3385
bk0: 588a 6597083i bk1: 608a 6596179i bk2: 588a 6596263i bk3: 528a 6596771i bk4: 648a 6596628i bk5: 648a 6595954i bk6: 640a 6596504i bk7: 608a 6596066i bk8: 584a 6596278i bk9: 620a 6595764i bk10: 648a 6596141i bk11: 616a 6596141i bk12: 648a 6596173i bk13: 652a 6596316i bk14: 648a 6596601i bk15: 636a 6596340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00833704
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6601980 n_nop=6588371 n_act=1416 n_pre=1400 n_req=3269 n_rd=9716 n_write=1077 bw_util=0.00327
n_activity=64831 dram_eff=0.333
bk0: 588a 6597070i bk1: 568a 6596756i bk2: 568a 6597399i bk3: 608a 6596779i bk4: 596a 6596766i bk5: 556a 6596575i bk6: 636a 6596585i bk7: 644a 6596328i bk8: 648a 6595914i bk9: 636a 6596020i bk10: 608a 6596735i bk11: 628a 6596510i bk12: 584a 6597226i bk13: 628a 6596511i bk14: 628a 6596715i bk15: 592a 6597105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.00689414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1196, Miss_rate = 0.073, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1238, Miss_rate = 0.075, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1196, Miss_rate = 0.073, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1254, Miss_rate = 0.076, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1217, Miss_rate = 0.074, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1291, Miss_rate = 0.077, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1290, Miss_rate = 0.076, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1199, Miss_rate = 0.073, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1205, Miss_rate = 0.073, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1198, Miss_rate = 0.073, Pending_hits = 587, Reservation_fails = 1
L2_cache_bank[10]: Access = 16697, Miss = 1240, Miss_rate = 0.074, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1264, Miss_rate = 0.074, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1277, Miss_rate = 0.076, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1282, Miss_rate = 0.076, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1226, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1265, Miss_rate = 0.076, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1283, Miss_rate = 0.058, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1223, Miss_rate = 0.075, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1229, Miss_rate = 0.076, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1214, Miss_rate = 0.074, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1215, Miss_rate = 0.073, Pending_hits = 570, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27250
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12749
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.28221
	minimum = 6
	maximum = 69
Network latency average = 8.09445
	minimum = 6
	maximum = 68
Slowest packet = 353548
Flit latency average = 7.55236
	minimum = 6
	maximum = 68
Slowest flit = 633625
Fragmentation average = 6.85859e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00449949
	minimum = 0.00350674 (at node 25)
	maximum = 0.0053676 (at node 34)
Accepted packet rate average = 0.00449949
	minimum = 0.00350674 (at node 25)
	maximum = 0.0053676 (at node 34)
Injected flit rate average = 0.00698829
	minimum = 0.00447369 (at node 25)
	maximum = 0.00998941 (at node 34)
Accepted flit rate average= 0.00698829
	minimum = 0.00633455 (at node 28)
	maximum = 0.00857139 (at node 23)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2756 (11 samples)
	minimum = 6 (11 samples)
	maximum = 124.091 (11 samples)
Network latency average = 11.6307 (11 samples)
	minimum = 6 (11 samples)
	maximum = 87.8182 (11 samples)
Flit latency average = 11.804 (11 samples)
	minimum = 6 (11 samples)
	maximum = 87.1818 (11 samples)
Fragmentation average = 6.23508e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0241891 (11 samples)
	minimum = 0.0196804 (11 samples)
	maximum = 0.0616933 (11 samples)
Accepted packet rate average = 0.0241891 (11 samples)
	minimum = 0.0196804 (11 samples)
	maximum = 0.0616933 (11 samples)
Injected flit rate average = 0.036344 (11 samples)
	minimum = 0.0238737 (11 samples)
	maximum = 0.0838704 (11 samples)
Accepted flit rate average = 0.036344 (11 samples)
	minimum = 0.0274577 (11 samples)
	maximum = 0.10762 (11 samples)
Injected packet size average = 1.5025 (11 samples)
Accepted packet size average = 1.5025 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 50 sec (3350 sec)
gpgpu_simulation_rate = 15841 (inst/sec)
gpgpu_simulation_rate = 1799 (cycle/sec)
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14659
gpu_sim_insn = 4715414
gpu_ipc =     321.6736
gpu_tot_sim_cycle = 6263829
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       9.2254
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 499
gpu_stall_icnt2sh    = 17451
partiton_reqs_in_parallel = 322364
partiton_reqs_in_parallel_total    = 78220063
partiton_level_parallism =      21.9909
partiton_level_parallism_total  =      12.5390
partiton_reqs_in_parallel_util = 322364
partiton_reqs_in_parallel_util_total    = 78220063
gpu_sim_cycle_parition_util = 14659
gpu_tot_sim_cycle_parition_util    = 3555474
partiton_level_parallism_util =      21.9909
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.9494 GB/Sec
L2_BW_total  =       6.2043 GB/Sec
gpu_total_sim_rate=16901

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2390, 2563, 2016, 1940, 2296, 2229, 2248, 1888, 2063, 2343, 2177, 1848, 2305, 1524, 2182, 2414, 2348, 2025, 1991, 1635, 2036, 2436, 1976, 2111, 2251, 1940, 2267, 1571, 2021, 2136, 1966, 2188, 2026, 1542, 1209, 1643, 1788, 1732, 2027, 1640, 1417, 1783, 1610, 1576, 1777, 1785, 1747, 1390, 1528, 1349, 1493, 1260, 1070, 1739, 1654, 1570, 1396, 1533, 1311, 1849, 1301, 1731, 1349, 1664, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 452632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 445266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2480
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:907825	W0_Idle:102570208	W0_Scoreboard:89701580	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 360 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 1490 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 6263828 
mrq_lat_table:24328 	503 	685 	7724 	2016 	1461 	932 	382 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372339 	27795 	217 	24 	943 	153 	2719 	1951 	698 	1359 	1488 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	292274 	12043 	4907 	13334 	71708 	5808 	355 	97 	15 	945 	151 	2719 	1951 	698 	1359 	1488 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	255832 	22530 	5291 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	113224 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1470 	87 	10 	8 	16 	15 	31 	35 	18 	24 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        32        16        23        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        20        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        29        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        21        20        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        28        16        77        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        17        16        16        16        16        16 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.273809  2.295455  2.188889  2.414634  2.452381  2.049020  2.112245  2.252747  2.433333  2.209524  2.326316  2.560000  2.447059  2.625000  2.544304  2.746835 
dram[1]:  2.142857  2.311828  2.226191  2.261364  2.421687  2.340659  2.220930  2.352273  2.390476  2.466019  2.447917  2.767442  2.481013  2.422222  3.014493  2.436782 
dram[2]:  2.123711  2.506024  2.103448  2.130000  2.303371  2.282828  2.218750  2.311111  2.526882  2.357143  2.451613  2.520000  2.512195  2.886076  2.578313  2.562500 
dram[3]:  2.152381  2.159091  2.344086  2.031579  2.255102  2.361446  2.382022  2.119565  2.568627  2.442105  2.504854  2.562500  2.670886  2.594937  2.500000  2.666667 
dram[4]:  2.247191  2.280000  2.193182  2.155555  2.309524  2.170213  2.212766  2.184783  2.336957  2.411111  2.268041  2.643678  2.716049  2.609756  2.433333  2.434783 
dram[5]:  2.153846  2.275862  2.197802  2.488095  2.284210  2.400000  2.218391  2.195652  2.495049  2.264706  2.707865  2.593750  2.500000  2.531915  2.367816  2.682353 
dram[6]:  2.357895  2.160377  2.352273  2.271739  2.191011  2.043478  2.400000  2.180000  2.324074  2.403846  2.438095  2.451923  2.435294  2.797619  2.359550  2.545455 
dram[7]:  2.214286  2.186813  2.186047  2.367816  2.009091  2.471264  2.241758  2.215054  2.391752  2.597826  2.450549  2.439252  2.441860  2.797619  2.471264  2.439024 
dram[8]:  2.106383  2.487500  2.150000  2.468354  2.215686  2.314607  2.120000  2.279570  2.707865  2.259259  2.556701  2.600000  3.421053  2.368421  2.420455  2.586667 
dram[9]:  2.273809  2.157895  2.096774  2.146342  2.181818  2.018868  2.583333  2.356322  2.456522  2.333333  2.424242  2.551724  2.536842  2.453608  2.494382  2.581395 
dram[10]:  2.512820  2.077778  2.365854  2.150538  2.159575  2.265060  2.318681  2.340659  2.172727  2.416667  2.528090  2.391752  2.733333  2.440860  2.523256  2.760000 
average row locality = 38055/16003 = 2.377992
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       149       144       147       151       154       150       153       157       160       160       175       156       163       147       159 
dram[1]:       155       164       141       149       151       161       139       154       170       173       165       167       139       157       156       151 
dram[2]:       159       157       140       157       153       168       158       158       159       181       163       176       147       164       158       154 
dram[3]:       172       141       166       147       168       144       160       141       176       168       180       170       152       148       142       159 
dram[4]:       150       129       147       150       142       157       155       147       148       153       156       161       162       153       161       167 
dram[5]:       149       152       149       158       162       151       143       153       176       164       169       166       160       172       153       170 
dram[6]:       172       170       157       158       141       138       171       164       173       173       180       176       153       166       152       163 
dram[7]:       141       148       140       155       164       159       153       156       167       171       164       179       154       171       158       148 
dram[8]:       150       153       165       146       169       155       157       159       175       170       171       156       166       160       156       142 
dram[9]:       147       152       147       132       162       162       160       152       153       161       168       159       168       168       164       160 
dram[10]:       147       142       143       152       149       139       159       161       169       165       159       164       149       161       158       150 
total reads: 27697
bank skew: 181/129 = 1.40
chip skew: 2607/2438 = 1.07
number of total write accesses:
dram[0]:        49        53        53        51        55        55        57        52        62        72        61        81        52        68        54        58 
dram[1]:        55        51        46        50        50        52        52        53        81        81        70        71        57        61        52        61 
dram[2]:        47        51        43        56        52        58        55        50        76        83        65        76        59        64        56        51 
dram[3]:        54        49        52        46        53        52        52        54        86        64        78        76        59        57        53        57 
dram[4]:        50        42        46        44        52        47        53        54        67        64        64        69        58        61        58        57 
dram[5]:        47        46        51        51        55        53        50        49        76        67        72        83        65        66        53        58 
dram[6]:        52        59        50        51        54        50        57        54        78        77        76        79        54        69        58        61 
dram[7]:        45        51        48        51        57        56        51        50        65        68        59        82        56        64        57        52 
dram[8]:        48        46        50        49        57        51        55        53        66        74        77        65       159        65        57        52 
dram[9]:        44        53        48        44        54        52        57        53        73        70        72        63        73        70        58        62 
dram[10]:        49        45        51        48        54        49        52        52        70        67        66        68        56        66        59        57 
total reads: 10358
bank skew: 159/42 = 3.79
chip skew: 1024/886 = 1.16
average mf latency per bank:
dram[0]:      20182     20749      9214     11258     13154     15326     14334     15078     19329     13148     17570     16825     18807     17345     15764     15387
dram[1]:      15101     18292     15246     16521     12730     13756      8935     15733     12917     13174     13800     16723     16665     14905     13103     13763
dram[2]:      16921     19010     16311     17298     18461     21175     18037     17616     12430     15204     12322     17437     12528     16388     18219     20191
dram[3]:      22775     15790     19413     17558     17645     13256     16727     14735     13074     16714     11931     15236     13209     17395     18294     18704
dram[4]:      16852     16737     15625     17020     13977     17061     17704     13573     13691     12736     15417     17597     20987     12887     20798     19527
dram[5]:      18827     16138     16684     11716     12988     14135     16102     14359     15214     10788     13442     13752     14973     13990     18796     17561
dram[6]:      19438     14456     14905     19155      8793     14843     15744     17374     16015     11194     12538     16287     18062     17817     20739     18132
dram[7]:      17981     12849      9005     13743     16284     15220     16591     15093     11955     17203     18882     15642     16882     17294     18359     18611
dram[8]:      14812     19928     17196     12619     18619     17726     18176     15512     15870     12156     15220     12724     22011     19046     21215     15930
dram[9]:      25878     17629     15952     22278     15189     14529     13007     20741     13958     18584     15280     15903     15854     16684     19039     16526
dram[10]:      15923     15327     16611     16109     12237     18925     16927     14552     11337     18119     13109     15056     16659     15228     19612     20349
maximum mf latency per bank:
dram[0]:     263520    263593    185214    185183    263643    263552    263498    263589    263484    255627    259634    235551    259529    259519    235174    259814
dram[1]:     263505    263534    263493    263564    263550    185160    259860    263575    263510    255555    248804    259629    259872    235656    185142    185130
dram[2]:     185101    263547    263540    263510    263534    263503    259925    263494    235586    235587    185101    255338    185039    259840    259872    259862
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    235295    235506    185073    235474    259946    235500    259772    259497
dram[4]:     263582    263517    263460    263525    263529    263619    263634    235706    185075    235280    259611    259866    259500    185032    259907    235143
dram[5]:     263586    185070    263547    263455    263528    263601    263573    263555    235680    235638    185059    259688    185041    259856    259778    235701
dram[6]:     263567    235552    263539    263610    263572    263623    263512    263597    255420    185143    185153    259666    185107    259572    259478    185099
dram[7]:     263586    263562    185048    263532    263552    263490    263503    185187    263455    263517    259657    248157    259935    259831    259481    257910
dram[8]:     263587    259949    263553    185154    263666    263604    263612    263556    263517    235632    259638    185158    255358    259975    259789    185100
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    235320    263505    185067    185277    235532    185119    259497    185030
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    185101    255818    185052    158004    185169    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6615231 n_act=1441 n_pre=1425 n_req=3400 n_rd=9868 n_write=1233 bw_util=0.003349
n_activity=65762 dram_eff=0.3376
bk0: 568a 6624331i bk1: 596a 6624119i bk2: 576a 6623672i bk3: 588a 6623893i bk4: 604a 6623819i bk5: 616a 6623614i bk6: 600a 6623680i bk7: 612a 6623345i bk8: 628a 6623830i bk9: 640a 6622979i bk10: 640a 6623649i bk11: 700a 6622878i bk12: 624a 6623685i bk13: 652a 6623263i bk14: 588a 6624736i bk15: 636a 6623795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00841067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6615127 n_act=1426 n_pre=1410 n_req=3435 n_rd=9968 n_write=1267 bw_util=0.00339
n_activity=66121 dram_eff=0.3398
bk0: 620a 6623588i bk1: 656a 6623553i bk2: 564a 6623906i bk3: 596a 6623467i bk4: 604a 6624132i bk5: 644a 6623165i bk6: 556a 6624484i bk7: 616a 6623396i bk8: 680a 6621734i bk9: 692a 6622354i bk10: 660a 6623546i bk11: 668a 6623168i bk12: 556a 6624845i bk13: 628a 6623322i bk14: 624a 6624352i bk15: 604a 6623183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0090207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6614844 n_act=1463 n_pre=1447 n_req=3494 n_rd=10208 n_write=1236 bw_util=0.003453
n_activity=67810 dram_eff=0.3375
bk0: 636a 6623699i bk1: 628a 6623638i bk2: 560a 6624633i bk3: 628a 6623564i bk4: 612a 6623927i bk5: 672a 6623180i bk6: 632a 6623622i bk7: 632a 6623553i bk8: 636a 6622818i bk9: 724a 6621499i bk10: 652a 6623509i bk11: 704a 6622929i bk12: 588a 6624528i bk13: 656a 6623604i bk14: 632a 6624444i bk15: 616a 6624314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00969725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6614945 n_act=1456 n_pre=1440 n_req=3476 n_rd=10136 n_write=1221 bw_util=0.003426
n_activity=68012 dram_eff=0.334
bk0: 688a 6623055i bk1: 564a 6624031i bk2: 664a 6623580i bk3: 588a 6623835i bk4: 672a 6624252i bk5: 576a 6624687i bk6: 640a 6623862i bk7: 564a 6623666i bk8: 704a 6621971i bk9: 672a 6622664i bk10: 720a 6622801i bk11: 680a 6622614i bk12: 608a 6624129i bk13: 592a 6623921i bk14: 568a 6624210i bk15: 636a 6623851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00902809
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6615526 n_act=1417 n_pre=1401 n_req=3324 n_rd=9752 n_write=1102 bw_util=0.003275
n_activity=65388 dram_eff=0.332
bk0: 600a 6623962i bk1: 516a 6624906i bk2: 588a 6624348i bk3: 600a 6624286i bk4: 568a 6624224i bk5: 628a 6624220i bk6: 620a 6623703i bk7: 588a 6624054i bk8: 592a 6624151i bk9: 612a 6623433i bk10: 624a 6623922i bk11: 644a 6623610i bk12: 648a 6624026i bk13: 612a 6624184i bk14: 644a 6623980i bk15: 668a 6623093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00761736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6614887 n_act=1456 n_pre=1440 n_req=3489 n_rd=10188 n_write=1227 bw_util=0.003444
n_activity=67318 dram_eff=0.3391
bk0: 596a 6623929i bk1: 608a 6624068i bk2: 596a 6623924i bk3: 632a 6623447i bk4: 648a 6623615i bk5: 604a 6623682i bk6: 572a 6623825i bk7: 612a 6623301i bk8: 704a 6623061i bk9: 656a 6622953i bk10: 676a 6623785i bk11: 664a 6622675i bk12: 640a 6623101i bk13: 688a 6622909i bk14: 612a 6623809i bk15: 680a 6624113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00939872
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6614411 n_act=1524 n_pre=1508 n_req=3586 n_rd=10428 n_write=1327 bw_util=0.003546
n_activity=70885 dram_eff=0.3317
bk0: 688a 6623442i bk1: 680a 6622933i bk2: 628a 6623293i bk3: 632a 6623339i bk4: 564a 6623978i bk5: 552a 6623882i bk6: 684a 6623122i bk7: 656a 6623200i bk8: 692a 6622288i bk9: 692a 6622129i bk10: 720a 6622779i bk11: 704a 6622614i bk12: 612a 6624109i bk13: 664a 6623440i bk14: 608a 6623220i bk15: 652a 6623304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0103578
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6615007 n_act=1455 n_pre=1439 n_req=3440 n_rd=10112 n_write=1185 bw_util=0.003408
n_activity=66951 dram_eff=0.3375
bk0: 564a 6624415i bk1: 592a 6623851i bk2: 560a 6624392i bk3: 620a 6623961i bk4: 656a 6623676i bk5: 636a 6623557i bk6: 612a 6623631i bk7: 624a 6623775i bk8: 668a 6622848i bk9: 684a 6623175i bk10: 656a 6623708i bk11: 716a 6622322i bk12: 616a 6624359i bk13: 684a 6622547i bk14: 632a 6623528i bk15: 592a 6624047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00746667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6614755 n_act=1469 n_pre=1453 n_req=3574 n_rd=10200 n_write=1321 bw_util=0.003476
n_activity=68456 dram_eff=0.3366
bk0: 600a 6623658i bk1: 612a 6624087i bk2: 660a 6623245i bk3: 584a 6624160i bk4: 676a 6623418i bk5: 620a 6623557i bk6: 628a 6623370i bk7: 636a 6623273i bk8: 700a 6623108i bk9: 680a 6622358i bk10: 684a 6623113i bk11: 624a 6624005i bk12: 664a 6622767i bk13: 640a 6623270i bk14: 624a 6623738i bk15: 568a 6623901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0091812
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6614957 n_act=1474 n_pre=1458 n_req=3461 n_rd=10060 n_write=1249 bw_util=0.003412
n_activity=66925 dram_eff=0.338
bk0: 588a 6624299i bk1: 608a 6623373i bk2: 588a 6623482i bk3: 528a 6623991i bk4: 648a 6623813i bk5: 648a 6623138i bk6: 640a 6623690i bk7: 608a 6623256i bk8: 612a 6623199i bk9: 644a 6622688i bk10: 672a 6623087i bk11: 636a 6623188i bk12: 672a 6623089i bk13: 672a 6623324i bk14: 656a 6623766i bk15: 640a 6623492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00911166
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6629198 n_nop=6615339 n_act=1423 n_pre=1407 n_req=3376 n_rd=9868 n_write=1161 bw_util=0.003327
n_activity=66152 dram_eff=0.3334
bk0: 588a 6624255i bk1: 568a 6623974i bk2: 572a 6624552i bk3: 608a 6623997i bk4: 596a 6623951i bk5: 556a 6623793i bk6: 636a 6623804i bk7: 644a 6623547i bk8: 676a 6622825i bk9: 660a 6622965i bk10: 636a 6623717i bk11: 656a 6623550i bk12: 596a 6624368i bk13: 644a 6623640i bk14: 632a 6623882i bk15: 600a 6624262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00751841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1207, Miss_rate = 0.068, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1260, Miss_rate = 0.070, Pending_hits = 601, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1216, Miss_rate = 0.068, Pending_hits = 590, Reservation_fails = 3
L2_cache_bank[3]: Access = 17995, Miss = 1276, Miss_rate = 0.071, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1237, Miss_rate = 0.069, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1315, Miss_rate = 0.072, Pending_hits = 595, Reservation_fails = 4
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 602, Reservation_fails = 3
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 579, Reservation_fails = 2
L2_cache_bank[8]: Access = 17847, Miss = 1221, Miss_rate = 0.068, Pending_hits = 618, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1217, Miss_rate = 0.068, Pending_hits = 603, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1261, Miss_rate = 0.069, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1286, Miss_rate = 0.070, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1299, Miss_rate = 0.071, Pending_hits = 619, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1308, Miss_rate = 0.071, Pending_hits = 602, Reservation_fails = 5
L2_cache_bank[14]: Access = 18022, Miss = 1241, Miss_rate = 0.069, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1287, Miss_rate = 0.071, Pending_hits = 589, Reservation_fails = 2
L2_cache_bank[16]: Access = 31380, Miss = 1309, Miss_rate = 0.042, Pending_hits = 672, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1241, Miss_rate = 0.070, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[18]: Access = 18062, Miss = 1269, Miss_rate = 0.070, Pending_hits = 598, Reservation_fails = 2
L2_cache_bank[19]: Access = 17630, Miss = 1246, Miss_rate = 0.071, Pending_hits = 580, Reservation_fails = 3
L2_cache_bank[20]: Access = 17795, Miss = 1233, Miss_rate = 0.069, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1234, Miss_rate = 0.068, Pending_hits = 583, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27697
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13175
L2_total_cache_reservation_fails = 30
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.256
	minimum = 6
	maximum = 825
Network latency average = 43.3402
	minimum = 6
	maximum = 572
Slowest packet = 743444
Flit latency average = 51.8373
	minimum = 6
	maximum = 571
Slowest flit = 1141583
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0542216
	minimum = 0.0417178 (at node 12)
	maximum = 0.318222 (at node 44)
Accepted packet rate average = 0.0542216
	minimum = 0.0417178 (at node 12)
	maximum = 0.318222 (at node 44)
Injected flit rate average = 0.0813324
	minimum = 0.0615023 (at node 46)
	maximum = 0.330877 (at node 44)
Accepted flit rate average= 0.0813324
	minimum = 0.0502797 (at node 12)
	maximum = 0.623789 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6906 (12 samples)
	minimum = 6 (12 samples)
	maximum = 182.5 (12 samples)
Network latency average = 14.2732 (12 samples)
	minimum = 6 (12 samples)
	maximum = 128.167 (12 samples)
Flit latency average = 15.1401 (12 samples)
	minimum = 6 (12 samples)
	maximum = 127.5 (12 samples)
Fragmentation average = 5.71549e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0266918 (12 samples)
	minimum = 0.0215168 (12 samples)
	maximum = 0.0830707 (12 samples)
Accepted packet rate average = 0.0266918 (12 samples)
	minimum = 0.0215168 (12 samples)
	maximum = 0.0830707 (12 samples)
Injected flit rate average = 0.040093 (12 samples)
	minimum = 0.0270094 (12 samples)
	maximum = 0.104454 (12 samples)
Accepted flit rate average = 0.040093 (12 samples)
	minimum = 0.0293596 (12 samples)
	maximum = 0.150634 (12 samples)
Injected packet size average = 1.50208 (12 samples)
Accepted packet size average = 1.50208 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 59 sec (3419 sec)
gpgpu_simulation_rate = 16901 (inst/sec)
gpgpu_simulation_rate = 1832 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 925435
gpu_sim_insn = 8878634
gpu_ipc =       9.5940
gpu_tot_sim_cycle = 7416486
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.9887
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 286272
gpu_stall_icnt2sh    = 1130086
partiton_reqs_in_parallel = 20073797
partiton_reqs_in_parallel_total    = 78542427
partiton_level_parallism =      21.6912
partiton_level_parallism_total  =      13.2969
partiton_reqs_in_parallel_util = 20073797
partiton_reqs_in_parallel_util_total    = 78542427
gpu_sim_cycle_parition_util = 925015
gpu_tot_sim_cycle_parition_util    = 3570133
partiton_level_parallism_util =      21.7010
partiton_level_parallism_util_total  =      21.9384
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      88.3933 GB/Sec
L2_BW_total  =      16.2698 GB/Sec
gpu_total_sim_rate=14211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3623, 3709, 2901, 3125, 3470, 3545, 3655, 2994, 3136, 3389, 3405, 2788, 3428, 2758, 3059, 3898, 3566, 3466, 3170, 2727, 2830, 3631, 3180, 3386, 3497, 3254, 3486, 2644, 3371, 3246, 3264, 3378, 2869, 2788, 2244, 2457, 2939, 2787, 3141, 2639, 2468, 2632, 2688, 2460, 2608, 2914, 2861, 2415, 2485, 2252, 2631, 2104, 2093, 2926, 2870, 2631, 2328, 2492, 2458, 2913, 2261, 2748, 2406, 2537, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1842295
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1830708
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6701
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2409831	W0_Idle:119068134	W0_Scoreboard:121884855	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1503 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 1735 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 7416448 
mrq_lat_table:44672 	1106 	1553 	13474 	5519 	5152 	6685 	9037 	9421 	3405 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1123640 	110110 	11791 	3797 	1051 	220 	3582 	3081 	2059 	7571 	5823 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	647404 	102237 	230735 	95837 	112562 	55470 	4423 	697 	164 	1041 	367 	3420 	3085 	2055 	7572 	5822 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	480051 	173483 	201738 	17889 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	386930 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2025 	111 	15 	10 	25 	22 	39 	46 	24 	30 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        27        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        26        16        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        16        25        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        32        16        23        24        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        20        17        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        23        29        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        21        20        20        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        17        18        16        28        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        18        18        28        16        77        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        22        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        19        17        19        16        16        16        16 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.696079  2.808081  2.809278  2.811518  2.709184  2.626609  2.745000  2.864865  2.678392  2.642534  2.629630  2.714286  2.857820  2.942222  2.543210  2.866667 
dram[1]:  2.727679  2.828431  2.673267  2.712195  2.645320  2.673797  2.675127  2.855615  2.678899  2.718446  2.800000  2.963731  2.733668  2.719807  2.849765  2.676856 
dram[2]:  2.701422  2.856410  2.555556  2.692308  2.829146  2.600877  2.593137  2.715686  2.761421  2.600897  2.770833  2.887324  2.914286  3.104762  2.924242  2.975610 
dram[3]:  2.734234  2.941520  2.738916  2.594203  2.551440  2.689189  2.713592  2.686275  2.671361  2.593750  2.674419  2.723005  2.990566  2.791262  2.844660  2.738739 
dram[4]:  2.700000  2.808081  2.787565  2.748792  2.673171  2.654028  2.643216  2.504630  2.709360  2.834225  2.657277  2.793970  2.835821  2.748837  2.733333  2.744292 
dram[5]:  2.601852  2.906736  2.816754  2.786802  2.605505  2.854167  2.629268  2.616071  2.830097  2.474419  2.702020  2.799020  2.856482  2.748858  2.816038  2.893333 
dram[6]:  2.810185  2.743363  2.723005  2.973118  2.647059  2.528846  2.687500  2.711009  2.658879  2.477366  2.748792  2.671569  2.665116  2.960784  2.893720  2.760000 
dram[7]:  2.827027  2.786070  2.907217  2.710660  2.582960  2.671111  2.656388  2.651961  2.584112  2.794118  2.761194  2.677570  2.799065  3.154255  2.783550  2.789474 
dram[8]:  2.748769  2.989474  2.515284  3.068965  2.587678  2.565854  2.692308  2.648402  2.679426  2.600917  2.807692  2.752525  3.125561  2.711111  2.879808  2.815166 
dram[9]:  2.896907  2.740385  2.763736  2.808642  2.608108  2.443478  2.906250  2.701493  2.820652  2.582569  2.634703  2.805128  2.680000  2.707207  2.976191  2.890476 
dram[10]:  3.020942  2.806931  2.794872  2.876847  2.869565  2.509615  2.701031  2.720588  2.522321  2.699074  2.978378  2.610256  2.718593  2.588495  2.899522  2.971564 
average row locality = 100173/36493 = 2.744992
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       410       408       406       411       398       450       412       408       394       427       411       399       440       466       438       461 
dram[1]:       442       434       408       415       408       389       394       408       420       399       392       417       398       412       441       442 
dram[2]:       429       413       390       427       421       440       408       419       393       420       397       440       428       464       423       446 
dram[3]:       445       389       429       406       453       426       415       409       412       377       421       420       448       423       428       440 
dram[4]:       439       411       407       431       406       423       391       402       395       391       415       411       419       421       450       440 
dram[5]:       424       419       412       416       429       407       408       426       424       390       392       408       436       436       433       469 
dram[6]:       456       462       430       414       398       394       445       447       412       428       425       416       422       440       436       451 
dram[7]:       391       416       426       403       432       446       432       412       408       421       407       419       438       427       462       423 
dram[8]:       418       431       434       416       413       398       397       433       414       405       421       394       437       437       443       427 
dram[9]:       424       426       390       362       427       428       422       417       373       406       417       401       436       431       454       428 
dram[10]:       428       424       406       439       405       394       407       424       399       426       406       376       396       423       431       448 
total reads: 73869
bank skew: 469/362 = 1.30
chip skew: 6876/6619 = 1.04
number of total write accesses:
dram[0]:       140       148       139       126       133       162       137       122       139       157       157       152       163       196       180       184 
dram[1]:       169       143       132       141       129       111       133       126       164       161       140       155       146       151       166       171 
dram[2]:       141       144       116       133       142       153       121       135       151       160       135       175       184       188       156       164 
dram[3]:       162       114       127       131       167       171       144       139       157       121       154       160       186       152       158       168 
dram[4]:       155       145       131       138       142       137       135       139       155       139       151       145       151       170       165       161 
dram[5]:       138       142       126       133       139       141       131       160       159       142       143       163       181       166       164       182 
dram[6]:       151       158       150       139       142       132       157       144       157       174       144       129       151       164       163       170 
dram[7]:       132       144       138       131       144       155       171       129       145       149       148       154       161       166       181       160 
dram[8]:       140       137       142       118       133       128       128       147       146       162       163       151       260       173       156       167 
dram[9]:       138       144       113        93       152       134       136       126       146       157       160       146       167       170       171       179 
dram[10]:       149       143       139       145       123       128       117       131       166       157       145       133       145       162       175       179 
total reads: 26304
bank skew: 260/93 = 2.80
chip skew: 2451/2332 = 1.05
average mf latency per bank:
dram[0]:      23074     21776     20205     19754     22036     20925     25573     26025     25901     24738     23060     22356     21699     19149     18085     18480
dram[1]:      20376     23662     18249     19405     20980     21138     25189     25560     25780     23174     23929     23580     21445     20446     17545     19333
dram[2]:      19892     20288     19631     20487     23239     21883     25120     25004     25655     24496     20971     21578     19397     19718     21836     21879
dram[3]:      22610     21671     22516     20480     21696     21255     22439     27930     23388     24633     20620     23192     18248     21575     20728     22254
dram[4]:      21594     20558     19387     19342     24376     24295     25328     21692     27311     26301     21643     24325     21891     18480     19574     19854
dram[5]:      22279     20139     19845     19311     21783     21591     26593     23733     26310     23592     19991     21221     19041     19969     21311     18954
dram[6]:      20220     19600     19015     22556     19806     20561     24537     25450     25874     21051     19945     24063     21004     22399     21741     20720
dram[7]:      21519     20309     19280     20271     23230     21309     22971     26271     24121     24781     21091     20944     20708     20067     18300     18367
dram[8]:      20459     23106     19472     20808     27576     23724     24026     26450     23677     25072     24130     20724     23283     21044     20573     19290
dram[9]:      25109     21857     21531     24826     21495     20572     22780     29883     26157     25896     22569     23246     21702     19121     20160     19216
dram[10]:      21370     20535     21622     21643     24240     24281     27769     23379     21922     27795     21912     19584     20187     21187     19852     20368
maximum mf latency per bank:
dram[0]:     263520    263593    185214    185183    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    235174    259814
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    185142    185130
dram[2]:     185101    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    185039    259840    259872    259862
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    259772    259497
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    185032    259907    235143
dram[5]:     263586    185070    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    185041    259856    259778    235701
dram[6]:     263567    235552    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    185107    259572    259478    185099
dram[7]:     263586    263562    185048    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    259481    257910
dram[8]:     263587    259949    263553    185154    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    259789    185100
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    258466    263505    258514    258581    235532    185119    259497    185030
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    185052    168399    185169    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8308574 n_act=3345 n_pre=3329 n_req=9174 n_rd=26956 n_write=5390 bw_util=0.00775
n_activity=141473 dram_eff=0.4573
bk0: 1640a 8316688i bk1: 1632a 8317430i bk2: 1624a 8317151i bk3: 1644a 8318028i bk4: 1592a 8317661i bk5: 1800a 8316667i bk6: 1648a 8318119i bk7: 1632a 8321976i bk8: 1576a 8320304i bk9: 1708a 8317337i bk10: 1644a 8317337i bk11: 1596a 8318686i bk12: 1760a 8316006i bk13: 1864a 8314173i bk14: 1752a 8313972i bk15: 1844a 8313072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8309436 n_act=3264 n_pre=3248 n_req=8957 n_rd=26476 n_write=5170 bw_util=0.007582
n_activity=139279 dram_eff=0.4544
bk0: 1768a 8313842i bk1: 1736a 8316382i bk2: 1632a 8319657i bk3: 1660a 8317485i bk4: 1632a 8319789i bk5: 1556a 8321866i bk6: 1576a 8320059i bk7: 1632a 8320708i bk8: 1680a 8315525i bk9: 1596a 8317688i bk10: 1568a 8318723i bk11: 1668a 8315665i bk12: 1592a 8318469i bk13: 1648a 8317674i bk14: 1764a 8315599i bk15: 1768a 8312618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8308734 n_act=3295 n_pre=3279 n_req=9156 n_rd=27032 n_write=5254 bw_util=0.007735
n_activity=143539 dram_eff=0.4499
bk0: 1716a 8317258i bk1: 1652a 8316731i bk2: 1560a 8321146i bk3: 1708a 8318642i bk4: 1684a 8318530i bk5: 1760a 8315980i bk6: 1632a 8320952i bk7: 1676a 8320302i bk8: 1572a 8318162i bk9: 1680a 8318383i bk10: 1588a 8320186i bk11: 1760a 8318274i bk12: 1712a 8318121i bk13: 1856a 8315652i bk14: 1692a 8317182i bk15: 1784a 8315668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173993
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8308617 n_act=3357 n_pre=3341 n_req=9152 n_rd=26964 n_write=5315 bw_util=0.007734
n_activity=143659 dram_eff=0.4494
bk0: 1780a 8314896i bk1: 1556a 8320039i bk2: 1716a 8317922i bk3: 1624a 8317896i bk4: 1812a 8316441i bk5: 1704a 8317249i bk6: 1660a 8317830i bk7: 1636a 8318489i bk8: 1648a 8317475i bk9: 1508a 8319882i bk10: 1684a 8317003i bk11: 1680a 8316087i bk12: 1792a 8314478i bk13: 1692a 8317206i bk14: 1712a 8316307i bk15: 1760a 8316205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8309207 n_act=3311 n_pre=3295 n_req=9011 n_rd=26608 n_write=5173 bw_util=0.007614
n_activity=141123 dram_eff=0.4504
bk0: 1756a 8315602i bk1: 1644a 8317839i bk2: 1628a 8318693i bk3: 1724a 8317002i bk4: 1624a 8317840i bk5: 1692a 8318181i bk6: 1564a 8319804i bk7: 1608a 8319977i bk8: 1580a 8319711i bk9: 1564a 8317686i bk10: 1660a 8317484i bk11: 1644a 8319618i bk12: 1676a 8319240i bk13: 1684a 8314808i bk14: 1800a 8314310i bk15: 1760a 8313220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8308757 n_act=3331 n_pre=3315 n_req=9139 n_rd=26916 n_write=5275 bw_util=0.007713
n_activity=142873 dram_eff=0.4506
bk0: 1696a 8317377i bk1: 1676a 8316189i bk2: 1648a 8321229i bk3: 1664a 8317319i bk4: 1716a 8317342i bk5: 1628a 8317785i bk6: 1632a 8319900i bk7: 1704a 8316885i bk8: 1696a 8318255i bk9: 1560a 8318099i bk10: 1568a 8319810i bk11: 1632a 8318124i bk12: 1744a 8314485i bk13: 1744a 8315821i bk14: 1732a 8315506i bk15: 1876a 8314997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8307949 n_act=3414 n_pre=3398 n_req=9301 n_rd=27504 n_write=5329 bw_util=0.007866
n_activity=146219 dram_eff=0.4491
bk0: 1824a 8315573i bk1: 1848a 8313541i bk2: 1720a 8315134i bk3: 1656a 8316468i bk4: 1592a 8316684i bk5: 1576a 8315989i bk6: 1780a 8315937i bk7: 1788a 8318230i bk8: 1648a 8317271i bk9: 1712a 8316514i bk10: 1700a 8319462i bk11: 1664a 8319751i bk12: 1688a 8318777i bk13: 1760a 8316739i bk14: 1744a 8312668i bk15: 1804a 8314025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183042
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8308569 n_act=3331 n_pre=3315 n_req=9171 n_rd=27052 n_write=5327 bw_util=0.007758
n_activity=142233 dram_eff=0.4553
bk0: 1564a 8318144i bk1: 1664a 8316787i bk2: 1704a 8319142i bk3: 1612a 8317932i bk4: 1728a 8316142i bk5: 1784a 8316052i bk6: 1728a 8316835i bk7: 1648a 8319870i bk8: 1632a 8316042i bk9: 1684a 8316762i bk10: 1628a 8316026i bk11: 1676a 8317336i bk12: 1752a 8316760i bk13: 1708a 8316387i bk14: 1848a 8313804i bk15: 1692a 8314965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.175956
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8308815 n_act=3326 n_pre=3310 n_req=9169 n_rd=26872 n_write=5271 bw_util=0.007701
n_activity=142873 dram_eff=0.45
bk0: 1672a 8315955i bk1: 1724a 8318418i bk2: 1736a 8314493i bk3: 1664a 8319140i bk4: 1652a 8320220i bk5: 1592a 8319435i bk6: 1588a 8321543i bk7: 1732a 8319309i bk8: 1656a 8318103i bk9: 1620a 8318062i bk10: 1684a 8318961i bk11: 1576a 8317408i bk12: 1748a 8317872i bk13: 1748a 8315624i bk14: 1772a 8316237i bk15: 1708a 8313044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171768
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8309408 n_act=3274 n_pre=3258 n_req=8974 n_rd=26568 n_write=5086 bw_util=0.007584
n_activity=139818 dram_eff=0.4528
bk0: 1696a 8319381i bk1: 1704a 8317883i bk2: 1560a 8320214i bk3: 1448a 8318900i bk4: 1708a 8319139i bk5: 1712a 8318938i bk6: 1688a 8319242i bk7: 1668a 8322492i bk8: 1492a 8320947i bk9: 1624a 8317922i bk10: 1668a 8314998i bk11: 1604a 8318180i bk12: 1744a 8317455i bk13: 1724a 8317775i bk14: 1816a 8316246i bk15: 1712a 8316693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171217
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8347594 n_nop=8309481 n_act=3246 n_pre=3230 n_req=8969 n_rd=26528 n_write=5109 bw_util=0.00758
n_activity=139437 dram_eff=0.4538
bk0: 1712a 8315924i bk1: 1696a 8317264i bk2: 1624a 8319050i bk3: 1756a 8316668i bk4: 1620a 8318416i bk5: 1576a 8318094i bk6: 1628a 8320599i bk7: 1696a 8318972i bk8: 1596a 8319067i bk9: 1704a 8318815i bk10: 1624a 8320710i bk11: 1504a 8320881i bk12: 1584a 8319652i bk13: 1692a 8317934i bk14: 1724a 8315708i bk15: 1792a 8314691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3309, Miss_rate = 0.058, Pending_hits = 762, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3430, Miss_rate = 0.060, Pending_hits = 763, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3303, Miss_rate = 0.058, Pending_hits = 741, Reservation_fails = 3
L2_cache_bank[3]: Access = 57114, Miss = 3316, Miss_rate = 0.058, Pending_hits = 722, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3289, Miss_rate = 0.058, Pending_hits = 706, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3469, Miss_rate = 0.060, Pending_hits = 748, Reservation_fails = 4
L2_cache_bank[6]: Access = 57935, Miss = 3451, Miss_rate = 0.060, Pending_hits = 744, Reservation_fails = 3
L2_cache_bank[7]: Access = 57130, Miss = 3290, Miss_rate = 0.058, Pending_hits = 742, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3322, Miss_rate = 0.058, Pending_hits = 766, Reservation_fails = 4
L2_cache_bank[9]: Access = 57604, Miss = 3330, Miss_rate = 0.058, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3358, Miss_rate = 0.058, Pending_hits = 741, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3371, Miss_rate = 0.058, Pending_hits = 767, Reservation_fails = 0
L2_cache_bank[12]: Access = 57590, Miss = 3424, Miss_rate = 0.059, Pending_hits = 759, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3452, Miss_rate = 0.059, Pending_hits = 758, Reservation_fails = 7
L2_cache_bank[14]: Access = 57323, Miss = 3396, Miss_rate = 0.059, Pending_hits = 738, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3367, Miss_rate = 0.059, Pending_hits = 744, Reservation_fails = 2
L2_cache_bank[16]: Access = 70240, Miss = 3377, Miss_rate = 0.048, Pending_hits = 810, Reservation_fails = 2
L2_cache_bank[17]: Access = 56879, Miss = 3341, Miss_rate = 0.059, Pending_hits = 730, Reservation_fails = 0
L2_cache_bank[18]: Access = 56869, Miss = 3343, Miss_rate = 0.059, Pending_hits = 739, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3299, Miss_rate = 0.058, Pending_hits = 729, Reservation_fails = 3
L2_cache_bank[20]: Access = 56661, Miss = 3278, Miss_rate = 0.058, Pending_hits = 724, Reservation_fails = 0
L2_cache_bank[21]: Access = 57158, Miss = 3354, Miss_rate = 0.059, Pending_hits = 727, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 73869
L2_total_cache_miss_rate = 0.0580
L2_total_cache_pending_hits = 16401
L2_total_cache_reservation_fails = 35
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.3761
	minimum = 6
	maximum = 1126
Network latency average = 23.2708
	minimum = 6
	maximum = 810
Slowest packet = 1186662
Flit latency average = 20.5157
	minimum = 6
	maximum = 810
Slowest flit = 2744041
Fragmentation average = 0.0291111
	minimum = 0
	maximum = 515
Injected packet rate average = 0.0186516
	minimum = 0.015966 (at node 27)
	maximum = 0.0214305 (at node 41)
Accepted packet rate average = 0.0186516
	minimum = 0.015966 (at node 27)
	maximum = 0.0214305 (at node 41)
Injected flit rate average = 0.0314367
	minimum = 0.0209961 (at node 27)
	maximum = 0.0444726 (at node 37)
Accepted flit rate average= 0.0314367
	minimum = 0.0276022 (at node 46)
	maximum = 0.0370507 (at node 15)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9741 (13 samples)
	minimum = 6 (13 samples)
	maximum = 255.077 (13 samples)
Network latency average = 14.9653 (13 samples)
	minimum = 6 (13 samples)
	maximum = 180.615 (13 samples)
Flit latency average = 15.5536 (13 samples)
	minimum = 6 (13 samples)
	maximum = 180 (13 samples)
Fragmentation average = 0.00223984 (13 samples)
	minimum = 0 (13 samples)
	maximum = 39.6923 (13 samples)
Injected packet rate average = 0.0260733 (13 samples)
	minimum = 0.0210899 (13 samples)
	maximum = 0.0783292 (13 samples)
Accepted packet rate average = 0.0260733 (13 samples)
	minimum = 0.0210899 (13 samples)
	maximum = 0.0783292 (13 samples)
Injected flit rate average = 0.0394272 (13 samples)
	minimum = 0.0265469 (13 samples)
	maximum = 0.0998403 (13 samples)
Accepted flit rate average = 0.0394272 (13 samples)
	minimum = 0.0292244 (13 samples)
	maximum = 0.141897 (13 samples)
Injected packet size average = 1.51217 (13 samples)
Accepted packet size average = 1.51217 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 11 sec (4691 sec)
gpgpu_simulation_rate = 14211 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15143
gpu_sim_insn = 5472444
gpu_ipc =     361.3844
gpu_tot_sim_cycle = 7653779
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       9.4250
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 286416
gpu_stall_icnt2sh    = 1130290
partiton_reqs_in_parallel = 333002
partiton_reqs_in_parallel_total    = 98616224
partiton_level_parallism =      21.9905
partiton_level_parallism_total  =      12.9282
partiton_reqs_in_parallel_util = 333002
partiton_reqs_in_parallel_util_total    = 98616224
gpu_sim_cycle_parition_util = 15143
gpu_tot_sim_cycle_parition_util    = 4495148
partiton_level_parallism_util =      21.9905
partiton_level_parallism_util_total  =      21.9385
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     255.7221 GB/Sec
L2_BW_total  =      16.2713 GB/Sec
gpu_total_sim_rate=15196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3803, 3889, 3081, 3305, 3650, 3725, 3835, 3174, 3316, 3569, 3585, 2968, 3608, 2938, 3239, 4078, 3710, 3610, 3314, 2871, 2974, 3775, 3324, 3530, 3641, 3398, 3630, 2788, 3515, 3390, 3408, 3522, 3013, 2932, 2388, 2601, 3083, 2931, 3285, 2783, 2612, 2776, 2832, 2604, 2752, 3058, 3005, 2559, 2629, 2396, 2775, 2248, 2237, 3070, 3014, 2775, 2472, 2636, 2602, 3057, 2405, 2892, 2550, 2681, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2149965
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2138004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7075
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2926115	W0_Idle:119142001	W0_Scoreboard:121947340	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1503 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 1687 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 7653778 
mrq_lat_table:47917 	1155 	1792 	14203 	5807 	5289 	6899 	9250 	9421 	3405 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1157822 	116676 	11868 	3827 	1051 	220 	3582 	3081 	2059 	7571 	5823 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	650834 	103821 	232236 	103874 	134513 	59479 	4708 	731 	188 	1041 	367 	3420 	3085 	2055 	7572 	5822 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	487271 	174406 	201766 	17889 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	419614 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2055 	112 	15 	10 	25 	22 	39 	46 	24 	30 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        29        27        16        27        16        43        22        16 
dram[1]:        16        16        16        16        16        16        17        16        30        30        16        25        39        35        16        34 
dram[2]:        16        42        19        16        16        16        16        16        30        26        16        25        18        16        43        21 
dram[3]:        16        16        16        16        17        16        16        16        32        16        23        24        16        22        16        16 
dram[4]:        38        16        16        17        16        16        16        16        20        30        16        43        16        16        16        16 
dram[5]:        16        24        16        16        16        16        16        16        24        16        44        44        16        16        28        36 
dram[6]:        16        16        16        16        16        16        17        16        30        21        26        24        16        16        16        16 
dram[7]:        26        16        16        16        16        15        16        16        30        18        16        28        16        16        28        16 
dram[8]:        16        16        16        16        15        15        17        16        30        18        28        16        90        38        16        16 
dram[9]:        40        16        16        16        15        15        16        16        22        18        43        42        25        38        27        16 
dram[10]:        16        25        16        16        17        16        16        16        20        33        27        42        16        16        16        20 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.888889  3.030303  2.877551  2.875648  2.709184  2.626609  2.736318  2.864865  2.800995  2.737778  2.820276  2.921569  3.061321  3.109649  2.699187  3.061947 
dram[1]:  2.915555  3.043902  2.735294  2.816425  2.645320  2.673797  2.666667  2.855615  2.795455  2.841346  3.000000  3.142857  2.915842  2.890476  3.018518  2.840517 
dram[2]:  2.910377  3.045685  2.610837  2.778846  2.829146  2.605263  2.585366  2.715686  2.894472  2.696035  2.994819  3.074766  3.079812  3.298578  3.099010  3.149039 
dram[3]:  2.914798  3.191860  2.808824  2.666667  2.551440  2.681614  2.723301  2.678049  2.799065  2.735751  2.839450  2.925234  3.133641  2.947867  3.048309  2.928251 
dram[4]:  2.878378  2.980099  2.871795  2.783019  2.673171  2.654028  2.626866  2.504630  2.843137  2.968254  2.850467  2.975248  3.044554  2.939815  2.889380  2.940909 
dram[5]:  2.769585  3.091837  2.885417  2.855000  2.605505  2.844560  2.621359  2.608889  2.961353  2.601852  2.900000  2.990291  3.036866  2.950000  2.986047  3.039474 
dram[6]:  2.995392  2.929515  2.773148  3.021277  2.639024  2.521531  2.680000  2.703196  2.769585  2.566802  2.919048  2.840580  2.865741  3.144928  3.096154  2.929204 
dram[7]:  3.026738  2.990148  2.943877  2.772727  2.568889  2.671111  2.656388  2.643903  2.695853  2.926829  2.941176  2.860465  2.976744  3.375661  2.923077  2.980952 
dram[8]:  2.931373  3.194737  2.573913  3.124294  2.587678  2.558252  2.692308  2.648402  2.800948  2.726027  2.985782  2.959799  3.693333  2.868421  3.086124  2.995327 
dram[9]:  3.086735  2.933014  2.830601  2.854545  2.608108  2.443478  2.886598  2.701493  2.983784  2.721461  2.809955  2.994924  2.813044  2.862832  3.131455  3.094787 
dram[10]:  3.223958  2.990244  2.857143  2.912621  2.839572  2.495238  2.701031  2.703883  2.657778  2.834862  3.164894  2.802031  2.935000  2.770925  3.090476  3.140187 
average row locality = 105287/36781 = 2.862538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       426       424       412       417       398       450       412       408       404       437       427       415       456       482       454       477 
dram[1]:       458       450       414       423       408       389       394       408       430       409       408       433       414       428       457       458 
dram[2]:       445       428       397       433       421       440       408       419       403       430       413       456       444       480       439       462 
dram[3]:       460       405       435       413       453       426       415       409       422       387       437       436       464       439       444       456 
dram[4]:       455       426       414       438       406       423       391       402       405       401       431       427       435       437       466       456 
dram[5]:       439       435       417       423       429       407       408       426       434       400       408       424       452       452       449       485 
dram[6]:       472       478       436       419       398       394       445       447       422       438       441       432       438       456       452       467 
dram[7]:       407       432       431       408       432       446       432       412       418       431       423       435       454       443       478       439 
dram[8]:       433       446       439       422       413       398       397       433       424       415       437       410       454       453       459       443 
dram[9]:       440       442       394       367       427       428       422       417       384       417       433       417       452       447       470       444 
dram[10]:       442       440       411       444       405       394       407       424       410       437       422       392       412       439       447       464 
total reads: 75623
bank skew: 485/367 = 1.32
chip skew: 7035/6781 = 1.04
number of total write accesses:
dram[0]:       172       176       152       138       133       162       138       122       159       179       185       181       193       227       210       215 
dram[1]:       198       174       144       160       129       111       134       126       185       182       165       183       175       179       195       201 
dram[2]:       172       172       133       145       142       154       122       135       173       182       165       202       212       216       187       193 
dram[3]:       190       144       138       147       167       172       146       140       177       141       182       190       216       183       187       197 
dram[4]:       184       173       146       152       142       137       137       139       175       160       179       174       180       198       187       191 
dram[5]:       162       171       137       148       139       142       132       161       179       162       172       192       207       197       193       208 
dram[6]:       178       187       163       149       143       133       158       145       179       196       172       156       181       195       192       195 
dram[7]:       159       175       146       141       146       155       171       130       167       169       177       180       186       195       206       187 
dram[8]:       165       161       153       131       133       129       128       147       167       182       193       179       377       201       186       198 
dram[9]:       165       171       124       104       152       134       138       126       168       179       188       173       195       200       197       209 
dram[10]:       177       173       149       156       126       130       117       133       188       181       173       160       175       190       202       208 
total reads: 29664
bank skew: 377/104 = 3.62
chip skew: 2830/2623 = 1.08
average mf latency per bank:
dram[0]:      21271     20228     19575     19164     22098     20979     25594     26093     24609     23533     21484     20752     20225     17938     16896     17283
dram[1]:      19021     21927     17715     18558     21042     21206     25211     25631     24562     22041     22302     21979     19876     19031     16396     18046
dram[2]:      18422     18881     18798     19900     23297     21902     25141     25069     24314     23295     19387     20243     18158     18529     20261     20437
dram[3]:      21159     19910     21892     19685     21750     21275     22425     27947     22299     23325     19235     21568     17073     20010     19314     20782
dram[4]:      20117     19130     18674     18702     24437     24354     25302     21759     25983     24936     20164     22586     20356     17264     18496     18505
dram[5]:      20882     18691     19324     18616     21842     21612     26609     23755     25103     22421     18525     19753     17887     18585     19880     17863
dram[6]:      18927     18319     18458     22010     19831     20585     24555     25470     24577     20066     18597     22391     19510     20849     20285     19499
dram[7]:      19939     18789     18894     19769     23209     21362     23038     26294     22892     23626     19601     19600     19452     18720     17269     17176
dram[8]:      19152     21676     19002     20146     27649     23749     24113     26524     22538     23906     22469     19277     21865     19702     19183     17948
dram[9]:      23376     20375     20962     24046     21553     20633     22770     29958     24690     24552     21057     21641     20293     17827     18953     17923
dram[10]:      19968     19040     21100     21117     24170     24254     27844     23363     20802     26302     20379     18148     18675     19770     18599     19064
maximum mf latency per bank:
dram[0]:     263520    263593    185214    185183    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    235174    259814
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    185142    185130
dram[2]:     185101    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    185039    259840    259872    259862
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    259772    259497
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    185032    259907    235143
dram[5]:     263586    185070    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    185041    259856    259778    235701
dram[6]:     263567    235552    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    185107    259572    259478    185099
dram[7]:     263586    263562    185048    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    259481    257910
dram[8]:     263587    259949    263553    185154    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    259789    185100
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    258466    263505    258514    258581    235532    185119    259497    185030
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    185052    168399    185169    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8335666 n_act=3369 n_pre=3353 n_req=9641 n_rd=27596 n_write=5727 bw_util=0.007957
n_activity=147119 dram_eff=0.453
bk0: 1704a 8344260i bk1: 1696a 8345085i bk2: 1648a 8345078i bk3: 1668a 8345916i bk4: 1592a 8345773i bk5: 1800a 8344781i bk6: 1648a 8346204i bk7: 1632a 8350097i bk8: 1616a 8347964i bk9: 1748a 8344868i bk10: 1708a 8344936i bk11: 1660a 8346284i bk12: 1824a 8343686i bk13: 1928a 8341764i bk14: 1816a 8341589i bk15: 1908a 8340715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8336506 n_act=3291 n_pre=3275 n_req=9422 n_rd=27124 n_write=5515 bw_util=0.007794
n_activity=144982 dram_eff=0.4502
bk0: 1832a 8341489i bk1: 1800a 8344088i bk2: 1656a 8347547i bk3: 1692a 8345278i bk4: 1632a 8347900i bk5: 1556a 8349979i bk6: 1576a 8348143i bk7: 1632a 8348826i bk8: 1720a 8343147i bk9: 1636a 8345293i bk10: 1632a 8346303i bk11: 1732a 8343173i bk12: 1656a 8346152i bk13: 1712a 8345281i bk14: 1828a 8343176i bk15: 1832a 8340121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172294
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8335791 n_act=3323 n_pre=3307 n_req=9623 n_rd=27672 n_write=5618 bw_util=0.007949
n_activity=149381 dram_eff=0.4457
bk0: 1780a 8344924i bk1: 1712a 8344373i bk2: 1588a 8348937i bk3: 1732a 8346553i bk4: 1684a 8346640i bk5: 1760a 8344087i bk6: 1632a 8349036i bk7: 1676a 8348422i bk8: 1612a 8345790i bk9: 1720a 8345931i bk10: 1652a 8347700i bk11: 1824a 8345891i bk12: 1776a 8345745i bk13: 1920a 8343318i bk14: 1756a 8344752i bk15: 1848a 8343287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8335694 n_act=3383 n_pre=3367 n_req=9618 n_rd=27604 n_write=5663 bw_util=0.007944
n_activity=149353 dram_eff=0.4455
bk0: 1840a 8342579i bk1: 1620a 8347620i bk2: 1740a 8345890i bk3: 1652a 8345740i bk4: 1812a 8344553i bk5: 1704a 8345319i bk6: 1660a 8345930i bk7: 1636a 8346573i bk8: 1688a 8345153i bk9: 1548a 8347538i bk10: 1748a 8344512i bk11: 1744a 8343706i bk12: 1856a 8342025i bk13: 1756a 8344712i bk14: 1776a 8343957i bk15: 1824a 8343865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8336287 n_act=3336 n_pre=3320 n_req=9467 n_rd=27252 n_write=5516 bw_util=0.007825
n_activity=146435 dram_eff=0.4475
bk0: 1820a 8343163i bk1: 1704a 8345449i bk2: 1656a 8346474i bk3: 1752a 8344765i bk4: 1624a 8345947i bk5: 1692a 8346292i bk6: 1564a 8347842i bk7: 1608a 8348087i bk8: 1620a 8347406i bk9: 1604a 8345232i bk10: 1724a 8345009i bk11: 1708a 8347099i bk12: 1740a 8346842i bk13: 1748a 8342392i bk14: 1864a 8342093i bk15: 1824a 8340917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8335851 n_act=3356 n_pre=3340 n_req=9590 n_rd=27552 n_write=5612 bw_util=0.007919
n_activity=148269 dram_eff=0.4473
bk0: 1756a 8345076i bk1: 1740a 8343725i bk2: 1668a 8349114i bk3: 1692a 8345128i bk4: 1716a 8345454i bk5: 1628a 8345865i bk6: 1632a 8347985i bk7: 1704a 8344973i bk8: 1736a 8345942i bk9: 1600a 8345746i bk10: 1632a 8347354i bk11: 1696a 8345687i bk12: 1808a 8342166i bk13: 1808a 8343458i bk14: 1796a 8343107i bk15: 1940a 8342652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172126
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8335031 n_act=3444 n_pre=3428 n_req=9757 n_rd=28140 n_write=5668 bw_util=0.008073
n_activity=151778 dram_eff=0.4455
bk0: 1888a 8343175i bk1: 1912a 8341145i bk2: 1744a 8343005i bk3: 1676a 8344375i bk4: 1592a 8344766i bk5: 1576a 8344065i bk6: 1780a 8344020i bk7: 1788a 8346315i bk8: 1688a 8344889i bk9: 1752a 8344031i bk10: 1764a 8346969i bk11: 1728a 8347272i bk12: 1752a 8346369i bk13: 1824a 8344251i bk14: 1808a 8340288i bk15: 1868a 8341725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8335688 n_act=3355 n_pre=3339 n_req=9611 n_rd=27684 n_write=5645 bw_util=0.007958
n_activity=147683 dram_eff=0.4514
bk0: 1628a 8345803i bk1: 1728a 8344450i bk2: 1724a 8347094i bk3: 1632a 8345898i bk4: 1728a 8344167i bk5: 1784a 8344163i bk6: 1728a 8344948i bk7: 1648a 8347947i bk8: 1672a 8343630i bk9: 1724a 8344434i bk10: 1692a 8343588i bk11: 1740a 8344953i bk12: 1816a 8344392i bk13: 1772a 8344046i bk14: 1912a 8341501i bk15: 1756a 8342634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176963
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8335850 n_act=3348 n_pre=3332 n_req=9706 n_rd=27504 n_write=5677 bw_util=0.007923
n_activity=148776 dram_eff=0.4461
bk0: 1732a 8343776i bk1: 1784a 8346178i bk2: 1756a 8342470i bk3: 1688a 8347009i bk4: 1652a 8348333i bk5: 1592a 8347515i bk6: 1588a 8349659i bk7: 1732a 8347427i bk8: 1696a 8345580i bk9: 1660a 8345584i bk10: 1748a 8346666i bk11: 1640a 8345069i bk12: 1816a 8345418i bk13: 1812a 8343213i bk14: 1836a 8343996i bk15: 1772a 8340619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173428
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8336494 n_act=3302 n_pre=3286 n_req=9424 n_rd=27204 n_write=5425 bw_util=0.007791
n_activity=145285 dram_eff=0.4492
bk0: 1760a 8347018i bk1: 1768a 8345518i bk2: 1576a 8348152i bk3: 1468a 8346787i bk4: 1708a 8347251i bk5: 1712a 8347056i bk6: 1688a 8347297i bk7: 1668a 8350610i bk8: 1536a 8348594i bk9: 1668a 8345519i bk10: 1732a 8342589i bk11: 1668a 8345719i bk12: 1808a 8345003i bk13: 1788a 8345376i bk14: 1880a 8343885i bk15: 1776a 8344397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172386
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8375711 n_nop=8336556 n_act=3275 n_pre=3259 n_req=9428 n_rd=27160 n_write=5461 bw_util=0.007789
n_activity=144976 dram_eff=0.45
bk0: 1768a 8343578i bk1: 1760a 8344870i bk2: 1644a 8347024i bk3: 1776a 8344540i bk4: 1620a 8346430i bk5: 1576a 8346126i bk6: 1628a 8348712i bk7: 1696a 8347019i bk8: 1640a 8346713i bk9: 1748a 8346364i bk10: 1688a 8348235i bk11: 1568a 8348488i bk12: 1648a 8347296i bk13: 1756a 8345598i bk14: 1788a 8343388i bk15: 1856a 8342269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3389, Miss_rate = 0.058, Pending_hits = 830, Reservation_fails = 5
L2_cache_bank[1]: Access = 59051, Miss = 3510, Miss_rate = 0.059, Pending_hits = 832, Reservation_fails = 1
L2_cache_bank[2]: Access = 58449, Miss = 3383, Miss_rate = 0.058, Pending_hits = 801, Reservation_fails = 4
L2_cache_bank[3]: Access = 58602, Miss = 3398, Miss_rate = 0.058, Pending_hits = 789, Reservation_fails = 2
L2_cache_bank[4]: Access = 58273, Miss = 3370, Miss_rate = 0.058, Pending_hits = 773, Reservation_fails = 6
L2_cache_bank[5]: Access = 59175, Miss = 3548, Miss_rate = 0.060, Pending_hits = 809, Reservation_fails = 9
L2_cache_bank[6]: Access = 59423, Miss = 3530, Miss_rate = 0.059, Pending_hits = 807, Reservation_fails = 5
L2_cache_bank[7]: Access = 58618, Miss = 3371, Miss_rate = 0.058, Pending_hits = 811, Reservation_fails = 5
L2_cache_bank[8]: Access = 58906, Miss = 3403, Miss_rate = 0.058, Pending_hits = 823, Reservation_fails = 8
L2_cache_bank[9]: Access = 59092, Miss = 3410, Miss_rate = 0.058, Pending_hits = 802, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3436, Miss_rate = 0.058, Pending_hits = 798, Reservation_fails = 1
L2_cache_bank[11]: Access = 59215, Miss = 3452, Miss_rate = 0.058, Pending_hits = 828, Reservation_fails = 1
L2_cache_bank[12]: Access = 59078, Miss = 3504, Miss_rate = 0.059, Pending_hits = 823, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3531, Miss_rate = 0.059, Pending_hits = 818, Reservation_fails = 13
L2_cache_bank[14]: Access = 58810, Miss = 3475, Miss_rate = 0.059, Pending_hits = 789, Reservation_fails = 4
L2_cache_bank[15]: Access = 58698, Miss = 3446, Miss_rate = 0.059, Pending_hits = 805, Reservation_fails = 5
L2_cache_bank[16]: Access = 79893, Miss = 3456, Miss_rate = 0.043, Pending_hits = 962, Reservation_fails = 2
L2_cache_bank[17]: Access = 58355, Miss = 3420, Miss_rate = 0.059, Pending_hits = 790, Reservation_fails = 1
L2_cache_bank[18]: Access = 58348, Miss = 3422, Miss_rate = 0.059, Pending_hits = 794, Reservation_fails = 4
L2_cache_bank[19]: Access = 58074, Miss = 3379, Miss_rate = 0.058, Pending_hits = 790, Reservation_fails = 5
L2_cache_bank[20]: Access = 58145, Miss = 3356, Miss_rate = 0.058, Pending_hits = 788, Reservation_fails = 4
L2_cache_bank[21]: Access = 58642, Miss = 3434, Miss_rate = 0.059, Pending_hits = 789, Reservation_fails = 0
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 75623
L2_total_cache_miss_rate = 0.0576
L2_total_cache_pending_hits = 17851
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 413169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.8108
	minimum = 6
	maximum = 848
Network latency average = 44.1154
	minimum = 6
	maximum = 604
Slowest packet = 2549744
Flit latency average = 52.8214
	minimum = 6
	maximum = 603
Slowest flit = 4169558
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539625
	minimum = 0.0449082 (at node 0)
	maximum = 0.318749 (at node 44)
Accepted packet rate average = 0.0539625
	minimum = 0.0449082 (at node 0)
	maximum = 0.318749 (at node 44)
Injected flit rate average = 0.0809437
	minimum = 0.0608902 (at node 45)
	maximum = 0.331 (at node 44)
Accepted flit rate average= 0.0809437
	minimum = 0.0538898 (at node 0)
	maximum = 0.625248 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2482 (14 samples)
	minimum = 6 (14 samples)
	maximum = 297.429 (14 samples)
Network latency average = 17.0475 (14 samples)
	minimum = 6 (14 samples)
	maximum = 210.857 (14 samples)
Flit latency average = 18.2156 (14 samples)
	minimum = 6 (14 samples)
	maximum = 210.214 (14 samples)
Fragmentation average = 0.00207985 (14 samples)
	minimum = 0 (14 samples)
	maximum = 36.8571 (14 samples)
Injected packet rate average = 0.0280654 (14 samples)
	minimum = 0.0227912 (14 samples)
	maximum = 0.095502 (14 samples)
Accepted packet rate average = 0.0280654 (14 samples)
	minimum = 0.0227912 (14 samples)
	maximum = 0.095502 (14 samples)
Injected flit rate average = 0.0423926 (14 samples)
	minimum = 0.029 (14 samples)
	maximum = 0.116352 (14 samples)
Accepted flit rate average = 0.0423926 (14 samples)
	minimum = 0.0309862 (14 samples)
	maximum = 0.176422 (14 samples)
Injected packet size average = 1.5105 (14 samples)
Accepted packet size average = 1.5105 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 7 sec (4747 sec)
gpgpu_simulation_rate = 15196 (inst/sec)
gpgpu_simulation_rate = 1612 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 893993
gpu_sim_insn = 17757560
gpu_ipc =      19.8632
gpu_tot_sim_cycle = 8774994
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      10.2444
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1828152
gpu_stall_icnt2sh    = 7201035
partiton_reqs_in_parallel = 18126110
partiton_reqs_in_parallel_total    = 98949226
partiton_level_parallism =      20.2754
partiton_level_parallism_total  =      13.3419
partiton_reqs_in_parallel_util = 18126110
partiton_reqs_in_parallel_util_total    = 98949226
gpu_sim_cycle_parition_util = 892464
gpu_tot_sim_cycle_parition_util    = 4510291
partiton_level_parallism_util =      20.3102
partiton_level_parallism_util_total  =      21.6696
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     208.9124 GB/Sec
L2_BW_total  =      35.4762 GB/Sec
gpu_total_sim_rate=13855

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5262, 5395, 4544, 4631, 5089, 5284, 5265, 4840, 4806, 5031, 5044, 4478, 4943, 4398, 4648, 5577, 5196, 5103, 4648, 4265, 4378, 5236, 4766, 4825, 4986, 4801, 5064, 4303, 4991, 4775, 4884, 4941, 4497, 4293, 3717, 3993, 4468, 4363, 4616, 4142, 4063, 4295, 4257, 4035, 4145, 4420, 4313, 3948, 3503, 3175, 3588, 3107, 3108, 3996, 3874, 3729, 3433, 3573, 3418, 3836, 3279, 3824, 3396, 3543, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 7770387
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7717058
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 48443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8942383	W0_Idle:128794755	W0_Scoreboard:154445683	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1503 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 1892 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 8774956 
mrq_lat_table:93633 	2528 	3406 	23607 	11637 	10378 	14867 	20966 	21714 	7803 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2650527 	529094 	29463 	10981 	1701 	786 	5599 	12636 	10383 	14996 	17854 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	948925 	276817 	967111 	446777 	275040 	275551 	24477 	4369 	1449 	1554 	842 	5508 	12611 	10302 	14995 	17853 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	683768 	514146 	861995 	164562 	21650 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	297861 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2626 	208 	128 	59 	49 	34 	49 	52 	35 	36 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        45        18        17        16        16        16        16        29        27        44        45        46        43        23        47 
dram[1]:        45        47        17        25        16        16        17        16        30        30        41        25        39        35        28        34 
dram[2]:        47        42        19        19        16        16        16        16        30        26        46        43        25        44        43        23 
dram[3]:        43        46        17        21        17        16        16        16        32        30        39        46        20        22        45        45 
dram[4]:        38        37        20        17        16        16        16        16        30        30        44        43        45        44        38        46 
dram[5]:        39        24        16        19        16        16        16        16        30        30        44        44        42        47        28        36 
dram[6]:        43        45        16        16        16        16        17        16        30        21        26        24        46        33        45        41 
dram[7]:        26        46        16        16        16        16        16        16        30        30        40        42        41        45        28        43 
dram[8]:        40        40        16        16        16        16        17        16        30        30        28        44        90        38        46        37 
dram[9]:        40        43        16        16        16        16        16        16        33        33        43        42        25        38        27        46 
dram[10]:        42        25        16        16        17        16        16        16        33        33        27        42        46        44        43        24 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.014815  3.174263  3.092697  3.110803  2.928571  2.815851  2.916244  2.903553  2.788557  2.830882  2.878173  2.938619  2.945824  2.896842  2.785263  3.062640 
dram[1]:  3.012346  3.331507  2.981771  3.148248  2.840000  2.817955  2.991848  2.908397  2.893035  2.938462  2.858248  3.013227  2.921986  2.777542  3.034722  2.972477 
dram[2]:  3.004808  3.065657  2.989333  3.023256  2.974811  2.828767  2.821608  2.937984  2.882199  2.756627  2.880208  3.023316  3.109489  3.196643  3.193955  3.017857 
dram[3]:  3.123426  3.213483  3.079787  2.895262  2.709751  2.753304  3.005391  2.956522  2.874372  2.708230  2.847826  2.987469  2.982222  2.819383  3.083532  3.078385 
dram[4]:  3.055000  3.061856  3.046322  2.967980  2.882211  2.889952  2.800499  2.852217  2.876263  3.021798  2.858881  3.056000  2.985748  2.842572  3.028436  2.975281 
dram[5]:  2.924205  3.169271  3.118457  3.096774  2.841975  2.940594  2.752315  2.846890  2.961637  2.724747  2.895939  2.870416  2.920000  2.897959  3.078522  3.047404 
dram[6]:  3.085366  3.070000  3.128342  3.209497  2.823245  2.607623  2.974874  2.937028  2.810219  2.691415  2.894207  2.866834  2.686975  2.964444  3.009174  3.029279 
dram[7]:  3.221910  3.137306  3.153846  3.034946  2.772009  2.882494  2.811364  2.925258  2.771971  3.018970  2.891892  3.075881  2.853070  3.104116  3.026846  3.064593 
dram[8]:  3.099217  3.216438  2.889706  3.341954  2.711268  2.834586  2.893300  2.902256  2.891139  2.849741  3.033333  2.894737  3.319820  2.840263  3.040000  3.201493 
dram[9]:  3.122715  3.088542  3.067568  3.037356  2.722096  2.606061  2.971867  2.917526  3.027855  2.811275  2.813725  2.991781  2.765458  2.895089  3.181373  3.002299 
dram[10]:  3.303030  3.068877  3.044974  3.075718  2.938303  2.868812  2.884021  2.865337  2.904282  2.956743  3.050667  2.919571  2.914286  2.777070  3.090261  3.020882 
average row locality = 210900/71388 = 2.954278
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       907       890       846       867       886       918       874       870       828       852       833       839       959       985       949       988 
dram[1]:       911       921       866       876       898       869       848       870       853       835       827       850       904       940       954       951 
dram[2]:       929       904       854       889       896       921       863       883       814       846       834       861       924       971       932       975 
dram[3]:       929       879       891       873       909       913       861       868       841       816       867       865       964       939       941       944 
dram[4]:       922       894       862       905       893       906       851       870       828       819       858       846       926       930       950       961 
dram[5]:       903       906       867       873       882       886       888       894       853       803       835       857       945       938       964       983 
dram[6]:       944       933       886       874       869       876       904       902       845       848       861       860       933       964       949       975 
dram[7]:       866       906       899       859       920       912       902       865       850       834       857       843       950       936       978       936 
dram[8]:       895       904       889       889       883       862       870       889       849       821       865       835       947       947       958       944 
dram[9]:       903       900       855       817       892       908       883       871       802       839       850       819       949       949       955       941 
dram[10]:       901       907       874       896       872       878       867       881       829       853       846       814       902       941       940       951 
total reads: 156826
bank skew: 988/802 = 1.23
chip skew: 14423/14133 = 1.02
number of total write accesses:
dram[0]:       314       294       255       256       303       290       275       274       293       303       301       310       346       391       374       381 
dram[1]:       309       295       279       292       309       261       253       273       310       311       282       289       332       371       357       345 
dram[2]:       321       310       267       281       285       318       260       254       287       298       272       306       354       362       336       377 
dram[3]:       311       265       267       288       286       337       254       288       303       270       312       327       378       341       351       352 
dram[4]:       300       294       256       300       306       302       272       288       311       290       317       300       331       352       328       363 
dram[5]:       293       311       265       279       269       302       301       296       305       276       306       317       369       340       369       367 
dram[6]:       321       295       284       275       297       287       280       264       310       312       288       281       346       370       363       370 
dram[7]:       281       305       290       270       308       290       335       270       317       280       320       292       351       346       375       345 
dram[8]:       292       270       290       274       272       269       296       269       293       279       318       320       527       351       334       343 
dram[9]:       293       286       280       240       303       296       279       261       285       308       298       273       348       348       343       365 
dram[10]:       298       296       277       282       271       281       252       268       324       309       298       275       322       367       361       351 
total reads: 54074
bank skew: 527/240 = 2.20
chip skew: 4997/4806 = 1.04
average mf latency per bank:
dram[0]:      29647     30135     32263     31274     30724     31646     32473     33556     32259     31545     29688     29567     26175     24381     23473     23760
dram[1]:      28532     30358     29258     30113     30628     31919     34460     32255     33063     30566     31362     30311     26483     24920     23845     24964
dram[2]:      27867     28834     30876     31115     32798     30577     32745     33227     32878     31538     29079     29181     25104     25849     26756     24602
dram[3]:      29826     29873     33013     30532     31049     29957     33145     34749     30874     32860     28450     29159     24130     26563     25524     25778
dram[4]:      30242     29666     31446     29269     32618     31920     33395     30761     32909     32219     28842     30617     26571     25327     25872     24331
dram[5]:      29726     28613     31207     30261     31627     30598     32432     32258     33059     32131     28596     28415     24454     25931     24940     24615
dram[6]:      27217     29139     31271     32823     31580     31142     32957     34045     32692     29703     27900     30750     25210     25166     24848     24401
dram[7]:      29068     28593     30540     31382     30677     30599     30693     32833     31629     32288     28325     29201     25196     26047     24203     24917
dram[8]:      29401     31480     29992     31598     34331     33223     31515     34076     32118     34436     29550     27909     26789     25825     26050     24934
dram[9]:      30820     30007     30505     33945     31610     29417     32406     35724     32922     32677     29621     30174     25703     25129     25241     24173
dram[10]:      29054     29778     31262     30561     32528     32828     34979     32015     30166     33852     29362     29354     26302     24720     24025     25422
maximum mf latency per bank:
dram[0]:     263520    263593    256792    257043    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    235174    259814
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    186485    186406
dram[2]:     256809    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    259872    259862
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    259772    259497
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    259907    235143
dram[5]:     263586    256997    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    259778    235701
dram[6]:     263567    256996    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    259478    204816
dram[7]:     263586    263562    256880    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    259481    257910
dram[8]:     263587    259949    263553    256986    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    259789    205083
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    258466    263505    258514    258581    235532    186188    259497    208176
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    208164    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9953812 n_act=6554 n_pre=6538 n_req=19251 n_rd=57164 n_write=11656 bw_util=0.01372
n_activity=286644 dram_eff=0.4802
bk0: 3628a 9967726i bk1: 3560a 9971460i bk2: 3384a 9972629i bk3: 3468a 9972382i bk4: 3544a 9972343i bk5: 3672a 9972026i bk6: 3496a 9973841i bk7: 3480a 9977057i bk8: 3312a 9973002i bk9: 3408a 9971883i bk10: 3332a 9971665i bk11: 3356a 9970588i bk12: 3836a 9968946i bk13: 3940a 9966701i bk14: 3796a 9964917i bk15: 3952a 9962187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9954681 n_act=6433 n_pre=6417 n_req=19041 n_rd=56692 n_write=11501 bw_util=0.01359
n_activity=282056 dram_eff=0.4835
bk0: 3644a 9966530i bk1: 3684a 9968475i bk2: 3464a 9972456i bk3: 3504a 9969380i bk4: 3592a 9973386i bk5: 3476a 9973635i bk6: 3392a 9975436i bk7: 3480a 9976140i bk8: 3412a 9971972i bk9: 3340a 9973169i bk10: 3308a 9971802i bk11: 3400a 9969600i bk12: 3616a 9969326i bk13: 3760a 9965574i bk14: 3816a 9967294i bk15: 3804a 9964033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9954163 n_act=6434 n_pre=6418 n_req=19184 n_rd=57184 n_write=11525 bw_util=0.01369
n_activity=286298 dram_eff=0.48
bk0: 3716a 9969741i bk1: 3616a 9969367i bk2: 3416a 9976932i bk3: 3556a 9972046i bk4: 3584a 9971517i bk5: 3684a 9967631i bk6: 3452a 9977650i bk7: 3532a 9975176i bk8: 3256a 9976963i bk9: 3384a 9976791i bk10: 3336a 9973867i bk11: 3444a 9974145i bk12: 3696a 9970577i bk13: 3884a 9967641i bk14: 3728a 9969714i bk15: 3900a 9968554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328428
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9953852 n_act=6543 n_pre=6527 n_req=19230 n_rd=57200 n_write=11602 bw_util=0.01371
n_activity=288268 dram_eff=0.4773
bk0: 3716a 9969009i bk1: 3516a 9972880i bk2: 3564a 9971679i bk3: 3492a 9969422i bk4: 3636a 9973072i bk5: 3652a 9969354i bk6: 3444a 9975996i bk7: 3472a 9976526i bk8: 3364a 9973904i bk9: 3264a 9976876i bk10: 3468a 9972636i bk11: 3460a 9969454i bk12: 3856a 9966565i bk13: 3756a 9968288i bk14: 3764a 9968345i bk15: 3776a 9967374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9954291 n_act=6490 n_pre=6474 n_req=19131 n_rd=56884 n_write=11585 bw_util=0.01365
n_activity=286028 dram_eff=0.4788
bk0: 3688a 9969996i bk1: 3576a 9970323i bk2: 3448a 9972908i bk3: 3620a 9967558i bk4: 3572a 9968990i bk5: 3624a 9969834i bk6: 3404a 9977039i bk7: 3480a 9974745i bk8: 3312a 9970142i bk9: 3276a 9969639i bk10: 3432a 9970186i bk11: 3384a 9972775i bk12: 3704a 9969447i bk13: 3720a 9964254i bk14: 3800a 9968649i bk15: 3844a 9962367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9953817 n_act=6544 n_pre=6528 n_req=19242 n_rd=57108 n_write=11727 bw_util=0.01372
n_activity=286912 dram_eff=0.4798
bk0: 3612a 9970717i bk1: 3624a 9966587i bk2: 3468a 9975639i bk3: 3492a 9970989i bk4: 3528a 9973568i bk5: 3544a 9971959i bk6: 3552a 9971445i bk7: 3576a 9972121i bk8: 3412a 9971733i bk9: 3212a 9974440i bk10: 3340a 9972341i bk11: 3428a 9971716i bk12: 3780a 9966171i bk13: 3752a 9966920i bk14: 3856a 9967011i bk15: 3932a 9964895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9953116 n_act=6639 n_pre=6623 n_req=19366 n_rd=57692 n_write=11654 bw_util=0.01382
n_activity=289056 dram_eff=0.4798
bk0: 3776a 9967912i bk1: 3732a 9966349i bk2: 3544a 9973203i bk3: 3496a 9970778i bk4: 3476a 9969907i bk5: 3504a 9968025i bk6: 3616a 9975587i bk7: 3608a 9975130i bk8: 3380a 9974155i bk9: 3392a 9972361i bk10: 3444a 9974031i bk11: 3440a 9975310i bk12: 3732a 9969164i bk13: 3856a 9967016i bk14: 3796a 9964198i bk15: 3900a 9964685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33315
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9953744 n_act=6479 n_pre=6463 n_req=19288 n_rd=57252 n_write=11786 bw_util=0.01376
n_activity=286371 dram_eff=0.4822
bk0: 3464a 9974496i bk1: 3624a 9971033i bk2: 3596a 9971606i bk3: 3436a 9972926i bk4: 3680a 9968933i bk5: 3648a 9969746i bk6: 3608a 9969011i bk7: 3460a 9973204i bk8: 3400a 9969041i bk9: 3336a 9972785i bk10: 3428a 9966282i bk11: 3372a 9974384i bk12: 3800a 9967074i bk13: 3744a 9966519i bk14: 3912a 9964897i bk15: 3744a 9966879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335736
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9954357 n_act=6429 n_pre=6413 n_req=19244 n_rd=56988 n_write=11537 bw_util=0.01366
n_activity=284713 dram_eff=0.4814
bk0: 3580a 9970911i bk1: 3616a 9970689i bk2: 3556a 9967726i bk3: 3556a 9971385i bk4: 3532a 9972487i bk5: 3448a 9971578i bk6: 3480a 9977843i bk7: 3556a 9976679i bk8: 3396a 9973984i bk9: 3284a 9973876i bk10: 3460a 9970455i bk11: 3340a 9968666i bk12: 3788a 9971617i bk13: 3788a 9965823i bk14: 3832a 9967718i bk15: 3776a 9965181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328507
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9954959 n_act=6465 n_pre=6449 n_req=18939 n_rd=56532 n_write=11319 bw_util=0.01352
n_activity=282338 dram_eff=0.4806
bk0: 3612a 9972412i bk1: 3600a 9973959i bk2: 3420a 9973675i bk3: 3268a 9971377i bk4: 3568a 9972764i bk5: 3632a 9971112i bk6: 3532a 9976442i bk7: 3484a 9978329i bk8: 3208a 9978570i bk9: 3356a 9972542i bk10: 3400a 9968673i bk11: 3276a 9975700i bk12: 3796a 9967912i bk13: 3796a 9966187i bk14: 3820a 9969710i bk15: 3764a 9967339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328881
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10035724 n_nop=9954981 n_act=6379 n_pre=6363 n_req=18984 n_rd=56608 n_write=11393 bw_util=0.01355
n_activity=281809 dram_eff=0.4826
bk0: 3604a 9969800i bk1: 3628a 9970115i bk2: 3496a 9971857i bk3: 3584a 9971572i bk4: 3488a 9972497i bk5: 3512a 9972338i bk6: 3468a 9976017i bk7: 3524a 9975042i bk8: 3316a 9975229i bk9: 3412a 9976357i bk10: 3384a 9975536i bk11: 3256a 9976376i bk12: 3608a 9971211i bk13: 3764a 9968183i bk14: 3760a 9967145i bk15: 3804a 9966993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7082, Miss_rate = 0.048, Pending_hits = 1302, Reservation_fails = 7
L2_cache_bank[1]: Access = 148856, Miss = 7209, Miss_rate = 0.048, Pending_hits = 1314, Reservation_fails = 2
L2_cache_bank[2]: Access = 147823, Miss = 7061, Miss_rate = 0.048, Pending_hits = 1264, Reservation_fails = 7
L2_cache_bank[3]: Access = 148284, Miss = 7112, Miss_rate = 0.048, Pending_hits = 1241, Reservation_fails = 5
L2_cache_bank[4]: Access = 147672, Miss = 7046, Miss_rate = 0.048, Pending_hits = 1243, Reservation_fails = 6
L2_cache_bank[5]: Access = 148430, Miss = 7250, Miss_rate = 0.049, Pending_hits = 1265, Reservation_fails = 11
L2_cache_bank[6]: Access = 149351, Miss = 7203, Miss_rate = 0.048, Pending_hits = 1271, Reservation_fails = 8
L2_cache_bank[7]: Access = 148038, Miss = 7097, Miss_rate = 0.048, Pending_hits = 1275, Reservation_fails = 8
L2_cache_bank[8]: Access = 148602, Miss = 7090, Miss_rate = 0.048, Pending_hits = 1285, Reservation_fails = 9
L2_cache_bank[9]: Access = 148850, Miss = 7131, Miss_rate = 0.048, Pending_hits = 1269, Reservation_fails = 4
L2_cache_bank[10]: Access = 148576, Miss = 7137, Miss_rate = 0.048, Pending_hits = 1254, Reservation_fails = 2
L2_cache_bank[11]: Access = 148852, Miss = 7140, Miss_rate = 0.048, Pending_hits = 1313, Reservation_fails = 3
L2_cache_bank[12]: Access = 148563, Miss = 7191, Miss_rate = 0.048, Pending_hits = 1274, Reservation_fails = 4
L2_cache_bank[13]: Access = 149723, Miss = 7232, Miss_rate = 0.048, Pending_hits = 1290, Reservation_fails = 13
L2_cache_bank[14]: Access = 148753, Miss = 7222, Miss_rate = 0.049, Pending_hits = 1265, Reservation_fails = 4
L2_cache_bank[15]: Access = 148540, Miss = 7091, Miss_rate = 0.048, Pending_hits = 1252, Reservation_fails = 5
L2_cache_bank[16]: Access = 169949, Miss = 7156, Miss_rate = 0.042, Pending_hits = 1427, Reservation_fails = 5
L2_cache_bank[17]: Access = 148545, Miss = 7091, Miss_rate = 0.048, Pending_hits = 1249, Reservation_fails = 2
L2_cache_bank[18]: Access = 147151, Miss = 7089, Miss_rate = 0.048, Pending_hits = 1226, Reservation_fails = 5
L2_cache_bank[19]: Access = 147135, Miss = 7044, Miss_rate = 0.048, Pending_hits = 1221, Reservation_fails = 5
L2_cache_bank[20]: Access = 147085, Miss = 7031, Miss_rate = 0.048, Pending_hits = 1241, Reservation_fails = 5
L2_cache_bank[21]: Access = 148069, Miss = 7121, Miss_rate = 0.048, Pending_hits = 1255, Reservation_fails = 1
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 156826
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 27996
L2_total_cache_reservation_fails = 121
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2091527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2285
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 119
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.6484
	minimum = 6
	maximum = 1806
Network latency average = 34.7681
	minimum = 6
	maximum = 1314
Slowest packet = 2636990
Flit latency average = 29.3454
	minimum = 6
	maximum = 1314
Slowest flit = 9728096
Fragmentation average = 0.063617
	minimum = 0
	maximum = 1099
Injected packet rate average = 0.0440818
	minimum = 0.037898 (at node 5)
	maximum = 0.0504423 (at node 45)
Accepted packet rate average = 0.0440818
	minimum = 0.037898 (at node 5)
	maximum = 0.0504423 (at node 45)
Injected flit rate average = 0.0786467
	minimum = 0.0495032 (at node 5)
	maximum = 0.114485 (at node 45)
Accepted flit rate average= 0.0786467
	minimum = 0.0648026 (at node 46)
	maximum = 0.094941 (at node 18)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.5415 (15 samples)
	minimum = 6 (15 samples)
	maximum = 398 (15 samples)
Network latency average = 18.2288 (15 samples)
	minimum = 6 (15 samples)
	maximum = 284.4 (15 samples)
Flit latency average = 18.9576 (15 samples)
	minimum = 6 (15 samples)
	maximum = 283.8 (15 samples)
Fragmentation average = 0.00618233 (15 samples)
	minimum = 0 (15 samples)
	maximum = 107.667 (15 samples)
Injected packet rate average = 0.0291331 (15 samples)
	minimum = 0.0237983 (15 samples)
	maximum = 0.092498 (15 samples)
Accepted packet rate average = 0.0291331 (15 samples)
	minimum = 0.0237983 (15 samples)
	maximum = 0.092498 (15 samples)
Injected flit rate average = 0.0448096 (15 samples)
	minimum = 0.0303669 (15 samples)
	maximum = 0.116227 (15 samples)
Accepted flit rate average = 0.0448096 (15 samples)
	minimum = 0.0332406 (15 samples)
	maximum = 0.17099 (15 samples)
Injected packet size average = 1.5381 (15 samples)
Accepted packet size average = 1.5381 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 8 sec (6488 sec)
gpgpu_simulation_rate = 13855 (inst/sec)
gpgpu_simulation_rate = 1352 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15253
gpu_sim_insn = 5617924
gpu_ipc =     368.3160
gpu_tot_sim_cycle = 9012397
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.5979
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1828286
gpu_stall_icnt2sh    = 7201268
partiton_reqs_in_parallel = 335432
partiton_reqs_in_parallel_total    = 117075336
partiton_level_parallism =      21.9912
partiton_level_parallism_total  =      13.0277
partiton_reqs_in_parallel_util = 335432
partiton_reqs_in_parallel_util_total    = 117075336
gpu_sim_cycle_parition_util = 15253
gpu_tot_sim_cycle_parition_util    = 5402755
partiton_level_parallism_util =      21.9912
partiton_level_parallism_util_total  =      21.6705
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     253.8779 GB/Sec
L2_BW_total  =      34.9714 GB/Sec
gpu_total_sim_rate=14584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5442, 5575, 4724, 4811, 5269, 5464, 5445, 5020, 4986, 5211, 5224, 4658, 5123, 4578, 4828, 5757, 5376, 5283, 4828, 4445, 4558, 5416, 4946, 5005, 5166, 4981, 5244, 4483, 5171, 4955, 5064, 5121, 4677, 4473, 3897, 4173, 4648, 4543, 4796, 4322, 4243, 4475, 4437, 4215, 4325, 4600, 4493, 4128, 3647, 3319, 3732, 3251, 3252, 4140, 4018, 3873, 3577, 3717, 3562, 3980, 3423, 3968, 3540, 3687, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 8077762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8024279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 48597
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9459167	W0_Idle:128872137	W0_Scoreboard:154504221	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1503 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 1872 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 9012396 
mrq_lat_table:97507 	2580 	3670 	24447 	11955 	10539 	15069 	21172 	21722 	7803 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2684436 	535979 	29504 	11001 	1701 	786 	5599 	12636 	10383 	14996 	17854 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	952380 	278320 	968587 	454712 	297289 	279542 	24688 	4393 	1460 	1554 	842 	5508 	12611 	10302 	14995 	17853 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	691029 	515029 	862022 	164562 	21650 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	330545 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2656 	209 	128 	59 	49 	34 	49 	52 	35 	36 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        45        18        30        16        16        16        16        30        27        44        47        46        43        44        47 
dram[1]:        47        47        17        25        16        16        17        16        30        30        44        33        39        35        42        34 
dram[2]:        47        42        19        19        16        16        16        16        30        30        46        45        25        44        43        23 
dram[3]:        43        46        17        21        17        16        16        16        32        30        39        46        20        22        45        45 
dram[4]:        38        37        20        17        16        16        16        16        30        30        44        43        45        44        38        46 
dram[5]:        48        24        16        19        16        16        16        16        30        30        44        44        42        47        28        36 
dram[6]:        43        45        28        20        16        16        17        16        30        30        26        44        46        33        45        41 
dram[7]:        26        46        16        16        16        16        16        16        30        30        40        42        41        45        28        43 
dram[8]:        40        40        43        16        16        16        17        16        30        30        28        44        90        38        46        37 
dram[9]:        40        43        16        16        16        16        16        16        33        33        43        42        25        38        41        46 
dram[10]:        42        25        24        36        17        16        16        16        33        33        27        42        46        44        43        24 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.123153  3.265252  3.221288  3.203857  2.936430  2.827907  2.916244  2.903553  2.851485  2.897310  2.982279  3.045802  3.045045  2.979079  2.868201  3.154018 
dram[1]:  3.115479  3.432065  3.088083  3.288410  2.852113  2.830846  2.991848  2.903553  2.960298  3.007673  2.958974  3.102094  3.004695  2.866808  3.119540  3.068650 
dram[2]:  3.105515  3.160401  3.109043  3.134021  2.992462  2.840547  2.821608  2.940568  2.942857  2.817746  2.984456  3.126289  3.198068  3.294258  3.268657  3.113586 
dram[3]:  3.221106  3.311111  3.212766  3.012469  2.719457  2.764835  3.000000  2.956522  2.937656  2.776119  2.942169  3.090000  3.079823  2.912088  3.190476  3.167453 
dram[4]:  3.161290  3.182519  3.163488  3.068965  2.904077  2.911695  2.800499  2.847666  2.932500  3.095109  2.951574  3.139842  3.075472  2.918502  3.130024  3.058036 
dram[5]:  3.029197  3.288312  3.250000  3.220430  2.844828  2.953086  2.754630  2.846890  3.027990  2.781955  2.994937  2.965937  3.006652  2.977478  3.175115  3.139640 
dram[6]:  3.175183  3.164588  3.216931  3.336111  2.831325  2.622768  2.965000  2.932161  2.871671  2.748848  2.992462  2.965000  2.773585  3.050998  3.102975  3.102908 
dram[7]:  3.291667  3.237726  3.261214  3.111702  2.779279  2.894737  2.811364  2.920309  2.832151  3.086253  2.990196  3.183784  2.932314  3.189904  3.100000  3.164678 
dram[8]:  3.208333  3.330601  2.978102  3.477011  2.703963  2.847500  2.888614  2.902256  2.949749  2.914948  3.135550  2.987531  3.580357  2.923581  3.136150  3.297767 
dram[9]:  3.231771  3.197403  3.183784  3.143678  2.725000  2.600000  2.971867  2.917526  3.105263  2.873479  2.916870  3.103825  2.855319  2.975501  3.267640  3.086758 
dram[10]:  3.402740  3.178117  3.154450  3.163213  2.941026  2.859951  2.884021  2.865337  2.974937  3.025253  3.172872  3.018667  3.007126  2.866525  3.194313  3.118056 
average row locality = 216825/71665 = 3.025536
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       923       906       860       880       889       920       874       870       838       862       849       855       975      1001       965      1004 
dram[1]:       927       937       880       892       900       871       848       870       863       845       843       866       920       956       970       967 
dram[2]:       945       920       869       904       899       923       863       883       824       856       850       877       940       987       948       991 
dram[3]:       945       895       906       888       911       915       861       868       851       826       883       881       980       955       957       960 
dram[4]:       938       910       877       918       896       909       851       870       838       829       874       862       942       946       966       977 
dram[5]:       919       922       883       888       883       888       888       894       863       813       851       873       961       954       980       999 
dram[6]:       960       949       901       890       871       879       904       902       855       858       877       876       949       980       965       991 
dram[7]:       882       922       914       871       922       914       902       865       860       844       873       859       966       952       994       952 
dram[8]:       911       920       903       903       884       864       870       889       859       831       881       851       964       963       974       960 
dram[9]:       919       916       868       829       893       909       883       871       813       850       866       835       965       965       971       957 
dram[10]:       917       923       889       909       873       879       867       881       840       864       862       830       918       957       956       967 
total reads: 158817
bank skew: 1004/813 = 1.23
chip skew: 14607/14310 = 1.02
number of total write accesses:
dram[0]:       345       325       290       283       312       296       275       274       314       323       329       342       377       423       406       409 
dram[1]:       341       326       312       328       315       267       253       274       330       331       311       319       360       400       387       374 
dram[2]:       350       341       300       312       292       324       260       255       309       319       302       336       384       390       366       407 
dram[3]:       337       297       302       320       291       343       255       288       327       290       338       355       409       370       383       383 
dram[4]:       336       328       284       328       315       311       272       289       335       310       345       328       362       379       358       393 
dram[5]:       326       344       300       310       272       308       302       296       327       297       332       346       395       368       398       395 
dram[6]:       345       320       315       311       304       296       282       265       331       335       314       310       374       396       391       396 
dram[7]:       303       331       322       299       312       296       335       271       338       301       347       319       377       375       401       374 
dram[8]:       321       299       321       307       276       275       297       269       315       300       345       347       640       376       362       369 
dram[9]:       322       315       310       265       306       300       279       261       308       331       327       301       377       371       372       395 
dram[10]:       325       326       316       312       274       285       252       268       347       334       331       302       348       396       392       380 
total reads: 58008
bank skew: 640/252 = 2.54
chip skew: 5419/5140 = 1.05
average mf latency per bank:
dram[0]:      28572     29008     30912     30221     30444     31465     32505     33589     31433     30788     28621     28424     25296     23588     22680     23047
dram[1]:      27477     29253     28128     28852     30454     31724     34494     32260     32273     29828     30183     29177     25604     24123     23067     24157
dram[2]:      26922     27784     29632     29961     32551     30408     32777     33231     31993     30748     27961     28115     24263     25053     25851     23822
dram[3]:      28871     28695     31670     29367     30897     29793     33148     34781     30025     32019     27511     28162     23342     25692     24640     24905
dram[4]:      29032     28493     30305     28329     32322     31633     33428     30766     31997     31414     27842     29527     25644     24536     25003     23543
dram[5]:      28581     27530     29886     29122     31547     30421     32437     32289     32212     31278     27622     27407     23728     25099     24154     23867
dram[6]:      26405     28222     30111     31427     31366     30853     32933     34048     31879     28922     26958     29628     24404     24430     24072     23693
dram[7]:      28162     27659     29402     30307     30556     30424     30724     32838     30855     31458     27371     28180     24441     25196     23506     24104
dram[8]:      28356     30345     28917     30396     34216     33022     31527     34114     31294     33543     28565     26957     25826     25071     25229     24179
dram[9]:      29727     28935     29415     32824     31534     29325     32441     35759     31971     31781     28548     29052     24876     24429     24425     23380
dram[10]:      28072     28705     29885     29508     32447     32717     35014     32048     29347     32876     28199     28283     25464     23928     23216     24601
maximum mf latency per bank:
dram[0]:     263520    263593    256792    257043    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    235174    259814
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    186485    186406
dram[2]:     256809    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    259872    259862
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    259772    259497
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    259907    235143
dram[5]:     263586    256997    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    259778    235701
dram[6]:     263567    256996    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    259478    204816
dram[7]:     263586    263562    256880    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    259481    257910
dram[8]:     263587    259949    263553    256986    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    259789    205083
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    258466    263505    258514    258581    235532    186188    259497    208176
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    208164    235138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9980920 n_act=6580 n_pre=6564 n_req=19794 n_rd=57884 n_write=12097 bw_util=0.01391
n_activity=293043 dram_eff=0.4776
bk0: 3692a 9995612i bk1: 3624a 9999199i bk2: 3440a 10000509i bk3: 3520a 10000268i bk4: 3556a 10000465i bk5: 3680a 10000249i bk6: 3496a 10002157i bk7: 3480a 10005377i bk8: 3352a 10000868i bk9: 3448a 9999712i bk10: 3396a 9999368i bk11: 3420a 9998317i bk12: 3900a 9996718i bk13: 4004a 9994480i bk14: 3860a 9992670i bk15: 4016a 9990017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9981784 n_act=6459 n_pre=6443 n_req=19583 n_rd=57420 n_write=11939 bw_util=0.01378
n_activity=288569 dram_eff=0.4807
bk0: 3708a 9994259i bk1: 3748a 9996261i bk2: 3520a 10000285i bk3: 3568a 9997192i bk4: 3600a 10001612i bk5: 3484a 10001868i bk6: 3392a 10003754i bk7: 3480a 10004416i bk8: 3452a 9999863i bk9: 3380a 10001049i bk10: 3372a 9999503i bk11: 3464a 9997282i bk12: 3680a 9997096i bk13: 3824a 9993386i bk14: 3880a 9995062i bk15: 3868a 9991889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9981255 n_act=6461 n_pre=6445 n_req=19726 n_rd=57916 n_write=11968 bw_util=0.01389
n_activity=292767 dram_eff=0.4774
bk0: 3780a 9997635i bk1: 3680a 9997121i bk2: 3476a 10004777i bk3: 3616a 9999894i bk4: 3596a 9999691i bk5: 3692a 9995869i bk6: 3452a 10005970i bk7: 3532a 10003492i bk8: 3296a 10004803i bk9: 3424a 10004620i bk10: 3400a 10001514i bk11: 3508a 10001715i bk12: 3760a 9998290i bk13: 3948a 9995453i bk14: 3792a 9997484i bk15: 3964a 9996389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328642
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9980981 n_act=6563 n_pre=6547 n_req=19770 n_rd=57928 n_write=12026 bw_util=0.0139
n_activity=294664 dram_eff=0.4748
bk0: 3780a 9996906i bk1: 3580a 10000679i bk2: 3624a 9999459i bk3: 3552a 9997226i bk4: 3644a 10001312i bk5: 3660a 9997574i bk6: 3444a 10004286i bk7: 3472a 10004846i bk8: 3404a 10001693i bk9: 3304a 10004714i bk10: 3532a 10000455i bk11: 3524a 9997227i bk12: 3920a 9994408i bk13: 3820a 9996120i bk14: 3828a 9996139i bk15: 3840a 9995088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9981381 n_act=6518 n_pre=6502 n_req=19676 n_rd=57612 n_write=12032 bw_util=0.01384
n_activity=292512 dram_eff=0.4762
bk0: 3752a 9997736i bk1: 3640a 9998167i bk2: 3508a 10000779i bk3: 3672a 9995501i bk4: 3584a 9997169i bk5: 3636a 9998025i bk6: 3404a 10005362i bk7: 3480a 10003033i bk8: 3352a 9997920i bk9: 3316a 9997464i bk10: 3496a 9997889i bk11: 3448a 10000385i bk12: 3768a 9997124i bk13: 3784a 9992018i bk14: 3864a 9996443i bk15: 3908a 9990163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9980956 n_act=6564 n_pre=6548 n_req=19775 n_rd=57836 n_write=12141 bw_util=0.01391
n_activity=293359 dram_eff=0.4771
bk0: 3676a 9998513i bk1: 3688a 9994462i bk2: 3532a 10003488i bk3: 3552a 9998835i bk4: 3532a 10001837i bk5: 3552a 10000193i bk6: 3552a 9999760i bk7: 3576a 10000445i bk8: 3452a 9999563i bk9: 3252a 10002262i bk10: 3404a 10000117i bk11: 3492a 9999448i bk12: 3844a 9994043i bk13: 3816a 9994706i bk14: 3920a 9994849i bk15: 3996a 9992772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328416
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9980199 n_act=6668 n_pre=6652 n_req=19892 n_rd=58428 n_write=12098 bw_util=0.01402
n_activity=295500 dram_eff=0.4773
bk0: 3840a 9995783i bk1: 3796a 9994235i bk2: 3604a 10001008i bk3: 3560a 9998562i bk4: 3484a 9998053i bk5: 3516a 9996137i bk6: 3616a 10003821i bk7: 3608a 10003398i bk8: 3420a 10002030i bk9: 3432a 10000100i bk10: 3508a 10001761i bk11: 3504a 10002980i bk12: 3796a 9996961i bk13: 3920a 9994854i bk14: 3860a 9992067i bk15: 3964a 9992493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333344
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9980887 n_act=6508 n_pre=6492 n_req=19793 n_rd=57968 n_write=12190 bw_util=0.01394
n_activity=292696 dram_eff=0.4794
bk0: 3528a 10002402i bk1: 3688a 9998898i bk2: 3656a 9999482i bk3: 3484a 10000816i bk4: 3688a 9997175i bk5: 3656a 9997969i bk6: 3608a 9997330i bk7: 3460a 10001492i bk8: 3440a 9996882i bk9: 3376a 10000601i bk10: 3492a 9994047i bk11: 3436a 10002131i bk12: 3864a 9994960i bk13: 3808a 9994256i bk14: 3976a 9992767i bk15: 3808a 9994750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336064
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9981411 n_act=6454 n_pre=6438 n_req=19846 n_rd=57708 n_write=12034 bw_util=0.01386
n_activity=291502 dram_eff=0.4785
bk0: 3644a 9998899i bk1: 3680a 9998572i bk2: 3612a 9995658i bk3: 3612a 9999321i bk4: 3536a 10000699i bk5: 3456a 9999821i bk6: 3480a 10006127i bk7: 3556a 10004999i bk8: 3436a 10001609i bk9: 3324a 10001548i bk10: 3524a 9998392i bk11: 3404a 9996452i bk12: 3856a 9999315i bk13: 3852a 9993692i bk14: 3896a 9995705i bk15: 3840a 9993116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9982145 n_act=6486 n_pre=6470 n_req=19450 n_rd=57240 n_write=11704 bw_util=0.0137
n_activity=288137 dram_eff=0.4786
bk0: 3676a 10000267i bk1: 3664a 10001836i bk2: 3472a 10001587i bk3: 3316a 9999315i bk4: 3572a 10001037i bk5: 3636a 9999321i bk6: 3532a 10004759i bk7: 3484a 10006650i bk8: 3252a 10006380i bk9: 3400a 10000232i bk10: 3464a 9996355i bk11: 3340a 10003401i bk12: 3860a 9995736i bk13: 3860a 9994030i bk14: 3884a 9997534i bk15: 3828a 9995116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329609
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10064045 n_nop=9982090 n_act=6405 n_pre=6389 n_req=19520 n_rd=57328 n_write=11833 bw_util=0.01374
n_activity=288376 dram_eff=0.4797
bk0: 3668a 9997625i bk1: 3692a 9997913i bk2: 3556a 9999600i bk3: 3636a 9999438i bk4: 3492a 10000748i bk5: 3516a 10000537i bk6: 3468a 10004331i bk7: 3524a 10003361i bk8: 3360a 10003038i bk9: 3456a 10004092i bk10: 3448a 10003342i bk11: 3320a 10004152i bk12: 3672a 9999106i bk13: 3828a 9996023i bk14: 3824a 9995005i bk15: 3868a 9994809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323448

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7173, Miss_rate = 0.048, Pending_hits = 1384, Reservation_fails = 8
L2_cache_bank[1]: Access = 150344, Miss = 7298, Miss_rate = 0.049, Pending_hits = 1389, Reservation_fails = 6
L2_cache_bank[2]: Access = 149311, Miss = 7151, Miss_rate = 0.048, Pending_hits = 1340, Reservation_fails = 12
L2_cache_bank[3]: Access = 149772, Miss = 7204, Miss_rate = 0.048, Pending_hits = 1317, Reservation_fails = 9
L2_cache_bank[4]: Access = 149160, Miss = 7138, Miss_rate = 0.048, Pending_hits = 1317, Reservation_fails = 10
L2_cache_bank[5]: Access = 149918, Miss = 7341, Miss_rate = 0.049, Pending_hits = 1339, Reservation_fails = 13
L2_cache_bank[6]: Access = 150839, Miss = 7294, Miss_rate = 0.048, Pending_hits = 1348, Reservation_fails = 12
L2_cache_bank[7]: Access = 149526, Miss = 7188, Miss_rate = 0.048, Pending_hits = 1352, Reservation_fails = 11
L2_cache_bank[8]: Access = 150090, Miss = 7182, Miss_rate = 0.048, Pending_hits = 1364, Reservation_fails = 11
L2_cache_bank[9]: Access = 150338, Miss = 7221, Miss_rate = 0.048, Pending_hits = 1343, Reservation_fails = 7
L2_cache_bank[10]: Access = 150064, Miss = 7228, Miss_rate = 0.048, Pending_hits = 1327, Reservation_fails = 10
L2_cache_bank[11]: Access = 150340, Miss = 7231, Miss_rate = 0.048, Pending_hits = 1388, Reservation_fails = 6
L2_cache_bank[12]: Access = 150051, Miss = 7282, Miss_rate = 0.049, Pending_hits = 1337, Reservation_fails = 6
L2_cache_bank[13]: Access = 151211, Miss = 7325, Miss_rate = 0.048, Pending_hits = 1351, Reservation_fails = 18
L2_cache_bank[14]: Access = 150240, Miss = 7313, Miss_rate = 0.049, Pending_hits = 1317, Reservation_fails = 9
L2_cache_bank[15]: Access = 150024, Miss = 7179, Miss_rate = 0.048, Pending_hits = 1321, Reservation_fails = 6
L2_cache_bank[16]: Access = 179602, Miss = 7246, Miss_rate = 0.040, Pending_hits = 1579, Reservation_fails = 8
L2_cache_bank[17]: Access = 150021, Miss = 7181, Miss_rate = 0.048, Pending_hits = 1314, Reservation_fails = 4
L2_cache_bank[18]: Access = 148630, Miss = 7178, Miss_rate = 0.048, Pending_hits = 1300, Reservation_fails = 10
L2_cache_bank[19]: Access = 148611, Miss = 7132, Miss_rate = 0.048, Pending_hits = 1287, Reservation_fails = 7
L2_cache_bank[20]: Access = 148569, Miss = 7122, Miss_rate = 0.048, Pending_hits = 1317, Reservation_fails = 9
L2_cache_bank[21]: Access = 149553, Miss = 7210, Miss_rate = 0.048, Pending_hits = 1327, Reservation_fails = 6
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 158817
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 29658
L2_total_cache_reservation_fails = 198
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2099698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3947
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 196
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.7623
	minimum = 6
	maximum = 828
Network latency average = 44.1072
	minimum = 6
	maximum = 582
Slowest packet = 6571717
Flit latency average = 52.7458
	minimum = 6
	maximum = 581
Slowest flit = 11323034
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0535733
	minimum = 0.0419617 (at node 19)
	maximum = 0.31645 (at node 44)
Accepted packet rate average = 0.0535733
	minimum = 0.0419617 (at node 19)
	maximum = 0.31645 (at node 44)
Injected flit rate average = 0.08036
	minimum = 0.0604511 (at node 45)
	maximum = 0.328613 (at node 44)
Accepted flit rate average= 0.08036
	minimum = 0.0503541 (at node 19)
	maximum = 0.620738 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.8678 (16 samples)
	minimum = 6 (16 samples)
	maximum = 424.875 (16 samples)
Network latency average = 19.8462 (16 samples)
	minimum = 6 (16 samples)
	maximum = 303 (16 samples)
Flit latency average = 21.0694 (16 samples)
	minimum = 6 (16 samples)
	maximum = 302.375 (16 samples)
Fragmentation average = 0.00579593 (16 samples)
	minimum = 0 (16 samples)
	maximum = 100.938 (16 samples)
Injected packet rate average = 0.0306606 (16 samples)
	minimum = 0.0249335 (16 samples)
	maximum = 0.106495 (16 samples)
Accepted packet rate average = 0.0306606 (16 samples)
	minimum = 0.0249335 (16 samples)
	maximum = 0.106495 (16 samples)
Injected flit rate average = 0.0470315 (16 samples)
	minimum = 0.0322471 (16 samples)
	maximum = 0.129501 (16 samples)
Accepted flit rate average = 0.0470315 (16 samples)
	minimum = 0.0343102 (16 samples)
	maximum = 0.199099 (16 samples)
Injected packet size average = 1.53394 (16 samples)
Accepted packet size average = 1.53394 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 9 sec (6549 sec)
gpgpu_simulation_rate = 14584 (inst/sec)
gpgpu_simulation_rate = 1376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 970260
gpu_sim_insn = 15785486
gpu_ipc =      16.2693
gpu_tot_sim_cycle = 10209879
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.9010
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3034105
gpu_stall_icnt2sh    = 11436588
partiton_reqs_in_parallel = 20139901
partiton_reqs_in_parallel_total    = 117410768
partiton_level_parallism =      20.7572
partiton_level_parallism_total  =      13.4723
partiton_reqs_in_parallel_util = 20139901
partiton_reqs_in_parallel_util_total    = 117410768
gpu_sim_cycle_parition_util = 964793
gpu_tot_sim_cycle_parition_util    = 5418008
partiton_level_parallism_util =      20.8748
partiton_level_parallism_util_total  =      21.5502
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     117.1022 GB/Sec
L2_BW_total  =      41.9981 GB/Sec
gpu_total_sim_rate=13856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6466, 6646, 5845, 5934, 6338, 6411, 6508, 6104, 6035, 6272, 6336, 5634, 6239, 5606, 5886, 6819, 6418, 6443, 5864, 5542, 5523, 6503, 6101, 5992, 6224, 6109, 6339, 5539, 6136, 6010, 6091, 6192, 5738, 5543, 4949, 5248, 5676, 5608, 5984, 5380, 5233, 5518, 5517, 5204, 5396, 5605, 5502, 5111, 4326, 3970, 4394, 4023, 3863, 4800, 4662, 4542, 4278, 4366, 4253, 4650, 4110, 4564, 4237, 4333, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 11149349
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11057140
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 87323
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11976585	W0_Idle:139086957	W0_Scoreboard:194383561	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1680 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 2403 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 10208538 
mrq_lat_table:141173 	3899 	5304 	35091 	18507 	16045 	23982 	34649 	35512 	12406 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3445024 	906126 	44234 	19258 	2603 	1664 	10637 	17027 	17027 	25821 	34175 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	1269644 	328474 	1264395 	666884 	401790 	413790 	60703 	7072 	2594 	2246 	1721 	10704 	16821 	16924 	25907 	34087 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	851767 	790989 	1395259 	295564 	45279 	1098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	404028 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3056 	310 	180 	86 	74 	59 	62 	60 	51 	46 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        45        49        30        16        16        16        16        30        30        44        47        47        43        44        47 
dram[1]:        47        47        43        54        16        16        17        16        30        30        44        33        39        45        42        45 
dram[2]:        47        42        48        46        16        16        16        16        30        30        46        45        28        44        43        46 
dram[3]:        43        46        51        48        17        16        16        16        32        30        42        46        47        45        48        45 
dram[4]:        39        50        44        42        16        16        16        16        30        30        44        43        45        44        46        46 
dram[5]:        48        49        51        49        16        16        16        16        30        30        44        44        42        47        45        44 
dram[6]:        43        45        28        32        16        16        17        16        30        30        42        44        46        42        45        41 
dram[7]:        26        46        42        27        16        16        16        16        30        30        43        43        41        45        28        45 
dram[8]:        45        45        43        48        16        16        17        16        30        30        43        44        90        41        46        42 
dram[9]:        45        45        44        38        16        16        16        16        33        33        45        44        45        39        41        46 
dram[10]:        42        46        24        36        17        16        16        16        33        33        49        42        46        45        47        45 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.162162  3.326606  3.140000  3.281250  2.806154  2.782743  2.872990  2.874794  2.785150  2.798771  2.940692  2.930645  2.912181  2.926081  2.732543  2.889041 
dram[1]:  3.095935  3.265060  3.133094  3.254579  2.865385  2.815873  2.865225  2.750769  2.873786  2.845659  2.883528  2.882166  2.900741  2.832168  2.870240  2.913793 
dram[2]:  3.154622  3.084158  3.107273  3.114235  2.901587  2.829755  2.753918  2.819620  2.881301  2.851485  2.885113  3.011706  3.007634  3.048246  2.913420  2.876204 
dram[3]:  3.153976  3.212996  3.262570  2.983444  2.770543  2.766618  2.916949  2.873194  2.827419  2.745130  2.875583  2.947031  2.923836  2.873913  2.950725  2.935158 
dram[4]:  3.169521  3.147513  3.148080  3.093063  2.783259  2.889952  2.774960  2.768518  2.818612  2.925550  2.914013  2.963516  2.917031  2.804469  2.940146  2.820996 
dram[5]:  3.026273  3.184433  3.232472  3.142349  2.851307  2.948136  2.733038  2.826893  2.827856  2.683230  2.856013  2.796353  2.882102  2.853901  2.929478  2.839237 
dram[6]:  3.139838  3.126667  3.162587  3.249084  2.774845  2.662162  2.815385  2.871835  2.824074  2.700454  2.838006  2.851266  2.659740  2.921203  2.851902  2.856361 
dram[7]:  3.232270  3.233969  3.154374  3.090266  2.785075  2.880573  2.800912  2.830372  2.778638  2.864297  2.875000  2.980520  2.935007  3.010769  2.878621  2.947977 
dram[8]:  3.190722  3.267399  3.102609  3.325967  2.672107  2.830870  2.865169  2.814757  2.872964  2.786392  2.926791  2.920583  3.237624  2.890332  2.893314  3.077626 
dram[9]:  3.214159  3.160000  3.148080  3.134100  2.738235  2.679468  2.836221  2.818770  2.888889  2.782743  2.806552  2.957983  2.774725  2.938596  2.976778  2.989811 
dram[10]:  3.175170  3.091667  3.136283  3.152098  2.905629  2.864909  2.830128  2.826367  2.874802  2.907317  2.981908  2.917763  2.830925  2.789116  2.967237  2.929395 
average row locality = 327137/111629 = 2.930574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1390      1363      1314      1305      1356      1373      1349      1330      1280      1324      1290      1301      1484      1498      1474      1510 
dram[1]:      1408      1416      1319      1330      1350      1341      1316      1341      1296      1285      1275      1316      1416      1454      1468      1476 
dram[2]:      1406      1386      1300      1341      1369      1377      1335      1353      1283      1284      1302      1313      1427      1497      1455      1501 
dram[3]:      1402      1356      1333      1344      1361      1374      1326      1338      1278      1265      1337      1323      1478      1439      1464      1463 
dram[4]:      1397      1375      1312      1370      1371      1363      1321      1346      1291      1272      1320      1301      1452      1441      1471      1490 
dram[5]:      1385      1389      1327      1332      1332      1357      1371      1374      1312      1265      1299      1319      1451      1453      1488      1502 
dram[6]:      1439      1414      1358      1338      1328      1333      1374      1376      1319      1305      1326      1323      1462      1472      1491      1498 
dram[7]:      1365      1394      1374      1318      1391      1369      1360      1334      1304      1299      1318      1326      1451      1430      1501      1465 
dram[8]:      1388      1369      1345      1355      1357      1312      1333      1357      1304      1286      1342      1291      1467      1456      1483      1463 
dram[9]:      1374      1372      1302      1263      1376      1368      1361      1333      1265      1303      1304      1287      1461      1460      1482      1467 
dram[10]:      1397      1388      1333      1357      1332      1325      1347      1344      1299      1302      1312      1289      1419      1462      1481      1475 
total reads: 241110
bank skew: 1510/1263 = 1.20
chip skew: 22156/21778 = 1.02
number of total write accesses:
dram[0]:       482       450       413       375       468       433       438       415       483       498       495       516       572       600       600       599 
dram[1]:       496       481       423       447       438       433       406       447       480       485       458       494       542       571       567       552 
dram[2]:       471       483       409       431       459       468       422       429       489       444       481       488       543       588       564       590 
dram[3]:       462       424       419       458       426       499       395       452       475       426       512       513       595       544       572       574 
dram[4]:       454       460       410       458       491       449       430       448       496       457       510       486       552       567       543       606 
dram[5]:       458       493       425       434       413       462       482       455       495       463       506       521       578       559       589       582 
dram[6]:       492       462       451       436       459       440       456       439       511       480       496       479       586       567       608       590 
dram[7]:       458       472       465       428       475       440       483       418       491       474       522       510       536       527       586       575 
dram[8]:       469       415       439       451       444       412       452       436       460       475       537       511       822       547       551       559 
dram[9]:       442       445       420       373       486       446       440       409       477       503       495       473       559       550       569       587 
dram[10]:       470       467       439       446       423       414       419       414       515       486       501       485       540       588       602       558 
total reads: 86027
bank skew: 822/373 = 2.20
chip skew: 7980/7674 = 1.04
average mf latency per bank:
dram[0]:      34144     35363     36954     35911     33757     35079     35370     36376     34447     33757     33862     33042     29180     29057     27845     28384
dram[1]:      33666     34085     35332     35175     34480     34880     36367     34883     36327     33454     34854     33944     30211     29478     29117     29174
dram[2]:      33778     34915     35256     35415     35534     34722     35023     35088     34463     35554     32765     34053     29341     28912     29708     29789
dram[3]:      35060     35249     36791     34298     35185     33688     36043     36638     33772     35890     32467     33337     28623     30417     29319     29468
dram[4]:      35169     34654     36015     34469     34975     34768     35586     34325     35141     34940     32957     34056     29725     28978     30405     28833
dram[5]:      34949     34131     35339     35328     35570     34140     34591     33935     34874     34234     32731     32293     28554     29524     29198     29559
dram[6]:      33263     33762     35661     36453     34403     34405     35312     35861     34240     33375     32044     34119     28711     28996     28621     28723
dram[7]:      34608     34399     34499     36594     33849     34521     33995     35217     34437     34394     32861     32717     29723     29758     28730     29275
dram[8]:      34302     36696     34714     35426     36239     36618     34840     35903     35261     35649     32700     33124     29815     29910     29449     29592
dram[9]:      35961     35820     35666     38944     33829     33646     34939     37361     35599     34590     33244     34024     28796     29875     29540     28718
dram[10]:      33853     34422     35533     35272     35522     36518     36680     35054     32641     35874     33518     33132     29806     28274     28705     30077
maximum mf latency per bank:
dram[0]:     263520    263593    260889    260821    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    260853    260709
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    260906    261039
dram[2]:     260700    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    260871    260850
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    260662    260690
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    260323    260583
dram[5]:     263586    261072    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    260478    260948
dram[6]:     263567    260768    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    260499    260548
dram[7]:     263586    263562    260719    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    260799    260801
dram[8]:     263587    260838    263553    260741    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    260556    260648
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    260546    263505    258514    258581    235532    199202    260649    260766
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    260713    260844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11738435 n_act=10151 n_pre=10135 n_req=29778 n_rd=87764 n_write=19189 bw_util=0.01803
n_activity=433757 dram_eff=0.4931
bk0: 5560a 11761961i bk1: 5452a 11765659i bk2: 5256a 11769690i bk3: 5220a 11769865i bk4: 5424a 11763527i bk5: 5492a 11761911i bk6: 5396a 11764355i bk7: 5320a 11770221i bk8: 5120a 11764574i bk9: 5296a 11758476i bk10: 5160a 11764113i bk11: 5204a 11758173i bk12: 5936a 11755574i bk13: 5992a 11754335i bk14: 5896a 11749906i bk15: 6040a 11748056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.461041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11739286 n_act=10067 n_pre=10051 n_req=29527 n_rd=87228 n_write=19042 bw_util=0.01791
n_activity=429446 dram_eff=0.4949
bk0: 5632a 11758835i bk1: 5664a 11760941i bk2: 5276a 11767512i bk3: 5320a 11765556i bk4: 5400a 11767415i bk5: 5364a 11763749i bk6: 5264a 11765812i bk7: 5364a 11764692i bk8: 5184a 11762019i bk9: 5140a 11764551i bk10: 5100a 11764983i bk11: 5264a 11759584i bk12: 5664a 11758214i bk13: 5816a 11753813i bk14: 5872a 11755023i bk15: 5904a 11750735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.457256
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11738744 n_act=10068 n_pre=10052 n_req=29688 n_rd=87716 n_write=19094 bw_util=0.018
n_activity=433910 dram_eff=0.4923
bk0: 5624a 11766504i bk1: 5544a 11763328i bk2: 5200a 11772364i bk3: 5364a 11767520i bk4: 5476a 11762060i bk5: 5508a 11758886i bk6: 5340a 11770618i bk7: 5412a 11765419i bk8: 5132a 11767287i bk9: 5136a 11770548i bk10: 5208a 11763216i bk11: 5252a 11765912i bk12: 5708a 11760769i bk13: 5988a 11755522i bk14: 5820a 11756148i bk15: 6004a 11755917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11738925 n_act=10106 n_pre=10090 n_req=29627 n_rd=87524 n_write=19029 bw_util=0.01796
n_activity=433464 dram_eff=0.4916
bk0: 5608a 11762881i bk1: 5424a 11765198i bk2: 5332a 11764898i bk3: 5376a 11761183i bk4: 5444a 11766240i bk5: 5496a 11760979i bk6: 5304a 11771428i bk7: 5352a 11768078i bk8: 5112a 11767776i bk9: 5060a 11769108i bk10: 5348a 11762879i bk11: 5292a 11758924i bk12: 5912a 11757303i bk13: 5756a 11757134i bk14: 5856a 11754849i bk15: 5852a 11754948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11738591 n_act=10167 n_pre=10151 n_req=29710 n_rd=87572 n_write=19193 bw_util=0.018
n_activity=432719 dram_eff=0.4935
bk0: 5588a 11767505i bk1: 5500a 11764915i bk2: 5248a 11767908i bk3: 5480a 11763656i bk4: 5484a 11760510i bk5: 5452a 11760872i bk6: 5284a 11768980i bk7: 5384a 11767163i bk8: 5164a 11758754i bk9: 5088a 11757929i bk10: 5280a 11762182i bk11: 5204a 11765356i bk12: 5808a 11758147i bk13: 5764a 11751501i bk14: 5884a 11756118i bk15: 5960a 11746916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.45063
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11737850 n_act=10283 n_pre=10267 n_req=29871 n_rd=87824 n_write=19450 bw_util=0.01808
n_activity=435412 dram_eff=0.4927
bk0: 5540a 11764671i bk1: 5556a 11757733i bk2: 5308a 11769335i bk3: 5328a 11766360i bk4: 5328a 11765902i bk5: 5428a 11761815i bk6: 5484a 11763756i bk7: 5496a 11763280i bk8: 5248a 11760933i bk9: 5060a 11764088i bk10: 5196a 11761712i bk11: 5276a 11760030i bk12: 5804a 11756362i bk13: 5812a 11754642i bk14: 5952a 11755009i bk15: 6008a 11749889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449466
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11736648 n_act=10443 n_pre=10427 n_req=30108 n_rd=88624 n_write=19532 bw_util=0.01823
n_activity=441633 dram_eff=0.4898
bk0: 5756a 11759981i bk1: 5656a 11759059i bk2: 5432a 11768334i bk3: 5352a 11764204i bk4: 5312a 11763252i bk5: 5332a 11761215i bk6: 5496a 11768502i bk7: 5504a 11763135i bk8: 5276a 11764152i bk9: 5220a 11764650i bk10: 5304a 11764044i bk11: 5292a 11766230i bk12: 5848a 11754551i bk13: 5888a 11754153i bk14: 5964a 11750426i bk15: 5992a 11751809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452993
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11738085 n_act=10129 n_pre=10113 n_req=29859 n_rd=87996 n_write=19351 bw_util=0.01809
n_activity=434997 dram_eff=0.4936
bk0: 5460a 11767181i bk1: 5576a 11763225i bk2: 5496a 11764084i bk3: 5272a 11764341i bk4: 5564a 11760638i bk5: 5476a 11760126i bk6: 5440a 11761940i bk7: 5336a 11765030i bk8: 5216a 11760667i bk9: 5196a 11762458i bk10: 5272a 11756315i bk11: 5304a 11762593i bk12: 5804a 11756017i bk13: 5720a 11756399i bk14: 6004a 11751506i bk15: 5860a 11753906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.459231
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11738681 n_act=10054 n_pre=10038 n_req=29888 n_rd=87632 n_write=19269 bw_util=0.01802
n_activity=432402 dram_eff=0.4945
bk0: 5552a 11764291i bk1: 5476a 11764447i bk2: 5380a 11764122i bk3: 5420a 11763596i bk4: 5428a 11762696i bk5: 5248a 11762835i bk6: 5332a 11769188i bk7: 5428a 11770638i bk8: 5216a 11765093i bk9: 5144a 11763480i bk10: 5368a 11759186i bk11: 5164a 11756893i bk12: 5868a 11760681i bk13: 5824a 11754319i bk14: 5932a 11755167i bk15: 5852a 11752405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.454054
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11739533 n_act=10095 n_pre=10079 n_req=29452 n_rd=87112 n_write=18855 bw_util=0.01786
n_activity=428757 dram_eff=0.4943
bk0: 5496a 11766324i bk1: 5488a 11767756i bk2: 5208a 11769258i bk3: 5052a 11766789i bk4: 5504a 11764275i bk5: 5472a 11764289i bk6: 5444a 11767973i bk7: 5332a 11770469i bk8: 5060a 11767603i bk9: 5212a 11761760i bk10: 5216a 11759373i bk11: 5148a 11763117i bk12: 5844a 11757106i bk13: 5840a 11755260i bk14: 5928a 11756957i bk15: 5868a 11754776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.448271
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11865674 n_nop=11739019 n_act=10067 n_pre=10051 n_req=29629 n_rd=87448 n_write=19089 bw_util=0.01796
n_activity=430593 dram_eff=0.4948
bk0: 5588a 11760300i bk1: 5552a 11760456i bk2: 5332a 11765909i bk3: 5428a 11763407i bk4: 5328a 11764892i bk5: 5300a 11764364i bk6: 5388a 11765778i bk7: 5376a 11768722i bk8: 5196a 11766384i bk9: 5208a 11767045i bk10: 5248a 11766258i bk11: 5156a 11767295i bk12: 5676a 11758421i bk13: 5848a 11757998i bk14: 5924a 11751903i bk15: 5900a 11754347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10937, Miss_rate = 0.054, Pending_hits = 1715, Reservation_fails = 9
L2_cache_bank[1]: Access = 204825, Miss = 11004, Miss_rate = 0.054, Pending_hits = 1707, Reservation_fails = 6
L2_cache_bank[2]: Access = 203921, Miss = 10848, Miss_rate = 0.053, Pending_hits = 1678, Reservation_fails = 14
L2_cache_bank[3]: Access = 204543, Miss = 10959, Miss_rate = 0.054, Pending_hits = 1660, Reservation_fails = 9
L2_cache_bank[4]: Access = 203926, Miss = 10877, Miss_rate = 0.053, Pending_hits = 1645, Reservation_fails = 11
L2_cache_bank[5]: Access = 205028, Miss = 11052, Miss_rate = 0.054, Pending_hits = 1670, Reservation_fails = 15
L2_cache_bank[6]: Access = 205141, Miss = 10979, Miss_rate = 0.054, Pending_hits = 1658, Reservation_fails = 13
L2_cache_bank[7]: Access = 204015, Miss = 10902, Miss_rate = 0.053, Pending_hits = 1685, Reservation_fails = 12
L2_cache_bank[8]: Access = 204756, Miss = 10935, Miss_rate = 0.053, Pending_hits = 1714, Reservation_fails = 12
L2_cache_bank[9]: Access = 204618, Miss = 10958, Miss_rate = 0.054, Pending_hits = 1671, Reservation_fails = 8
L2_cache_bank[10]: Access = 204736, Miss = 10965, Miss_rate = 0.054, Pending_hits = 1653, Reservation_fails = 10
L2_cache_bank[11]: Access = 204819, Miss = 10991, Miss_rate = 0.054, Pending_hits = 1716, Reservation_fails = 7
L2_cache_bank[12]: Access = 204923, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1703, Reservation_fails = 10
L2_cache_bank[13]: Access = 205297, Miss = 11059, Miss_rate = 0.054, Pending_hits = 1675, Reservation_fails = 18
L2_cache_bank[14]: Access = 204654, Miss = 11064, Miss_rate = 0.054, Pending_hits = 1642, Reservation_fails = 9
L2_cache_bank[15]: Access = 205078, Miss = 10935, Miss_rate = 0.053, Pending_hits = 1635, Reservation_fails = 8
L2_cache_bank[16]: Access = 233916, Miss = 11019, Miss_rate = 0.047, Pending_hits = 1903, Reservation_fails = 9
L2_cache_bank[17]: Access = 204248, Miss = 10889, Miss_rate = 0.053, Pending_hits = 1646, Reservation_fails = 5
L2_cache_bank[18]: Access = 203028, Miss = 10925, Miss_rate = 0.054, Pending_hits = 1621, Reservation_fails = 11
L2_cache_bank[19]: Access = 202820, Miss = 10853, Miss_rate = 0.054, Pending_hits = 1607, Reservation_fails = 8
L2_cache_bank[20]: Access = 202456, Miss = 10920, Miss_rate = 0.054, Pending_hits = 1669, Reservation_fails = 11
L2_cache_bank[21]: Access = 203679, Miss = 10942, Miss_rate = 0.054, Pending_hits = 1654, Reservation_fails = 6
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 241110
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 36927
L2_total_cache_reservation_fails = 221
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3146389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1099454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 219
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4517
	minimum = 6
	maximum = 1856
Network latency average = 36.7496
	minimum = 6
	maximum = 1295
Slowest packet = 6659806
Flit latency average = 29.991
	minimum = 6
	maximum = 1295
Slowest flit = 13569033
Fragmentation average = 0.0191417
	minimum = 0
	maximum = 1023
Injected packet rate average = 0.0247093
	minimum = 0.0213742 (at node 19)
	maximum = 0.0283996 (at node 33)
Accepted packet rate average = 0.0247093
	minimum = 0.0213742 (at node 19)
	maximum = 0.0283996 (at node 33)
Injected flit rate average = 0.0431432
	minimum = 0.0226872 (at node 19)
	maximum = 0.0690986 (at node 33)
Accepted flit rate average= 0.0431432
	minimum = 0.0293788 (at node 48)
	maximum = 0.0565334 (at node 24)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.7845 (17 samples)
	minimum = 6 (17 samples)
	maximum = 509.059 (17 samples)
Network latency average = 20.8406 (17 samples)
	minimum = 6 (17 samples)
	maximum = 361.353 (17 samples)
Flit latency average = 21.5942 (17 samples)
	minimum = 6 (17 samples)
	maximum = 360.765 (17 samples)
Fragmentation average = 0.00658098 (17 samples)
	minimum = 0 (17 samples)
	maximum = 155.176 (17 samples)
Injected packet rate average = 0.0303106 (17 samples)
	minimum = 0.0247241 (17 samples)
	maximum = 0.101901 (17 samples)
Accepted packet rate average = 0.0303106 (17 samples)
	minimum = 0.0247241 (17 samples)
	maximum = 0.101901 (17 samples)
Injected flit rate average = 0.0468028 (17 samples)
	minimum = 0.0316848 (17 samples)
	maximum = 0.125948 (17 samples)
Accepted flit rate average = 0.0468028 (17 samples)
	minimum = 0.0340201 (17 samples)
	maximum = 0.190713 (17 samples)
Injected packet size average = 1.54411 (17 samples)
Accepted packet size average = 1.54411 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 52 sec (8032 sec)
gpgpu_simulation_rate = 13856 (inst/sec)
gpgpu_simulation_rate = 1271 (cycle/sec)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10301
gpu_sim_insn = 4532584
gpu_ipc =     440.0140
gpu_tot_sim_cycle = 10442330
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      11.0924
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3034249
gpu_stall_icnt2sh    = 11436825
partiton_reqs_in_parallel = 226478
partiton_reqs_in_parallel_total    = 137550669
partiton_level_parallism =      21.9860
partiton_level_parallism_total  =      13.1941
partiton_reqs_in_parallel_util = 226478
partiton_reqs_in_parallel_util_total    = 137550669
gpu_sim_cycle_parition_util = 10301
gpu_tot_sim_cycle_parition_util    = 6382801
partiton_level_parallism_util =      21.9860
partiton_level_parallism_util_total  =      21.5509
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.2860 GB/Sec
L2_BW_total  =      41.3308 GB/Sec
gpu_total_sim_rate=14355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6631, 6796, 6010, 6069, 6473, 6546, 6658, 6269, 6185, 6422, 6516, 5814, 6374, 5756, 6036, 6939, 6583, 6593, 6044, 5707, 5673, 6668, 6266, 6112, 6374, 6274, 6504, 5704, 6286, 6160, 6241, 6342, 5852, 5687, 5063, 5377, 5775, 5707, 6113, 5494, 5332, 5632, 5631, 5333, 5510, 5719, 5631, 5240, 4440, 4084, 4493, 4137, 3992, 4914, 4791, 4656, 4407, 4495, 4352, 4794, 4239, 4708, 4336, 4477, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 11333081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11240723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 87472
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12285114	W0_Idle:139132162	W0_Scoreboard:194432532	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1680 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 2389 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 10442329 
mrq_lat_table:144603 	3980 	5524 	35757 	18830 	16196 	24140 	34718 	35512 	12406 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3469487 	911113 	44267 	19258 	2603 	1664 	10637 	17027 	17027 	25821 	34175 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	1273555 	329728 	1265771 	672884 	416130 	416205 	60880 	7082 	2594 	2246 	1721 	10704 	16821 	16924 	25907 	34087 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	858931 	791958 	1395297 	295564 	45279 	1098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	425340 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3076 	311 	180 	86 	74 	59 	62 	60 	51 	46 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        45        49        30        16        16        16        16        30        30        44        47        47        43        44        47 
dram[1]:        47        47        43        54        16        16        17        16        30        30        44        33        39        45        42        45 
dram[2]:        47        42        48        46        16        16        16        16        30        30        46        45        28        44        43        46 
dram[3]:        43        46        51        48        17        16        16        16        32        30        42        46        47        45        48        45 
dram[4]:        39        50        44        42        16        16        16        16        30        30        44        43        45        44        46        46 
dram[5]:        48        49        51        49        16        16        16        16        30        33        44        44        42        47        45        44 
dram[6]:        43        45        28        32        16        16        17        16        30        30        42        44        46        42        45        43 
dram[7]:        26        46        42        27        16        16        16        16        30        30        43        43        41        45        28        45 
dram[8]:        45        45        43        48        16        16        17        16        30        30        43        44        90        41        46        42 
dram[9]:        45        45        44        38        16        16        16        16        33        33        45        44        45        39        41        46 
dram[10]:        42        46        24        36        17        16        16        16        33        33        49        42        46        45        47        45 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.215488  3.390110  3.201087  3.335922  2.808576  2.779141  2.869984  2.868637  2.818898  2.824427  2.993432  2.985507  2.964639  2.958506  2.772368  2.923706 
dram[1]:  3.138710  3.320755  3.174147  3.279492  2.861465  2.812598  2.860697  2.751152  2.911290  2.869219  2.940397  2.937997  2.948225  2.870654  2.914326  2.961318 
dram[2]:  3.216443  3.131363  3.135624  3.166084  2.900474  2.827481  2.746106  2.819620  2.912621  2.878689  2.929260  3.070000  3.064024  3.086006  2.952654  2.919289 
dram[3]:  3.212838  3.263441  3.296296  3.024671  2.781395  2.775480  2.915398  2.873397  2.864734  2.773829  2.930233  3.001603  2.971871  2.921965  3.001445  2.979943 
dram[4]:  3.221465  3.196246  3.182482  3.129630  2.791045  2.887302  2.769352  2.764615  2.856693  2.957841  2.971429  3.008237  2.972384  2.847222  2.986900  2.873656 
dram[5]:  3.083333  3.242833  3.268382  3.198934  2.861111  2.948220  2.729412  2.821538  2.852484  2.722910  2.911532  2.831832  2.930693  2.898448  2.966339  2.895380 
dram[6]:  3.194805  3.181063  3.217770  3.272232  2.785714  2.662669  2.814132  2.869085  2.855607  2.733032  2.892857  2.908517  2.699482  2.971429  2.896879  2.909959 
dram[7]:  3.283951  3.297578  3.188136  3.139576  2.783905  2.879173  2.798179  2.827419  2.817620  2.892456  2.929907  3.030744  2.986745  3.058193  2.922865  2.988506 
dram[8]:  3.241026  3.321168  3.126297  3.373162  2.671598  2.837705  2.860800  2.811912  2.908943  2.816038  2.978261  2.958199  3.402817  2.943804  2.948864  3.121396 
dram[9]:  3.276896  3.213542  3.197080  3.161597  2.745962  2.685841  2.830455  2.817447  2.927273  2.821813  2.855590  3.008333  2.815574  2.986957  3.012987  3.040639 
dram[10]:  3.232598  3.149750  3.168421  3.210435  2.905629  2.862069  2.827476  2.823435  2.917851  2.941748  3.037767  2.968954  2.873381  2.826793  3.015625  2.981322 
average row locality = 332235/112042 = 2.965272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1405      1379      1328      1317      1359      1375      1350      1331      1292      1337      1305      1317      1500      1514      1488      1526 
dram[1]:      1424      1432      1329      1340      1353      1346      1317      1344      1306      1297      1294      1332      1432      1473      1486      1492 
dram[2]:      1421      1402      1309      1354      1372      1380      1339      1353      1295      1295      1320      1331      1443      1512      1472      1520 
dram[3]:      1418      1372      1343      1355      1364      1377      1328      1341      1288      1278      1354      1339      1498      1457      1483      1483 
dram[4]:      1413      1391      1320      1381      1374      1366      1322      1348      1302      1283      1338      1317      1468      1460      1488      1506 
dram[5]:      1401      1405      1336      1345      1336      1359      1372      1376      1323      1276      1314      1338      1470      1471      1506      1522 
dram[6]:      1454      1430      1370      1348      1331      1334      1376      1379      1332      1317      1343      1341      1478      1491      1507      1516 
dram[7]:      1381      1410      1387      1329      1393      1370      1361      1334      1316      1311      1334      1342      1470      1446      1517      1482 
dram[8]:      1404      1385      1354      1365      1358      1316      1335      1357      1314      1298      1358      1308      1485      1472      1499      1480 
dram[9]:      1390      1388      1314      1272      1380      1372      1362      1334      1277      1316      1320      1307      1479      1478      1499      1484 
dram[10]:      1413      1404      1344      1372      1332      1326      1350      1345      1312      1314      1328      1306      1435      1480      1498      1492 
total reads: 243184
bank skew: 1526/1272 = 1.20
chip skew: 22347/21972 = 1.02
number of total write accesses:
dram[0]:       505       472       439       401       475       437       438       416       498       513       518       537       596       625       619       620 
dram[1]:       522       504       439       467       444       440       408       447       499       502       482       516       561       591       589       575 
dram[2]:       496       505       425       457       464       472       424       429       505       461       502       511       567       605       586       614 
dram[3]:       484       449       437       484       430       502       395       452       491       439       536       534       615       565       594       597 
dram[4]:       478       482       424       478       496       453       431       449       512       471       534       509       577       590       564       632 
dram[5]:       486       518       442       456       415       463       484       458       514       483       529       548       602       584       609       609 
dram[6]:       514       485       477       455       463       442       456       440       527       495       520       503       606       589       628       617 
dram[7]:       481       496       494       448       475       441       483       419       507       491       547       531       558       551       605       598 
dram[8]:       492       435       453       470       448       415       453       437       475       493       560       532       931       571       577       577 
dram[9]:       468       463       438       391       490       449       441       410       494       521       519       498       582       583       589       611 
dram[10]:       491       489       462       474       423       417       420       414       535       504       522       511       562       609       625       583 
total reads: 89051
bank skew: 931/391 = 2.38
chip skew: 8319/7947 = 1.05
average mf latency per bank:
dram[0]:      33474     34647     36126     35127     33587     34976     35365     36349     33948     33265     33176     32402     28638     28515     27423     27909
dram[1]:      32951     33408     34822     34600     34322     34659     36319     34840     35764     32935     34029     33266     29696     28936     28570     28638
dram[2]:      33083     34228     34757     34662     35392     34605     34918     35104     33945     35006     32084     33315     28773     28488     29159     29203
dram[3]:      34370     34466     36222     33618     35061     33593     36017     36592     33298     35367     31782     32697     28096     29846     28754     28873
dram[4]:      34435     33960     35570     33904     34839     34647     35561     34283     34637     34462     32237     33348     29145     28399     29858     28281
dram[5]:      34145     33414     34833     34651     35463     34096     34549     33856     34324     33652     32078     31525     27975     28921     28688     28922
dram[6]:      32648     33085     34937     35877     34283     34362     35288     35797     33725     32897     31360     33363     28230     28440     28153     28132
dram[7]:      33894     33688     33738     35966     33826     34496     33992     35212     33929     33862     32166     32091     29138     29178     28271     28727
dram[8]:      33609     35982     34282     34876     36155     36486     34801     35900     34792     35074     32059     32463     28762     29343     28871     29105
dram[9]:      35159     35173     35066     38323     33697     33531     34917     37335     35037     34028     32542     33198     28238     29151     29031     28171
dram[10]:      33205     33742     34874     34460     35536     36449     36613     35051     32079     35302     32868     32369     29255     27760     28178     29482
maximum mf latency per bank:
dram[0]:     263520    263593    260889    260821    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    260853    260709
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    260906    261039
dram[2]:     260700    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    260871    260850
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    260662    260690
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    260323    260583
dram[5]:     263586    261072    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    260478    260948
dram[6]:     263567    260768    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    260499    260548
dram[7]:     263586    263562    260719    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    260799    260801
dram[8]:     263587    260838    263553    260741    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    260556    260648
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    260546    263505    258514    258581    235532    199202    260649    260766
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    260713    260844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11756398 n_act=10189 n_pre=10173 n_req=30232 n_rd=88492 n_write=19548 bw_util=0.01818
n_activity=439614 dram_eff=0.4915
bk0: 5620a 11780627i bk1: 5516a 11784309i bk2: 5312a 11788268i bk3: 5268a 11788552i bk4: 5436a 11782474i bk5: 5500a 11780928i bk6: 5400a 11783447i bk7: 5324a 11789284i bk8: 5168a 11783278i bk9: 5348a 11777097i bk10: 5220a 11782644i bk11: 5268a 11776691i bk12: 6000a 11774197i bk13: 6056a 11772800i bk14: 5952a 11768649i bk15: 6104a 11766685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.461023
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11757210 n_act=10113 n_pre=10097 n_req=29983 n_rd=87988 n_write=19392 bw_util=0.01807
n_activity=435511 dram_eff=0.4931
bk0: 5696a 11777342i bk1: 5728a 11779621i bk2: 5316a 11786327i bk3: 5360a 11784244i bk4: 5412a 11786368i bk5: 5384a 11782640i bk6: 5268a 11784849i bk7: 5376a 11783768i bk8: 5224a 11780704i bk9: 5188a 11783143i bk10: 5176a 11783518i bk11: 5328a 11778130i bk12: 5728a 11776967i bk13: 5892a 11772395i bk14: 5944a 11773582i bk15: 5968a 11769373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.457138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11756681 n_act=10112 n_pre=10096 n_req=30141 n_rd=88472 n_write=19439 bw_util=0.01816
n_activity=440277 dram_eff=0.4902
bk0: 5684a 11785187i bk1: 5608a 11781978i bk2: 5236a 11791218i bk3: 5416a 11786218i bk4: 5488a 11781047i bk5: 5520a 11777881i bk6: 5356a 11789597i bk7: 5412a 11784545i bk8: 5180a 11785975i bk9: 5180a 11789213i bk10: 5280a 11781816i bk11: 5324a 11784459i bk12: 5772a 11779448i bk13: 6048a 11774290i bk14: 5888a 11774835i bk15: 6080a 11774471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11756895 n_act=10137 n_pre=10121 n_req=30082 n_rd=88312 n_write=19335 bw_util=0.01812
n_activity=439278 dram_eff=0.4901
bk0: 5672a 11781627i bk1: 5488a 11783757i bk2: 5372a 11783669i bk3: 5420a 11779816i bk4: 5456a 11785300i bk5: 5508a 11780033i bk6: 5312a 11790515i bk7: 5364a 11787159i bk8: 5152a 11786438i bk9: 5112a 11787736i bk10: 5416a 11781397i bk11: 5356a 11777491i bk12: 5992a 11775980i bk13: 5828a 11775800i bk14: 5932a 11773512i bk15: 5932a 11773533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11756597 n_act=10202 n_pre=10186 n_req=30157 n_rd=88308 n_write=19507 bw_util=0.01814
n_activity=438651 dram_eff=0.4916
bk0: 5652a 11786086i bk1: 5564a 11783549i bk2: 5280a 11786770i bk3: 5524a 11782397i bk4: 5496a 11779552i bk5: 5464a 11779877i bk6: 5288a 11788040i bk7: 5392a 11786209i bk8: 5208a 11777512i bk9: 5132a 11776677i bk10: 5352a 11780724i bk11: 5268a 11783903i bk12: 5872a 11776799i bk13: 5840a 11770083i bk14: 5952a 11774795i bk15: 6024a 11765613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.450404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11755739 n_act=10326 n_pre=10310 n_req=30350 n_rd=88600 n_write=19825 bw_util=0.01825
n_activity=441694 dram_eff=0.491
bk0: 5604a 11783215i bk1: 5620a 11776297i bk2: 5344a 11788100i bk3: 5380a 11785030i bk4: 5344a 11784985i bk5: 5436a 11780889i bk6: 5488a 11782813i bk7: 5504a 11782281i bk8: 5292a 11779526i bk9: 5104a 11782761i bk10: 5256a 11780361i bk11: 5352a 11778371i bk12: 5880a 11774945i bk13: 5884a 11773156i bk14: 6024a 11773635i bk15: 6088a 11768446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449488
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11754640 n_act=10473 n_pre=10457 n_req=30564 n_rd=89388 n_write=19842 bw_util=0.01838
n_activity=447479 dram_eff=0.4882
bk0: 5816a 11778697i bk1: 5720a 11777706i bk2: 5480a 11787037i bk3: 5392a 11782947i bk4: 5324a 11782305i bk5: 5336a 11780284i bk6: 5504a 11787580i bk7: 5516a 11782122i bk8: 5328a 11782797i bk9: 5268a 11783381i bk10: 5372a 11782667i bk11: 5364a 11784803i bk12: 5912a 11773233i bk13: 5964a 11772806i bk14: 6028a 11769091i bk15: 6064a 11770346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.452837
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11756080 n_act=10164 n_pre=10148 n_req=30308 n_rd=88732 n_write=19676 bw_util=0.01824
n_activity=441080 dram_eff=0.4916
bk0: 5524a 11785849i bk1: 5640a 11781916i bk2: 5548a 11782689i bk3: 5316a 11783122i bk4: 5572a 11779718i bk5: 5480a 11779208i bk6: 5444a 11781028i bk7: 5336a 11784119i bk8: 5264a 11779383i bk9: 5244a 11781089i bk10: 5336a 11774876i bk11: 5368a 11781191i bk12: 5880a 11774680i bk13: 5784a 11775105i bk14: 6068a 11770251i bk15: 5928a 11772545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.459102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11756617 n_act=10088 n_pre=10072 n_req=30407 n_rd=88352 n_write=19671 bw_util=0.01818
n_activity=438267 dram_eff=0.493
bk0: 5616a 11782969i bk1: 5540a 11783162i bk2: 5416a 11782932i bk3: 5460a 11782372i bk4: 5432a 11781725i bk5: 5264a 11781875i bk6: 5340a 11788246i bk7: 5428a 11789737i bk8: 5256a 11783707i bk9: 5192a 11781942i bk10: 5432a 11777849i bk11: 5232a 11775453i bk12: 5940a 11779142i bk13: 5888a 11773005i bk14: 5996a 11773849i bk15: 5920a 11771093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453938
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11757456 n_act=10136 n_pre=10120 n_req=29919 n_rd=87888 n_write=19200 bw_util=0.01802
n_activity=434822 dram_eff=0.4926
bk0: 5560a 11784889i bk1: 5552a 11786442i bk2: 5256a 11788086i bk3: 5088a 11785546i bk4: 5520a 11783310i bk5: 5488a 11783307i bk6: 5448a 11787024i bk7: 5336a 11789556i bk8: 5108a 11786256i bk9: 5264a 11780421i bk10: 5280a 11778001i bk11: 5228a 11781547i bk12: 5916a 11775700i bk13: 5912a 11773706i bk14: 5996a 11775644i bk15: 5936a 11773425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.448351
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11884800 n_nop=11756974 n_act=10103 n_pre=10087 n_req=30092 n_rd=88204 n_write=19432 bw_util=0.01811
n_activity=436469 dram_eff=0.4932
bk0: 5652a 11779032i bk1: 5616a 11779151i bk2: 5376a 11784574i bk3: 5488a 11781963i bk4: 5328a 11784011i bk5: 5304a 11783416i bk6: 5400a 11784815i bk7: 5380a 11787807i bk8: 5248a 11784979i bk9: 5256a 11785685i bk10: 5312a 11784904i bk11: 5224a 11785807i bk12: 5740a 11777059i bk13: 5920a 11776606i bk14: 5992a 11770591i bk15: 5968a 11772987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11027, Miss_rate = 0.054, Pending_hits = 1759, Reservation_fails = 12
L2_cache_bank[1]: Access = 205937, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1752, Reservation_fails = 7
L2_cache_bank[2]: Access = 205029, Miss = 10941, Miss_rate = 0.053, Pending_hits = 1722, Reservation_fails = 14
L2_cache_bank[3]: Access = 205636, Miss = 11056, Miss_rate = 0.054, Pending_hits = 1701, Reservation_fails = 12
L2_cache_bank[4]: Access = 205010, Miss = 10971, Miss_rate = 0.054, Pending_hits = 1690, Reservation_fails = 16
L2_cache_bank[5]: Access = 206107, Miss = 11147, Miss_rate = 0.054, Pending_hits = 1717, Reservation_fails = 15
L2_cache_bank[6]: Access = 206240, Miss = 11076, Miss_rate = 0.054, Pending_hits = 1704, Reservation_fails = 17
L2_cache_bank[7]: Access = 205089, Miss = 11002, Miss_rate = 0.054, Pending_hits = 1734, Reservation_fails = 14
L2_cache_bank[8]: Access = 205876, Miss = 11025, Miss_rate = 0.054, Pending_hits = 1764, Reservation_fails = 13
L2_cache_bank[9]: Access = 205691, Miss = 11052, Miss_rate = 0.054, Pending_hits = 1714, Reservation_fails = 8
L2_cache_bank[10]: Access = 205863, Miss = 11058, Miss_rate = 0.054, Pending_hits = 1705, Reservation_fails = 10
L2_cache_bank[11]: Access = 205901, Miss = 11092, Miss_rate = 0.054, Pending_hits = 1777, Reservation_fails = 9
L2_cache_bank[12]: Access = 206031, Miss = 11191, Miss_rate = 0.054, Pending_hits = 1752, Reservation_fails = 11
L2_cache_bank[13]: Access = 206398, Miss = 11156, Miss_rate = 0.054, Pending_hits = 1733, Reservation_fails = 21
L2_cache_bank[14]: Access = 205748, Miss = 11159, Miss_rate = 0.054, Pending_hits = 1687, Reservation_fails = 10
L2_cache_bank[15]: Access = 206195, Miss = 11024, Miss_rate = 0.053, Pending_hits = 1679, Reservation_fails = 9
L2_cache_bank[16]: Access = 240327, Miss = 11107, Miss_rate = 0.046, Pending_hits = 2028, Reservation_fails = 12
L2_cache_bank[17]: Access = 205364, Miss = 10981, Miss_rate = 0.053, Pending_hits = 1681, Reservation_fails = 5
L2_cache_bank[18]: Access = 204106, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1669, Reservation_fails = 14
L2_cache_bank[19]: Access = 203935, Miss = 10951, Miss_rate = 0.054, Pending_hits = 1665, Reservation_fails = 9
L2_cache_bank[20]: Access = 203542, Miss = 11012, Miss_rate = 0.054, Pending_hits = 1712, Reservation_fails = 14
L2_cache_bank[21]: Access = 204790, Miss = 11039, Miss_rate = 0.054, Pending_hits = 1700, Reservation_fails = 8
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 243184
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 38045
L2_total_cache_reservation_fails = 260
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3154142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.5946
	minimum = 6
	maximum = 761
Network latency average = 40.3914
	minimum = 6
	maximum = 591
Slowest packet = 9051442
Flit latency average = 46.9463
	minimum = 6
	maximum = 590
Slowest flit = 15631275
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0572458
	minimum = 0.0473763 (at node 4)
	maximum = 0.311198 (at node 44)
Accepted packet rate average = 0.0572458
	minimum = 0.0473763 (at node 4)
	maximum = 0.311198 (at node 44)
Injected flit rate average = 0.0858686
	minimum = 0.0701422 (at node 37)
	maximum = 0.329207 (at node 44)
Accepted flit rate average= 0.0858686
	minimum = 0.0598029 (at node 19)
	maximum = 0.604388 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.9962 (18 samples)
	minimum = 6 (18 samples)
	maximum = 523.056 (18 samples)
Network latency average = 21.9267 (18 samples)
	minimum = 6 (18 samples)
	maximum = 374.111 (18 samples)
Flit latency average = 23.0026 (18 samples)
	minimum = 6 (18 samples)
	maximum = 373.5 (18 samples)
Fragmentation average = 0.00621537 (18 samples)
	minimum = 0 (18 samples)
	maximum = 146.556 (18 samples)
Injected packet rate average = 0.031807 (18 samples)
	minimum = 0.0259826 (18 samples)
	maximum = 0.113529 (18 samples)
Accepted packet rate average = 0.031807 (18 samples)
	minimum = 0.0259826 (18 samples)
	maximum = 0.113529 (18 samples)
Injected flit rate average = 0.0489731 (18 samples)
	minimum = 0.0338213 (18 samples)
	maximum = 0.13724 (18 samples)
Accepted flit rate average = 0.0489731 (18 samples)
	minimum = 0.0354525 (18 samples)
	maximum = 0.213695 (18 samples)
Injected packet size average = 1.5397 (18 samples)
Accepted packet size average = 1.5397 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 29 sec (8069 sec)
gpgpu_simulation_rate = 14355 (inst/sec)
gpgpu_simulation_rate = 1294 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 956023
gpu_sim_insn = 5569050
gpu_ipc =       5.8252
gpu_tot_sim_cycle = 11625575
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      10.4425
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3035394
gpu_stall_icnt2sh    = 11438502
partiton_reqs_in_parallel = 21031361
partiton_reqs_in_parallel_total    = 137777147
partiton_level_parallism =      21.9988
partiton_level_parallism_total  =      13.6603
partiton_reqs_in_parallel_util = 21031361
partiton_reqs_in_parallel_util_total    = 137777147
gpu_sim_cycle_parition_util = 956023
gpu_tot_sim_cycle_parition_util    = 6393102
partiton_level_parallism_util =      21.9988
partiton_level_parallism_util_total  =      21.6092
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       9.5117 GB/Sec
L2_BW_total  =      37.9064 GB/Sec
gpu_total_sim_rate=13423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7041, 7219, 6350, 6468, 6988, 6661, 6983, 6899, 6860, 6892, 6946, 6329, 6759, 6171, 6621, 7423, 7028, 7178, 6574, 6132, 6128, 7168, 6706, 6382, 6729, 6759, 6944, 6289, 6752, 6735, 6796, 6742, 6227, 6187, 5603, 5647, 6030, 6022, 6598, 5609, 5727, 6041, 6041, 5663, 6010, 6258, 5931, 5525, 4532, 4491, 4900, 4469, 4394, 5436, 5138, 4918, 4844, 4827, 4614, 5119, 4594, 5108, 4521, 4732, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 11356476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11263915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 87675
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12312061	W0_Idle:152690132	W0_Scoreboard:233909417	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1680 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 2483 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 11507843 
mrq_lat_table:151019 	4231 	5889 	36687 	20477 	18188 	26634 	36914 	36932 	12476 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3550935 	917924 	45564 	19258 	2608 	1700 	10864 	17951 	17977 	27945 	36291 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	1357236 	330864 	1265824 	672897 	420800 	416208 	60880 	7082 	2594 	2257 	1778 	10907 	17742 	17874 	28031 	36203 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	939338 	801044 	1396384 	295568 	45279 	1098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	430694 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3303 	314 	180 	88 	77 	62 	75 	72 	58 	50 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        45        49        30        16        16        16        16        30        30        44        47        47        43        44        47 
dram[1]:        47        47        43        54        16        16        17        16        30        30        44        38        39        45        42        45 
dram[2]:        47        42        48        46        16        16        16        16        30        30        46        45        40        44        43        46 
dram[3]:        43        46        51        48        17        16        16        16        32        30        42        46        47        45        48        45 
dram[4]:        39        50        44        42        16        16        16        16        30        30        44        43        45        44        46        46 
dram[5]:        48        49        51        49        16        16        16        16        30        33        44        44        42        47        45        44 
dram[6]:        43        45        37        32        16        16        17        16        30        30        42        44        46        42        45        43 
dram[7]:        30        46        42        31        16        16        16        16        30        30        43        43        41        45        35        45 
dram[8]:        45        45        43        48        16        16        17        16        30        30        43        44        90        41        46        42 
dram[9]:        45        45        44        38        16        16        16        16        33        33        45        44        45        39        41        46 
dram[10]:        42        46        28        36        17        16        16        16        33        33        49        42        46        45        47        45 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.184543  3.366148  3.157895  3.303636  2.794245  2.756098  2.853253  2.834862  2.778592  2.775072  2.928134  2.928251  2.955764  2.914062  2.760351  2.902188 
dram[1]:  3.139144  3.256000  3.128762  3.250859  2.835067  2.784661  2.839813  2.728058  2.864865  2.823881  2.897081  2.910180  2.950635  2.863032  2.885790  2.955102 
dram[2]:  3.207278  3.108192  3.119251  3.121511  2.881306  2.802899  2.740525  2.794643  2.870821  2.812214  2.863568  2.995385  3.041311  3.057931  2.943396  2.898305 
dram[3]:  3.209265  3.235593  3.295255  3.017134  2.745269  2.756606  2.890823  2.826607  2.822917  2.765697  2.899417  2.929641  2.954667  2.899587  2.979620  2.967391 
dram[4]:  3.185008  3.173139  3.141397  3.106013  2.775424  2.869955  2.750367  2.710791  2.782293  2.895476  2.909091  2.934451  2.922869  2.826144  2.934871  2.842239 
dram[5]:  3.055385  3.199681  3.211340  3.183362  2.840979  2.922961  2.709945  2.805233  2.825073  2.696925  2.900594  2.805121  2.885375  2.888149  2.940397  2.905195 
dram[6]:  3.145675  3.175274  3.195440  3.250853  2.761974  2.633427  2.797688  2.858407  2.841954  2.701681  2.823864  2.876106  2.676039  2.942127  2.874359  2.892487 
dram[7]:  3.232290  3.235484  3.139871  3.127483  2.784900  2.878561  2.756410  2.803303  2.790462  2.817647  2.886131  2.981900  2.980254  3.026239  2.905636  2.970149 
dram[8]:  3.210950  3.258065  3.080196  3.328152  2.671831  2.823256  2.861237  2.786237  2.869894  2.783186  2.941003  2.922961  3.364247  2.925272  2.913747  3.099857 
dram[9]:  3.247525  3.158238  3.156996  3.168174  2.709589  2.660665  2.807918  2.803030  2.888037  2.782235  2.789398  2.965625  2.808843  2.969986  2.994550  3.012346 
dram[10]:  3.173567  3.122671  3.152318  3.188742  2.891850  2.859813  2.801481  2.789713  2.869883  2.857143  2.989280  2.909924  2.869742  2.817594  2.994653  2.945726 
average row locality = 350016/119237 = 2.935465
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1503      1469      1408      1407      1447      1470      1433      1421      1371      1403      1383      1397      1593      1601      1572      1618 
dram[1]:      1523      1516      1421      1417      1444      1429      1400      1430      1383      1371      1380      1412      1519      1553      1567      1587 
dram[2]:      1520      1499      1397      1432      1457      1450      1435      1435      1366      1360      1385      1416      1551      1601      1577      1597 
dram[3]:      1516      1453      1432      1443      1439      1465      1413      1419      1380      1354      1434      1406      1587      1530      1580      1575 
dram[4]:      1512      1470      1407      1473      1456      1452      1421      1417      1378      1363      1421      1391      1560      1553      1577      1590 
dram[5]:      1490      1477      1414      1413      1427      1454      1460      1458      1404      1344      1405      1414      1568      1565      1593      1615 
dram[6]:      1546      1537      1470      1440      1422      1417      1462      1479      1424      1407      1433      1426      1563      1580      1594      1602 
dram[7]:      1466      1497      1450      1428      1467      1461      1432      1428      1403      1394      1413      1420      1548      1516      1598      1572 
dram[8]:      1493      1474      1421      1447      1438      1395      1428      1442      1398      1372      1422      1385      1562      1563      1571      1579 
dram[9]:      1488      1465      1400      1355      1469      1456      1454      1422      1364      1397      1401      1385      1562      1577      1594      1569 
dram[10]:      1491      1509      1433      1448      1411      1406      1448      1414      1405      1390      1410      1372      1534      1559      1594      1574 
total reads: 258135
bank skew: 1618/1344 = 1.20
chip skew: 23802/23352 = 1.02
number of total write accesses:
dram[0]:       516       480       452       410       495       451       453       433       524       534       532       562       612       637       628       637 
dram[1]:       530       519       450       475       464       459       426       466       525       521       506       532       573       600       606       585 
dram[2]:       507       512       434       469       485       484       445       443       523       482       525       531       584       616       607       626 
dram[3]:       493       456       443       494       447       517       414       472       517       452       555       551       629       578       613       609 
dram[4]:       485       491       437       490       509       468       452       467       539       493       563       534       600       609       586       644 
dram[5]:       496       526       455       462       431       481       502       472       534       498       550       558       622       604       627       622 
dram[6]:       527       492       492       465       481       458       474       459       554       522       555       524       626       606       648       631 
dram[7]:       496       509       503       461       488       459       503       439       528       522       564       557       565       560       619       617 
dram[8]:       501       445       461       480       459       426       469       461       499       515       572       550       941       590       591       594 
dram[9]:       480       471       450       397       509       465       461       428       519       545       546       513       598       600       604       627 
dram[10]:       502       502       471       478       434       430       443       430       558       530       542       534       581       619       646       597 
total reads: 91881
bank skew: 941/397 = 2.37
chip skew: 8554/8213 = 1.04
average mf latency per bank:
dram[0]:      34110     35339     35996     36081     33301     35187     35813     36393     34136     33497     33374     32843     28688     29253     28376     28429
dram[1]:      33521     33544     34474     35284     34148     34571     36515     35258     35061     33510     33967     33678     30058     29167     29328     29728
dram[2]:      34045     35361     34799     34317     34717     34686     35244     34705     33759     34983     32427     33514     29301     29292     29963     29910
dram[3]:      35499     35070     36363     33512     34927     33602     35954     36953     33199     35110     31972     32649     28504     30215     29511     29385
dram[4]:      34712     34174     35263     34376     35056     34642     35212     34221     34496     34696     32218     33407     29727     28569     30137     28962
dram[5]:      35007     33745     34729     34876     34883     34277     34653     33756     34732     33382     31836     31977     28283     29094     29665     29670
dram[6]:      33034     33444     35457     35608     34556     34556     35864     35320     34021     32898     31926     34007     28175     28815     28531     28676
dram[7]:      34074     34784     33580     35667     33620     33909     33952     35321     34360     33908     32310     32398     29703     29523     28250     29119
dram[8]:      34577     36574     34353     34861     36067     36534     35152     35778     35009     35714     32008     33277     29021     29984     29014     29379
dram[9]:      34986     35841     35609     37662     33648     32948     35063     36985     35208     34757     32335     33404     28490     29793     29277     28781
dram[10]:      33303     34304     34473     34602     35313     36376     36287     35057     32498     34937     32785     32725     29931     28102     28851     30426
maximum mf latency per bank:
dram[0]:     263520    263593    260889    260821    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    260853    260709
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    260906    261039
dram[2]:     260700    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    260871    260850
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    260662    260690
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    260323    260583
dram[5]:     263586    261072    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    260478    260948
dram[6]:     263567    260768    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    260499    260548
dram[7]:     263586    263562    260719    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    260799    260801
dram[8]:     263587    260838    263553    260741    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    260556    260648
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    260546    263505    258514    258581    235532    199202    260649    260766
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    260713    260844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13523787 n_act=10851 n_pre=10835 n_req=31852 n_rd=93984 n_write=20536 bw_util=0.01677
n_activity=457827 dram_eff=0.5003
bk0: 6012a 13548301i bk1: 5876a 13553390i bk2: 5632a 13557031i bk3: 5628a 13556709i bk4: 5788a 13549884i bk5: 5880a 13549149i bk6: 5732a 13551528i bk7: 5684a 13557167i bk8: 5484a 13551117i bk9: 5612a 13546189i bk10: 5532a 13552372i bk11: 5588a 13543980i bk12: 6372a 13543203i bk13: 6404a 13541621i bk14: 6288a 13537958i bk15: 6472a 13534326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13524701 n_act=10752 n_pre=10736 n_req=31589 n_rd=93408 n_write=20396 bw_util=0.01666
n_activity=452298 dram_eff=0.5032
bk0: 6092a 13546531i bk1: 6064a 13547438i bk2: 5684a 13555169i bk3: 5668a 13553561i bk4: 5776a 13553665i bk5: 5716a 13550353i bk6: 5600a 13552157i bk7: 5720a 13551150i bk8: 5532a 13548037i bk9: 5484a 13551243i bk10: 5520a 13551169i bk11: 5648a 13546194i bk12: 6076a 13546358i bk13: 6212a 13541827i bk14: 6268a 13541782i bk15: 6348a 13538429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13524135 n_act=10763 n_pre=10747 n_req=31751 n_rd=93912 n_write=20436 bw_util=0.01674
n_activity=457925 dram_eff=0.4994
bk0: 6080a 13553769i bk1: 5996a 13550874i bk2: 5588a 13560473i bk3: 5728a 13555439i bk4: 5828a 13548946i bk5: 5800a 13547090i bk6: 5740a 13556818i bk7: 5740a 13553692i bk8: 5464a 13555137i bk9: 5440a 13557537i bk10: 5540a 13548932i bk11: 5664a 13552016i bk12: 6204a 13547854i bk13: 6404a 13542770i bk14: 6308a 13542549i bk15: 6388a 13543076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.4072
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13524502 n_act=10762 n_pre=10746 n_req=31666 n_rd=93704 n_write=20279 bw_util=0.01669
n_activity=457009 dram_eff=0.4988
bk0: 6064a 13549899i bk1: 5812a 13553736i bk2: 5728a 13553810i bk3: 5772a 13549869i bk4: 5756a 13554547i bk5: 5860a 13548603i bk6: 5652a 13558798i bk7: 5676a 13554720i bk8: 5520a 13553020i bk9: 5416a 13556612i bk10: 5736a 13549795i bk11: 5624a 13546103i bk12: 6348a 13544448i bk13: 6120a 13544398i bk14: 6320a 13541875i bk15: 6300a 13542184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.405397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13523766 n_act=10912 n_pre=10896 n_req=31808 n_rd=93764 n_write=20655 bw_util=0.01675
n_activity=457190 dram_eff=0.5005
bk0: 6048a 13555432i bk1: 5880a 13553932i bk2: 5628a 13556129i bk3: 5892a 13551887i bk4: 5824a 13548870i bk5: 5808a 13548753i bk6: 5684a 13555751i bk7: 5668a 13553100i bk8: 5512a 13544795i bk9: 5452a 13544621i bk10: 5684a 13547934i bk11: 5564a 13552160i bk12: 6240a 13544831i bk13: 6212a 13537720i bk14: 6308a 13542387i bk15: 6360a 13534124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13523308 n_act=10956 n_pre=10940 n_req=31941 n_rd=94004 n_write=20785 bw_util=0.01681
n_activity=459155 dram_eff=0.5
bk0: 5960a 13552437i bk1: 5908a 13545606i bk2: 5656a 13557611i bk3: 5652a 13555162i bk4: 5708a 13554369i bk5: 5816a 13548077i bk6: 5840a 13550379i bk7: 5832a 13550942i bk8: 5616a 13547764i bk9: 5376a 13551456i bk10: 5620a 13548719i bk11: 5656a 13548564i bk12: 6272a 13542156i bk13: 6260a 13541757i bk14: 6372a 13541321i bk15: 6460a 13536538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.405738
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13521423 n_act=11174 n_pre=11158 n_req=32316 n_rd=95208 n_write=21030 bw_util=0.01702
n_activity=466867 dram_eff=0.4979
bk0: 6184a 13547017i bk1: 6148a 13546468i bk2: 5880a 13554446i bk3: 5760a 13551429i bk4: 5688a 13550554i bk5: 5668a 13548588i bk6: 5848a 13556271i bk7: 5916a 13549572i bk8: 5696a 13549798i bk9: 5628a 13550144i bk10: 5732a 13546971i bk11: 5704a 13551512i bk12: 6252a 13540635i bk13: 6320a 13540421i bk14: 6376a 13537326i bk15: 6408a 13538815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.412959
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13523691 n_act=10805 n_pre=10789 n_req=31883 n_rd=93972 n_write=20736 bw_util=0.01679
n_activity=458092 dram_eff=0.5008
bk0: 5864a 13553949i bk1: 5988a 13550113i bk2: 5800a 13552572i bk3: 5712a 13552008i bk4: 5868a 13549522i bk5: 5844a 13546528i bk6: 5728a 13549053i bk7: 5712a 13551364i bk8: 5612a 13547322i bk9: 5576a 13546953i bk10: 5652a 13543570i bk11: 5680a 13548265i bk12: 6192a 13544997i bk13: 6064a 13544903i bk14: 6392a 13538807i bk15: 6288a 13540448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13524432 n_act=10703 n_pre=10687 n_req=31944 n_rd=93560 n_write=20611 bw_util=0.01672
n_activity=454725 dram_eff=0.5022
bk0: 5972a 13551656i bk1: 5896a 13552092i bk2: 5684a 13553515i bk3: 5788a 13552152i bk4: 5752a 13551152i bk5: 5580a 13551023i bk6: 5712a 13557259i bk7: 5768a 13557252i bk8: 5592a 13550671i bk9: 5488a 13550452i bk10: 5688a 13547123i bk11: 5540a 13543779i bk12: 6248a 13548445i bk13: 6252a 13541033i bk14: 6284a 13542772i bk15: 6316a 13538427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41045
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13524706 n_act=10805 n_pre=10789 n_req=31571 n_rd=93432 n_write=20261 bw_util=0.01665
n_activity=453047 dram_eff=0.5019
bk0: 5952a 13553491i bk1: 5860a 13556361i bk2: 5600a 13557422i bk3: 5420a 13555681i bk4: 5876a 13550323i bk5: 5824a 13550049i bk6: 5816a 13553719i bk7: 5688a 13556958i bk8: 5456a 13553534i bk9: 5588a 13547409i bk10: 5604a 13545231i bk11: 5540a 13550229i bk12: 6248a 13543529i bk13: 6308a 13540959i bk14: 6376a 13543059i bk15: 6276a 13540806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40827
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13659993 n_nop=13524454 n_act=10755 n_pre=10739 n_req=31695 n_rd=93592 n_write=20453 bw_util=0.0167
n_activity=454111 dram_eff=0.5023
bk0: 5964a 13547705i bk1: 6036a 13546405i bk2: 5732a 13553649i bk3: 5792a 13551341i bk4: 5644a 13553196i bk5: 5624a 13552322i bk6: 5792a 13552203i bk7: 5656a 13556581i bk8: 5620a 13552281i bk9: 5560a 13553182i bk10: 5640a 13552148i bk11: 5488a 13553635i bk12: 6136a 13544624i bk13: 6236a 13546274i bk14: 6376a 13538081i bk15: 6296a 13540767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11710, Miss_rate = 0.056, Pending_hits = 1767, Reservation_fails = 12
L2_cache_bank[1]: Access = 210322, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1763, Reservation_fails = 7
L2_cache_bank[2]: Access = 209466, Miss = 11637, Miss_rate = 0.056, Pending_hits = 1727, Reservation_fails = 14
L2_cache_bank[3]: Access = 209934, Miss = 11715, Miss_rate = 0.056, Pending_hits = 1708, Reservation_fails = 12
L2_cache_bank[4]: Access = 209540, Miss = 11688, Miss_rate = 0.056, Pending_hits = 1696, Reservation_fails = 16
L2_cache_bank[5]: Access = 210392, Miss = 11790, Miss_rate = 0.056, Pending_hits = 1724, Reservation_fails = 15
L2_cache_bank[6]: Access = 210689, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1704, Reservation_fails = 17
L2_cache_bank[7]: Access = 209302, Miss = 11645, Miss_rate = 0.056, Pending_hits = 1736, Reservation_fails = 14
L2_cache_bank[8]: Access = 210327, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1768, Reservation_fails = 13
L2_cache_bank[9]: Access = 209957, Miss = 11709, Miss_rate = 0.056, Pending_hits = 1723, Reservation_fails = 8
L2_cache_bank[10]: Access = 210261, Miss = 11761, Miss_rate = 0.056, Pending_hits = 1715, Reservation_fails = 10
L2_cache_bank[11]: Access = 210055, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1778, Reservation_fails = 9
L2_cache_bank[12]: Access = 210465, Miss = 11914, Miss_rate = 0.057, Pending_hits = 1759, Reservation_fails = 11
L2_cache_bank[13]: Access = 210869, Miss = 11888, Miss_rate = 0.056, Pending_hits = 1735, Reservation_fails = 21
L2_cache_bank[14]: Access = 209940, Miss = 11777, Miss_rate = 0.056, Pending_hits = 1689, Reservation_fails = 10
L2_cache_bank[15]: Access = 210618, Miss = 11716, Miss_rate = 0.056, Pending_hits = 1686, Reservation_fails = 9
L2_cache_bank[16]: Access = 244634, Miss = 11733, Miss_rate = 0.048, Pending_hits = 2029, Reservation_fails = 12
L2_cache_bank[17]: Access = 209736, Miss = 11657, Miss_rate = 0.056, Pending_hits = 1685, Reservation_fails = 5
L2_cache_bank[18]: Access = 208560, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1678, Reservation_fails = 14
L2_cache_bank[19]: Access = 208272, Miss = 11626, Miss_rate = 0.056, Pending_hits = 1665, Reservation_fails = 9
L2_cache_bank[20]: Access = 208064, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1719, Reservation_fails = 14
L2_cache_bank[21]: Access = 209003, Miss = 11672, Miss_rate = 0.056, Pending_hits = 1701, Reservation_fails = 8
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 258135
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 38155
L2_total_cache_reservation_fails = 260
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3229668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52902
	minimum = 6
	maximum = 96
Network latency average = 8.26954
	minimum = 6
	maximum = 71
Slowest packet = 9279943
Flit latency average = 7.86083
	minimum = 6
	maximum = 71
Slowest flit = 15983231
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00200702
	minimum = 0.00163961 (at node 11)
	maximum = 0.00236919 (at node 32)
Accepted packet rate average = 0.00200702
	minimum = 0.00163961 (at node 11)
	maximum = 0.00236919 (at node 32)
Injected flit rate average = 0.00311518
	minimum = 0.00173165 (at node 11)
	maximum = 0.00485292 (at node 32)
Accepted flit rate average= 0.00311518
	minimum = 0.00229702 (at node 39)
	maximum = 0.00422166 (at node 25)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.5506 (19 samples)
	minimum = 6 (19 samples)
	maximum = 500.579 (19 samples)
Network latency average = 21.2079 (19 samples)
	minimum = 6 (19 samples)
	maximum = 358.158 (19 samples)
Flit latency average = 22.2057 (19 samples)
	minimum = 6 (19 samples)
	maximum = 357.579 (19 samples)
Fragmentation average = 0.00588824 (19 samples)
	minimum = 0 (19 samples)
	maximum = 138.842 (19 samples)
Injected packet rate average = 0.0302386 (19 samples)
	minimum = 0.0247014 (19 samples)
	maximum = 0.107678 (19 samples)
Accepted packet rate average = 0.0302386 (19 samples)
	minimum = 0.0247014 (19 samples)
	maximum = 0.107678 (19 samples)
Injected flit rate average = 0.0465595 (19 samples)
	minimum = 0.0321324 (19 samples)
	maximum = 0.130273 (19 samples)
Accepted flit rate average = 0.0465595 (19 samples)
	minimum = 0.0337075 (19 samples)
	maximum = 0.20267 (19 samples)
Injected packet size average = 1.53974 (19 samples)
Accepted packet size average = 1.53974 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 44 sec (9044 sec)
gpgpu_simulation_rate = 13423 (inst/sec)
gpgpu_simulation_rate = 1285 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3261
gpu_sim_insn = 4446854
gpu_ipc =    1363.6473
gpu_tot_sim_cycle = 11850986
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.6191
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3035394
gpu_stall_icnt2sh    = 11438744
partiton_reqs_in_parallel = 71742
partiton_reqs_in_parallel_total    = 158808508
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.4065
partiton_reqs_in_parallel_util = 71742
partiton_reqs_in_parallel_util_total    = 158808508
gpu_sim_cycle_parition_util = 3261
gpu_tot_sim_cycle_parition_util    = 7349125
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6093
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     238.0790 GB/Sec
L2_BW_total  =      37.2509 GB/Sec
gpu_total_sim_rate=13888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7146, 7324, 6455, 6573, 7093, 6766, 7088, 7004, 6965, 6997, 7051, 6434, 6864, 6276, 6726, 7528, 7133, 7283, 6679, 6237, 6233, 7273, 6811, 6487, 6834, 6864, 7049, 6394, 6857, 6840, 6901, 6847, 6311, 6271, 5687, 5731, 6114, 6106, 6682, 5693, 5811, 6125, 6125, 5747, 6094, 6342, 6015, 5609, 4616, 4575, 4984, 4553, 4478, 5520, 5222, 5002, 4928, 4911, 4698, 5203, 4678, 5192, 4605, 4816, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 11356476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11263915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 87675
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12328345	W0_Idle:152691456	W0_Scoreboard:233942743	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1680 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 2479 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 11850985 
mrq_lat_table:151643 	4290 	5912 	36718 	20527 	18199 	26634 	36914 	36932 	12476 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3558683 	918367 	45564 	19258 	2608 	1700 	10864 	17951 	17977 	27945 	36291 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	1365269 	331022 	1265824 	672897 	420800 	416208 	60880 	7082 	2594 	2257 	1778 	10907 	17742 	17874 	28031 	36203 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	945932 	802396 	1396609 	295568 	45279 	1098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	430714 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3309 	314 	180 	88 	77 	62 	75 	72 	58 	50 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        45        49        30        16        16        16        16        30        30        44        47        47        43        44        47 
dram[1]:        47        47        43        54        16        16        17        16        30        30        44        38        39        45        42        45 
dram[2]:        47        42        48        46        16        16        16        16        30        30        46        45        40        44        43        46 
dram[3]:        43        46        51        48        17        16        16        16        32        30        42        46        47        45        48        45 
dram[4]:        39        50        44        42        16        16        16        16        30        30        44        43        45        44        46        46 
dram[5]:        48        49        51        49        16        16        16        16        30        33        44        44        42        47        45        44 
dram[6]:        43        45        37        32        16        16        17        16        30        30        42        44        46        42        45        43 
dram[7]:        30        46        42        31        16        16        16        16        30        30        43        43        41        45        35        45 
dram[8]:        45        45        43        48        16        16        17        16        30        30        43        44        90        41        46        42 
dram[9]:        45        45        44        38        16        16        16        16        33        33        45        44        45        39        41        46 
dram[10]:        42        46        28        36        17        16        16        16        33        33        49        42        46        45        47        45 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.184543  3.366148  3.157895  3.303636  2.798851  2.759312  2.857791  2.842508  2.776642  2.772857  2.926829  2.919881  2.954606  2.919481  2.761905  2.908740 
dram[1]:  3.139144  3.256000  3.128762  3.250859  2.838279  2.787611  2.841615  2.735252  2.862481  2.824143  2.888889  2.897474  2.959155  2.863214  2.888594  2.960598 
dram[2]:  3.207278  3.108192  3.119251  3.121511  2.891852  2.803184  2.746725  2.797920  2.858220  2.810319  2.858209  2.995392  3.051064  3.060606  2.948856  2.908735 
dram[3]:  3.209265  3.235593  3.295255  3.017134  2.748180  2.756944  2.895735  2.826866  2.825185  2.763359  2.902475  2.922504  2.957390  2.895890  2.986431  2.970149 
dram[4]:  3.185008  3.173139  3.141397  3.106013  2.778561  2.871642  2.755132  2.711207  2.780347  2.894410  2.899563  2.934650  2.928378  2.831593  2.940379  2.843710 
dram[5]:  3.055385  3.199681  3.211340  3.183362  2.847328  2.930618  2.716851  2.812500  2.822932  2.694444  2.898080  2.802557  2.892388  2.898936  2.947090  2.909209 
dram[6]:  3.145675  3.175274  3.195440  3.250853  2.766667  2.639045  2.806358  2.861561  2.842632  2.698192  2.832624  2.869501  2.674362  2.947581  2.879642  2.889032 
dram[7]:  3.232290  3.235484  3.139871  3.127483  2.789174  2.881737  2.758179  2.811095  2.785919  2.815520  2.883382  2.983459  2.987306  3.036443  2.909686  2.982385 
dram[8]:  3.210950  3.258065  3.080196  3.328152  2.677465  2.823529  2.862952  2.793860  2.868976  2.778267  2.938144  2.917293  3.362784  2.926730  2.917900  3.109687 
dram[9]:  3.247525  3.158238  3.156996  3.168174  2.715069  2.662517  2.811127  2.801816  2.889908  2.772404  2.793991  2.964118  2.812987  2.979564  2.990502  3.010959 
dram[10]:  3.173567  3.122671  3.152318  3.188742  2.896714  2.855590  2.806213  2.790030  2.867540  2.856296  2.978723  2.904255  2.863881  2.816537  2.992011  2.945799 
average row locality = 350814/119462 = 2.936616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1503      1469      1408      1407      1453      1475      1436      1426      1377      1406      1387      1404      1599      1607      1575      1623 
dram[1]:      1523      1516      1421      1417      1449      1431      1404      1435      1389      1374      1389      1416      1525      1555      1571      1592 
dram[2]:      1520      1499      1397      1432      1467      1453      1442      1440      1370      1367      1389      1419      1561      1605      1584      1602 
dram[3]:      1516      1453      1432      1443      1441      1468      1419      1422      1388      1357      1439      1409      1591      1533      1586      1578 
dram[4]:      1512      1470      1407      1473      1461      1456      1427      1420      1384      1369      1427      1396      1567      1558      1583      1593 
dram[5]:      1490      1477      1414      1413      1434      1462      1465      1463      1410      1345      1411      1415      1576      1573      1598      1620 
dram[6]:      1546      1537      1470      1440      1428      1421      1468      1484      1432      1416      1442      1431      1571      1585      1600      1607 
dram[7]:      1466      1497      1450      1428      1470      1466      1436      1436      1409      1400      1414      1426      1551      1521      1602      1580 
dram[8]:      1493      1474      1421      1447      1442      1398      1432      1450      1405      1376      1423      1389      1567      1567      1575      1587 
dram[9]:      1488      1465      1400      1355      1473      1460      1459      1424      1370      1402      1407      1387      1567      1584      1599      1571 
dram[10]:      1491      1509      1433      1448      1417      1408      1454      1417      1411      1397      1416      1376      1540      1561      1599      1577 
total reads: 258794
bank skew: 1623/1345 = 1.21
chip skew: 23878/23407 = 1.02
number of total write accesses:
dram[0]:       516       480       452       410       495       451       453       433       525       535       533       564       614       641       629       640 
dram[1]:       530       519       450       475       464       459       426       466       526       521       509       534       576       601       607       587 
dram[2]:       507       512       434       469       485       484       445       443       525       485       526       531       590       617       607       629 
dram[3]:       493       456       443       494       447       517       414       472       519       453       555       552       630       581       615       611 
dram[4]:       485       491       437       490       509       468       452       467       540       495       565       535       600       611       587       645 
dram[5]:       496       526       455       462       431       481       502       472       535       498       551       558       628       607       630       623 
dram[6]:       527       492       492       465       481       458       474       459       555       524       555       526       630       608       649       632 
dram[7]:       496       509       503       461       488       459       503       439       530       523       564       558       567       562       621       621 
dram[8]:       501       445       461       480       459       426       469       461       500       516       572       551       945       590       593       596 
dram[9]:       480       471       450       397       509       465       461       428       520       547       546       513       599       603       605       627 
dram[10]:       502       502       471       478       434       431       443       430       559       531       544       535       585       619       648       597 
total reads: 92020
bank skew: 945/397 = 2.38
chip skew: 8565/8221 = 1.04
average mf latency per bank:
dram[0]:      34110     35339     35996     36081     33203     35100     35761     36301     34016     33433     33292     32698     28589     29127     28329     28333
dram[1]:      33521     33544     34474     35284     34063     34538     36441     35170     34938     33462     33759     33579     29934     29130     29265     29637
dram[2]:      34045     35361     34799     34317     34544     34637     35119     34618     33657     34799     32348     33467     29089     29230     29872     29808
dram[3]:      35499     35070     36363     33512     34894     33555     35842     36899     33031     35038     31897     32588     28444     30134     29409     29323
dram[4]:      34712     34174     35263     34376     34971     34575     35105     34171     34376     34553     32094     33308     29636     28481     30044     28914
dram[5]:      35007     33745     34729     34876     34757     34140     34570     33674     34613     33369     31728     31965     28109     28953     29563     29596
dram[6]:      33034     33444     35457     35608     34452     34486     35759     35234     33873     32717     31788     33891     28026     28728     28447     28603
dram[7]:      34074     34784     33580     35667     33573     33825     33887     35176     34224     33790     32298     32289     29637     29428     28178     28965
dram[8]:      34577     36574     34353     34861     35995     36478     35083     35634     34868     35624     31997     33196     28921     29933     28938     29250
dram[9]:      34986     35841     35609     37662     33584     32884     34977     36950     35084     34637     32241     33374     28416     29662     29202     28758
dram[10]:      33303     34304     34473     34602     35203     36321     36178     35005     32388     34798     32657     32644     29795     28081     28765     30388
maximum mf latency per bank:
dram[0]:     263520    263593    260889    260821    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    260853    260709
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    260906    261039
dram[2]:     260700    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    260871    260850
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    260662    260690
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    260323    260583
dram[5]:     263586    261072    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    260478    260948
dram[6]:     263567    260768    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    260499    260548
dram[7]:     263586    263562    260719    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    260799    260801
dram[8]:     263587    260838    263553    260741    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    260556    260648
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    260546    263505    258514    258581    235532    199202    260649    260766
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    260713    260844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13529503 n_act=10872 n_pre=10856 n_req=31926 n_rd=94220 n_write=20596 bw_util=0.0168
n_activity=459207 dram_eff=0.5001
bk0: 6012a 13554351i bk1: 5876a 13559440i bk2: 5632a 13563082i bk3: 5628a 13562760i bk4: 5812a 13555867i bk5: 5900a 13555096i bk6: 5744a 13557536i bk7: 5704a 13563187i bk8: 5508a 13557023i bk9: 5624a 13552172i bk10: 5548a 13558340i bk11: 5616a 13549858i bk12: 6396a 13549085i bk13: 6428a 13547484i bk14: 6300a 13543939i bk15: 6492a 13540251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13530441 n_act=10773 n_pre=10757 n_req=31657 n_rd=93628 n_write=20448 bw_util=0.01669
n_activity=453676 dram_eff=0.5029
bk0: 6092a 13552581i bk1: 6064a 13553490i bk2: 5684a 13561222i bk3: 5668a 13559614i bk4: 5796a 13559656i bk5: 5724a 13556392i bk6: 5616a 13558160i bk7: 5740a 13557168i bk8: 5556a 13553979i bk9: 5496a 13557252i bk10: 5556a 13556955i bk11: 5664a 13552068i bk12: 6100a 13552276i bk13: 6220a 13547837i bk14: 6284a 13547773i bk15: 6368a 13544390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13529805 n_act=10785 n_pre=10769 n_req=31836 n_rd=94188 n_write=20500 bw_util=0.01678
n_activity=459586 dram_eff=0.4991
bk0: 6080a 13559821i bk1: 5996a 13556928i bk2: 5588a 13566527i bk3: 5728a 13561494i bk4: 5868a 13554900i bk5: 5812a 13553056i bk6: 5768a 13562798i bk7: 5760a 13559680i bk8: 5480a 13561024i bk9: 5468a 13563426i bk10: 5556a 13554875i bk11: 5676a 13558003i bk12: 6244a 13553591i bk13: 6420a 13548666i bk14: 6336a 13548525i bk15: 6408a 13549000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13530276 n_act=10780 n_pre=10764 n_req=31727 n_rd=93900 n_write=20327 bw_util=0.01672
n_activity=458139 dram_eff=0.4987
bk0: 6064a 13555947i bk1: 5812a 13559789i bk2: 5728a 13559864i bk3: 5772a 13555923i bk4: 5764a 13560587i bk5: 5872a 13554595i bk6: 5676a 13564784i bk7: 5688a 13560708i bk8: 5552a 13558910i bk9: 5428a 13562583i bk10: 5756a 13555777i bk11: 5636a 13552051i bk12: 6364a 13550423i bk13: 6132a 13550282i bk14: 6344a 13547787i bk15: 6312a 13548122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.405247
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13529490 n_act=10933 n_pre=10917 n_req=31880 n_rd=94012 n_write=20695 bw_util=0.01679
n_activity=458579 dram_eff=0.5003
bk0: 6048a 13561485i bk1: 5880a 13559985i bk2: 5628a 13562182i bk3: 5892a 13557941i bk4: 5844a 13554861i bk5: 5824a 13554726i bk6: 5708a 13561738i bk7: 5680a 13559096i bk8: 5536a 13550723i bk9: 5476a 13550523i bk10: 5708a 13553793i bk11: 5584a 13558088i bk12: 6268a 13550807i bk13: 6232a 13543622i bk14: 6332a 13548348i bk15: 6372a 13540127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407644
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13529010 n_act=10972 n_pre=10956 n_req=32021 n_rd=94264 n_write=20845 bw_util=0.01685
n_activity=460500 dram_eff=0.4999
bk0: 5960a 13558487i bk1: 5908a 13551656i bk2: 5656a 13563662i bk3: 5652a 13561213i bk4: 5736a 13560306i bk5: 5848a 13553957i bk6: 5860a 13556399i bk7: 5852a 13556942i bk8: 5640a 13553705i bk9: 5380a 13557480i bk10: 5644a 13554657i bk11: 5660a 13554582i bk12: 6304a 13547915i bk13: 6292a 13547536i bk14: 6392a 13547262i bk15: 6480a 13542517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.405583
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13527071 n_act=11199 n_pre=11183 n_req=32405 n_rd=95512 n_write=21082 bw_util=0.01706
n_activity=468578 dram_eff=0.4977
bk0: 6184a 13553063i bk1: 6148a 13552519i bk2: 5880a 13560497i bk3: 5760a 13557483i bk4: 5712a 13556539i bk5: 5684a 13554593i bk6: 5872a 13562285i bk7: 5936a 13555557i bk8: 5728a 13555698i bk9: 5664a 13556006i bk10: 5768a 13552928i bk11: 5724a 13557407i bk12: 6284a 13546455i bk13: 6340a 13546359i bk14: 6400a 13543307i bk15: 6428a 13544731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.412788
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13529423 n_act=10820 n_pre=10804 n_req=31956 n_rd=94208 n_write=20792 bw_util=0.01683
n_activity=459334 dram_eff=0.5007
bk0: 5864a 13560001i bk1: 5988a 13556166i bk2: 5800a 13558628i bk3: 5712a 13558064i bk4: 5880a 13555540i bk5: 5864a 13552509i bk6: 5744a 13555027i bk7: 5744a 13557292i bk8: 5636a 13553191i bk9: 5600a 13552845i bk10: 5656a 13549586i bk11: 5704a 13554218i bk12: 6204a 13550977i bk13: 6084a 13550829i bk14: 6408a 13544777i bk15: 6320a 13546344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13530183 n_act=10722 n_pre=10706 n_req=32011 n_rd=93784 n_write=20652 bw_util=0.01675
n_activity=456086 dram_eff=0.5018
bk0: 5972a 13557710i bk1: 5896a 13558147i bk2: 5684a 13559570i bk3: 5788a 13558208i bk4: 5768a 13557179i bk5: 5592a 13557028i bk6: 5728a 13563263i bk7: 5800a 13563204i bk8: 5620a 13556569i bk9: 5504a 13556397i bk10: 5692a 13553139i bk11: 5556a 13549701i bk12: 6268a 13554302i bk13: 6268a 13547028i bk14: 6300a 13548709i bk15: 6348a 13544345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.410284
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13530480 n_act=10823 n_pre=10807 n_req=31632 n_rd=93644 n_write=20293 bw_util=0.01667
n_activity=454210 dram_eff=0.5017
bk0: 5952a 13559540i bk1: 5860a 13562413i bk2: 5600a 13563476i bk3: 5420a 13561737i bk4: 5892a 13556349i bk5: 5840a 13556022i bk6: 5836a 13559714i bk7: 5696a 13562974i bk8: 5480a 13559492i bk9: 5608a 13553264i bk10: 5628a 13551211i bk11: 5548a 13556238i bk12: 6268a 13549504i bk13: 6336a 13546870i bk14: 6396a 13548999i bk15: 6284a 13546815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13666047 n_nop=13530178 n_act=10784 n_pre=10768 n_req=31763 n_rd=93816 n_write=20501 bw_util=0.01673
n_activity=455587 dram_eff=0.5018
bk0: 5964a 13553751i bk1: 6036a 13552456i bk2: 5732a 13559704i bk3: 5792a 13557398i bk4: 5668a 13559183i bk5: 5632a 13558256i bk6: 5816a 13558188i bk7: 5668a 13562589i bk8: 5644a 13558207i bk9: 5588a 13559087i bk10: 5664a 13557996i bk11: 5504a 13559579i bk12: 6160a 13550444i bk13: 6244a 13552285i bk14: 6396a 13543980i bk15: 6308a 13546769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11738, Miss_rate = 0.056, Pending_hits = 1829, Reservation_fails = 12
L2_cache_bank[1]: Access = 210694, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1834, Reservation_fails = 7
L2_cache_bank[2]: Access = 209838, Miss = 11671, Miss_rate = 0.056, Pending_hits = 1811, Reservation_fails = 14
L2_cache_bank[3]: Access = 210306, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1761, Reservation_fails = 12
L2_cache_bank[4]: Access = 209912, Miss = 11730, Miss_rate = 0.056, Pending_hits = 1801, Reservation_fails = 16
L2_cache_bank[5]: Access = 210764, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1788, Reservation_fails = 15
L2_cache_bank[6]: Access = 211062, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1785, Reservation_fails = 17
L2_cache_bank[7]: Access = 209674, Miss = 11663, Miss_rate = 0.056, Pending_hits = 1781, Reservation_fails = 14
L2_cache_bank[8]: Access = 210700, Miss = 11768, Miss_rate = 0.056, Pending_hits = 1862, Reservation_fails = 13
L2_cache_bank[9]: Access = 210329, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1792, Reservation_fails = 8
L2_cache_bank[10]: Access = 210637, Miss = 11798, Miss_rate = 0.056, Pending_hits = 1808, Reservation_fails = 10
L2_cache_bank[11]: Access = 210428, Miss = 11768, Miss_rate = 0.056, Pending_hits = 1849, Reservation_fails = 9
L2_cache_bank[12]: Access = 210840, Miss = 11957, Miss_rate = 0.057, Pending_hits = 1870, Reservation_fails = 11
L2_cache_bank[13]: Access = 211242, Miss = 11921, Miss_rate = 0.056, Pending_hits = 1819, Reservation_fails = 21
L2_cache_bank[14]: Access = 210315, Miss = 11798, Miss_rate = 0.056, Pending_hits = 1744, Reservation_fails = 10
L2_cache_bank[15]: Access = 210991, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 9
L2_cache_bank[16]: Access = 245010, Miss = 11758, Miss_rate = 0.048, Pending_hits = 2085, Reservation_fails = 12
L2_cache_bank[17]: Access = 210104, Miss = 11688, Miss_rate = 0.056, Pending_hits = 1760, Reservation_fails = 5
L2_cache_bank[18]: Access = 208928, Miss = 11763, Miss_rate = 0.056, Pending_hits = 1762, Reservation_fails = 14
L2_cache_bank[19]: Access = 208640, Miss = 11648, Miss_rate = 0.056, Pending_hits = 1722, Reservation_fails = 9
L2_cache_bank[20]: Access = 208436, Miss = 11761, Miss_rate = 0.056, Pending_hits = 1812, Reservation_fails = 14
L2_cache_bank[21]: Access = 209375, Miss = 11693, Miss_rate = 0.056, Pending_hits = 1755, Reservation_fails = 8
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 258794
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 39816
L2_total_cache_reservation_fails = 260
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3235520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79355
	minimum = 6
	maximum = 58
Network latency average = 8.44854
	minimum = 6
	maximum = 50
Slowest packet = 9304401
Flit latency average = 8.3785
	minimum = 6
	maximum = 49
Slowest flit = 16036450
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0502515
	minimum = 0.0441718 (at node 0)
	maximum = 0.0576687 (at node 38)
Accepted packet rate average = 0.0502515
	minimum = 0.0441718 (at node 0)
	maximum = 0.0576687 (at node 38)
Injected flit rate average = 0.0753773
	minimum = 0.0441718 (at node 0)
	maximum = 0.114724 (at node 38)
Accepted flit rate average= 0.0753773
	minimum = 0.0564417 (at node 45)
	maximum = 0.093865 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.2627 (20 samples)
	minimum = 6 (20 samples)
	maximum = 478.45 (20 samples)
Network latency average = 20.5699 (20 samples)
	minimum = 6 (20 samples)
	maximum = 342.75 (20 samples)
Flit latency average = 21.5143 (20 samples)
	minimum = 6 (20 samples)
	maximum = 342.15 (20 samples)
Fragmentation average = 0.00559383 (20 samples)
	minimum = 0 (20 samples)
	maximum = 131.9 (20 samples)
Injected packet rate average = 0.0312392 (20 samples)
	minimum = 0.0256749 (20 samples)
	maximum = 0.105178 (20 samples)
Accepted packet rate average = 0.0312392 (20 samples)
	minimum = 0.0256749 (20 samples)
	maximum = 0.105178 (20 samples)
Injected flit rate average = 0.0480004 (20 samples)
	minimum = 0.0327343 (20 samples)
	maximum = 0.129495 (20 samples)
Accepted flit rate average = 0.0480004 (20 samples)
	minimum = 0.0348442 (20 samples)
	maximum = 0.19723 (20 samples)
Injected packet size average = 1.53654 (20 samples)
Accepted packet size average = 1.53654 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 1 sec (9061 sec)
gpgpu_simulation_rate = 13888 (inst/sec)
gpgpu_simulation_rate = 1307 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 26547
gpu_sim_insn = 4970317
gpu_ipc =     187.2271
gpu_tot_sim_cycle = 12104755
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.8071
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3035394
gpu_stall_icnt2sh    = 11438770
partiton_reqs_in_parallel = 584034
partiton_reqs_in_parallel_total    = 158880250
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1737
partiton_reqs_in_parallel_util = 584034
partiton_reqs_in_parallel_util_total    = 158880250
gpu_sim_cycle_parition_util = 26547
gpu_tot_sim_cycle_parition_util    = 7352386
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6108
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      29.3203 GB/Sec
L2_BW_total  =      36.5342 GB/Sec
gpu_total_sim_rate=14386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7284, 7462, 6593, 6711, 7231, 6904, 7226, 7142, 7103, 7135, 7189, 6572, 7002, 6414, 6864, 7666, 7225, 7375, 6771, 6329, 6325, 7365, 6903, 6579, 6926, 6956, 7141, 6486, 6949, 6932, 6993, 6939, 6380, 6395, 5756, 5800, 6183, 6175, 6751, 5762, 5880, 6194, 6194, 5816, 6163, 6411, 6084, 5678, 4708, 4667, 5076, 4645, 4570, 5612, 5314, 5094, 5020, 5003, 4790, 5295, 4770, 5284, 4697, 4908, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 11356476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11263915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 87675
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12350445	W0_Idle:153877095	W0_Scoreboard:233993705	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1680 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 2475 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 12103103 
mrq_lat_table:151796 	4304 	5915 	36733 	20534 	18199 	26634 	36914 	36932 	12476 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3566753 	918507 	45564 	19258 	2609 	1700 	10865 	17951 	17977 	27945 	36291 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	1373333 	331080 	1265824 	672897 	420888 	416208 	60880 	7082 	2594 	2258 	1778 	10908 	17742 	17874 	28031 	36203 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	953839 	802691 	1396614 	295568 	45279 	1098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	430719 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3323 	314 	180 	89 	77 	63 	75 	72 	58 	50 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        45        49        30        16        16        16        16        30        30        44        47        47        43        44        47 
dram[1]:        47        47        43        54        16        16        17        16        30        30        44        38        39        45        42        45 
dram[2]:        47        42        48        46        16        16        16        16        30        30        46        45        40        44        43        46 
dram[3]:        43        46        51        48        17        16        16        16        32        30        42        46        47        45        48        45 
dram[4]:        39        50        44        42        16        16        16        16        30        30        44        43        45        44        46        46 
dram[5]:        48        49        51        49        16        16        16        16        30        33        44        44        42        47        45        44 
dram[6]:        43        45        37        32        16        16        17        16        30        30        42        44        46        42        45        43 
dram[7]:        30        46        42        31        16        16        16        16        30        30        43        43        41        45        35        45 
dram[8]:        45        45        43        48        16        16        17        16        30        30        43        44        90        41        46        42 
dram[9]:        45        45        44        38        16        16        16        16        33        33        45        44        45        39        41        46 
dram[10]:        42        46        28        36        17        16        16        16        33        33        49        42        46        45        47        45 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.184543  3.366148  3.157895  3.303636  2.798851  2.759312  2.857791  2.842508  2.778426  2.775714  2.932927  2.921481  2.952000  2.920779  2.761905  2.908740 
dram[1]:  3.139144  3.256000  3.128762  3.250859  2.838279  2.787611  2.841615  2.735252  2.865672  2.824405  2.896657  2.897626  2.959155  2.863214  2.888594  2.960598 
dram[2]:  3.207278  3.108192  3.119251  3.121511  2.891852  2.803184  2.744186  2.797920  2.857143  2.817906  2.858420  2.993865  3.048159  3.057772  2.948856  2.908735 
dram[3]:  3.209265  3.235593  3.295255  3.017134  2.748180  2.756944  2.892745  2.826866  2.829882  2.764885  2.904070  2.919643  2.957390  2.893297  2.983740  2.970149 
dram[4]:  3.185008  3.173139  3.141397  3.106013  2.778561  2.871642  2.755132  2.711207  2.780664  2.896124  2.902616  2.937784  2.928378  2.831593  2.940379  2.843710 
dram[5]:  3.055385  3.199681  3.211340  3.183362  2.847328  2.927711  2.716851  2.812500  2.824638  2.694444  2.901180  2.800000  2.889908  2.896414  2.947090  2.909209 
dram[6]:  3.145675  3.175274  3.195440  3.250853  2.766667  2.639045  2.806358  2.861561  2.847143  2.702778  2.837111  2.876833  2.674757  2.947581  2.879642  2.884170 
dram[7]:  3.232290  3.235484  3.139871  3.127483  2.789174  2.881737  2.758179  2.811095  2.787661  2.820175  2.880641  2.992481  2.987306  3.036443  2.909686  2.982385 
dram[8]:  3.210950  3.258065  3.080196  3.328152  2.677465  2.823529  2.862952  2.793860  2.870677  2.778592  2.935294  2.918919  3.362784  2.926730  2.917900  3.109687 
dram[9]:  3.247525  3.158238  3.156996  3.168174  2.715069  2.662517  2.811127  2.801816  2.891603  2.774148  2.797143  2.962617  2.812987  2.979564  2.987805  3.010959 
dram[10]:  3.170111  3.122671  3.152318  3.188742  2.896714  2.855590  2.806213  2.790030  2.870640  2.856721  2.980273  2.902883  2.862719  2.816537  2.989362  2.945799 
average row locality = 351006/119518 = 2.936846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1503      1469      1408      1407      1453      1475      1436      1426      1381      1408      1391      1408      1600      1608      1575      1623 
dram[1]:      1523      1516      1421      1417      1449      1431      1404      1435      1394      1377      1397      1419      1525      1555      1571      1592 
dram[2]:      1520      1499      1397      1432      1467      1453      1443      1440      1375      1372      1392      1421      1562      1606      1584      1602 
dram[3]:      1516      1453      1432      1443      1441      1468      1420      1422      1394      1358      1443      1410      1591      1534      1587      1578 
dram[4]:      1512      1470      1407      1473      1461      1456      1427      1420      1387      1373      1432      1401      1567      1558      1583      1593 
dram[5]:      1490      1477      1414      1413      1434      1463      1465      1463      1414      1345      1416      1416      1577      1574      1598      1620 
dram[6]:      1546      1537      1470      1440      1428      1421      1468      1484      1438      1422      1448      1436      1574      1585      1600      1609 
dram[7]:      1466      1497      1450      1428      1470      1466      1436      1436      1413      1406      1415      1432      1551      1521      1602      1580 
dram[8]:      1493      1474      1421      1447      1442      1398      1432      1450      1409      1379      1424      1393      1567      1567      1575      1587 
dram[9]:      1488      1465      1400      1355      1473      1460      1459      1424      1374      1406      1412      1389      1567      1584      1600      1571 
dram[10]:      1492      1509      1433      1448      1417      1408      1454      1417      1416      1403      1420      1378      1542      1561      1600      1577 
total reads: 258986
bank skew: 1623/1345 = 1.21
chip skew: 23906/23426 = 1.02
number of total write accesses:
dram[0]:       516       480       452       410       495       451       453       433       525       535       533       564       614       641       629       640 
dram[1]:       530       519       450       475       464       459       426       466       526       521       509       534       576       601       607       587 
dram[2]:       507       512       434       469       485       484       445       443       525       485       526       531       590       617       607       629 
dram[3]:       493       456       443       494       447       517       414       472       519       453       555       552       630       581       615       611 
dram[4]:       485       491       437       490       509       468       452       467       540       495       565       535       600       611       587       645 
dram[5]:       496       526       455       462       431       481       502       472       535       498       551       558       628       607       630       623 
dram[6]:       527       492       492       465       481       458       474       459       555       524       555       526       630       608       649       632 
dram[7]:       496       509       503       461       488       459       503       439       530       523       564       558       567       562       621       621 
dram[8]:       501       445       461       480       459       426       469       461       500       516       572       551       945       590       593       596 
dram[9]:       480       471       450       397       509       465       461       428       520       547       546       513       599       603       605       627 
dram[10]:       502       502       471       478       434       431       443       430       559       531       544       535       585       619       648       597 
total reads: 92020
bank skew: 945/397 = 2.38
chip skew: 8565/8221 = 1.04
average mf latency per bank:
dram[0]:      34114     35343     36000     36085     33203     35101     35761     36301     33948     33401     33228     32637     28581     29118     28333     28336
dram[1]:      33525     33548     34479     35288     34064     34539     36441     35170     34851     33412     33622     33532     29938     29134     29269     29641
dram[2]:      34049     35365     34803     34321     34545     34637     35101     34618     33574     34709     32302     33437     29079     29221     29876     29811
dram[3]:      35504     35075     36368     33516     34895     33556     35823     36899     32931     35021     31838     32575     28448     30124     29399     29326
dram[4]:      34717     34178     35267     34380     34972     34575     35105     34171     34326     34482     32019     33227     29640     28485     30048     28918
dram[5]:      35012     33749     34734     34880     34758     34124     34570     33674     34545     33372     31653     31953     28100     28943     29566     29599
dram[6]:      33038     33448     35461     35613     34453     34487     35759     35234     33774     32620     31697     33809     27992     28731     28451     28588
dram[7]:      34078     34788     33585     35672     33574     33826     33887     35176     34157     33689     32286     32197     29641     29432     28182     28969
dram[8]:      34581     36578     34357     34866     35996     36478     35083     35634     34798     35571     31985     33133     28925     29937     28942     29253
dram[9]:      34991     35846     35613     37667     33585     32884     34977     36950     35013     34570     32164     33343     28419     29666     29193     28762
dram[10]:      33291     34308     34478     34607     35204     36322     36178     35005     32310     34694     32595     32615     29771     28084     28756     30392
maximum mf latency per bank:
dram[0]:     263520    263593    260889    260821    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    260853    260709
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    260906    261039
dram[2]:     260700    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    260871    260850
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    260662    260690
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    260323    260583
dram[5]:     263586    261072    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    260478    260948
dram[6]:     263567    260768    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    260499    260548
dram[7]:     263586    263562    260719    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    260799    260801
dram[8]:     263587    260838    263553    260741    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    260556    260648
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    260546    263505    258514    258581    235532    199202    260649    260766
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    260713    260844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13578726 n_act=10875 n_pre=10859 n_req=31942 n_rd=94284 n_write=20596 bw_util=0.01675
n_activity=459513 dram_eff=0.5
bk0: 6012a 13603643i bk1: 5876a 13608732i bk2: 5632a 13612374i bk3: 5628a 13612052i bk4: 5812a 13605160i bk5: 5900a 13604389i bk6: 5744a 13606830i bk7: 5704a 13612482i bk8: 5524a 13606263i bk9: 5632a 13601450i bk10: 5564a 13607604i bk11: 5632a 13599089i bk12: 6400a 13598346i bk13: 6432a 13596769i bk14: 6300a 13593231i bk15: 6492a 13589543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.414135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13579650 n_act=10777 n_pre=10761 n_req=31676 n_rd=93704 n_write=20448 bw_util=0.01665
n_activity=454034 dram_eff=0.5028
bk0: 6092a 13601874i bk1: 6064a 13602783i bk2: 5684a 13610515i bk3: 5668a 13608908i bk4: 5796a 13608950i bk5: 5724a 13605686i bk6: 5616a 13607455i bk7: 5740a 13606463i bk8: 5576a 13603211i bk9: 5508a 13606498i bk10: 5588a 13606166i bk11: 5676a 13601314i bk12: 6100a 13601566i bk13: 6220a 13597128i bk14: 6284a 13597064i bk15: 6368a 13593682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13579012 n_act=10792 n_pre=10776 n_req=31854 n_rd=94260 n_write=20500 bw_util=0.01673
n_activity=460034 dram_eff=0.4989
bk0: 6080a 13609113i bk1: 5996a 13606221i bk2: 5588a 13615820i bk3: 5728a 13610787i bk4: 5868a 13604195i bk5: 5812a 13602352i bk6: 5772a 13612062i bk7: 5760a 13608974i bk8: 5500a 13610232i bk9: 5488a 13612664i bk10: 5568a 13604121i bk11: 5684a 13607256i bk12: 6248a 13602850i bk13: 6424a 13597925i bk14: 6336a 13597815i bk15: 6408a 13598292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.405609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13579497 n_act=10786 n_pre=10770 n_req=31742 n_rd=93960 n_write=20327 bw_util=0.01667
n_activity=458564 dram_eff=0.4985
bk0: 6064a 13605239i bk1: 5812a 13609082i bk2: 5728a 13609157i bk3: 5772a 13605216i bk4: 5764a 13609881i bk5: 5872a 13603889i bk6: 5680a 13614047i bk7: 5688a 13610001i bk8: 5576a 13608135i bk9: 5432a 13611870i bk10: 5772a 13605019i bk11: 5640a 13601312i bk12: 6364a 13599714i bk13: 6136a 13599542i bk14: 6348a 13597046i bk15: 6312a 13597413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403793
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13578707 n_act=10937 n_pre=10921 n_req=31897 n_rd=94080 n_write=20695 bw_util=0.01674
n_activity=458929 dram_eff=0.5002
bk0: 6048a 13610778i bk1: 5880a 13609278i bk2: 5628a 13611476i bk3: 5892a 13607235i bk4: 5844a 13604155i bk5: 5824a 13604020i bk6: 5708a 13611033i bk7: 5680a 13608391i bk8: 5548a 13599972i bk9: 5492a 13599763i bk10: 5728a 13603025i bk11: 5604a 13607319i bk12: 6268a 13600097i bk13: 6232a 13592913i bk14: 6332a 13597639i bk15: 6372a 13589418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13578239 n_act=10978 n_pre=10962 n_req=32034 n_rd=94316 n_write=20845 bw_util=0.01679
n_activity=460895 dram_eff=0.4997
bk0: 5960a 13607780i bk1: 5908a 13600949i bk2: 5656a 13612955i bk3: 5652a 13610506i bk4: 5736a 13609600i bk5: 5852a 13603219i bk6: 5860a 13605692i bk7: 5852a 13606235i bk8: 5656a 13602945i bk9: 5380a 13606774i bk10: 5664a 13603891i bk11: 5664a 13603843i bk12: 6308a 13597175i bk13: 6296a 13596796i bk14: 6392a 13596552i bk15: 6480a 13591810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.404126
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13576240 n_act=11205 n_pre=11189 n_req=32433 n_rd=95624 n_write=21082 bw_util=0.01702
n_activity=469127 dram_eff=0.4975
bk0: 6184a 13602353i bk1: 6148a 13601811i bk2: 5880a 13609789i bk3: 5760a 13606776i bk4: 5712a 13605833i bk5: 5684a 13603888i bk6: 5872a 13611581i bk7: 5936a 13604853i bk8: 5752a 13604924i bk9: 5688a 13605216i bk10: 5792a 13602152i bk11: 5744a 13606654i bk12: 6296a 13595701i bk13: 6340a 13595649i bk14: 6400a 13592597i bk15: 6436a 13593960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411315
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13578642 n_act=10823 n_pre=10807 n_req=31973 n_rd=94276 n_write=20792 bw_util=0.01678
n_activity=459651 dram_eff=0.5007
bk0: 5864a 13609293i bk1: 5988a 13605460i bk2: 5800a 13607922i bk3: 5712a 13607358i bk4: 5880a 13604834i bk5: 5864a 13601803i bk6: 5744a 13604321i bk7: 5744a 13606586i bk8: 5652a 13602432i bk9: 5624a 13602062i bk10: 5660a 13598846i bk11: 5728a 13603467i bk12: 6204a 13600268i bk13: 6084a 13600120i bk14: 6408a 13594069i bk15: 6320a 13595636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413691
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13579420 n_act=10726 n_pre=10710 n_req=32023 n_rd=93832 n_write=20652 bw_util=0.01669
n_activity=456366 dram_eff=0.5017
bk0: 5972a 13607003i bk1: 5896a 13607440i bk2: 5684a 13608863i bk3: 5788a 13607501i bk4: 5768a 13606473i bk5: 5592a 13606322i bk6: 5728a 13612558i bk7: 5800a 13612499i bk8: 5636a 13605810i bk9: 5516a 13605644i bk10: 5696a 13602399i bk11: 5572a 13598940i bk12: 6268a 13603593i bk13: 6268a 13596319i bk14: 6300a 13598001i bk15: 6348a 13593637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408811
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13579699 n_act=10828 n_pre=10812 n_req=31648 n_rd=93708 n_write=20293 bw_util=0.01662
n_activity=454549 dram_eff=0.5016
bk0: 5952a 13608832i bk1: 5860a 13611706i bk2: 5600a 13612770i bk3: 5420a 13611031i bk4: 5892a 13605643i bk5: 5840a 13605317i bk6: 5836a 13609009i bk7: 5696a 13612269i bk8: 5496a 13608733i bk9: 5624a 13602491i bk10: 5648a 13600443i bk11: 5556a 13605491i bk12: 6268a 13598794i bk13: 6336a 13596160i bk14: 6400a 13598259i bk15: 6284a 13596105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406645
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13715340 n_nop=13579371 n_act=10792 n_pre=10776 n_req=31784 n_rd=93900 n_write=20501 bw_util=0.01668
n_activity=456121 dram_eff=0.5016
bk0: 5968a 13603011i bk1: 6036a 13601747i bk2: 5732a 13608996i bk3: 5792a 13606692i bk4: 5668a 13608478i bk5: 5632a 13607551i bk6: 5816a 13607483i bk7: 5668a 13611885i bk8: 5664a 13607441i bk9: 5612a 13608280i bk10: 5680a 13607235i bk11: 5512a 13608832i bk12: 6168a 13599697i bk13: 6244a 13601575i bk14: 6400a 13593239i bk15: 6308a 13596059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407259

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11747, Miss_rate = 0.056, Pending_hits = 1841, Reservation_fails = 12
L2_cache_bank[1]: Access = 211067, Miss = 11824, Miss_rate = 0.056, Pending_hits = 1845, Reservation_fails = 7
L2_cache_bank[2]: Access = 210211, Miss = 11684, Miss_rate = 0.056, Pending_hits = 1828, Reservation_fails = 14
L2_cache_bank[3]: Access = 210680, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1768, Reservation_fails = 12
L2_cache_bank[4]: Access = 210288, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1812, Reservation_fails = 16
L2_cache_bank[5]: Access = 211136, Miss = 11825, Miss_rate = 0.056, Pending_hits = 1801, Reservation_fails = 15
L2_cache_bank[6]: Access = 211440, Miss = 11824, Miss_rate = 0.056, Pending_hits = 1799, Reservation_fails = 17
L2_cache_bank[7]: Access = 210047, Miss = 11666, Miss_rate = 0.056, Pending_hits = 1784, Reservation_fails = 14
L2_cache_bank[8]: Access = 211072, Miss = 11776, Miss_rate = 0.056, Pending_hits = 1871, Reservation_fails = 13
L2_cache_bank[9]: Access = 210701, Miss = 11744, Miss_rate = 0.056, Pending_hits = 1802, Reservation_fails = 8
L2_cache_bank[10]: Access = 211012, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1821, Reservation_fails = 10
L2_cache_bank[11]: Access = 210803, Miss = 11771, Miss_rate = 0.056, Pending_hits = 1851, Reservation_fails = 9
L2_cache_bank[12]: Access = 211213, Miss = 11972, Miss_rate = 0.057, Pending_hits = 1889, Reservation_fails = 11
L2_cache_bank[13]: Access = 211616, Miss = 11934, Miss_rate = 0.056, Pending_hits = 1836, Reservation_fails = 21
L2_cache_bank[14]: Access = 210687, Miss = 11803, Miss_rate = 0.056, Pending_hits = 1753, Reservation_fails = 10
L2_cache_bank[15]: Access = 211362, Miss = 11766, Miss_rate = 0.056, Pending_hits = 1800, Reservation_fails = 9
L2_cache_bank[16]: Access = 245379, Miss = 11763, Miss_rate = 0.048, Pending_hits = 2092, Reservation_fails = 12
L2_cache_bank[17]: Access = 210474, Miss = 11695, Miss_rate = 0.056, Pending_hits = 1769, Reservation_fails = 5
L2_cache_bank[18]: Access = 209302, Miss = 11773, Miss_rate = 0.056, Pending_hits = 1775, Reservation_fails = 14
L2_cache_bank[19]: Access = 209012, Miss = 11654, Miss_rate = 0.056, Pending_hits = 1734, Reservation_fails = 9
L2_cache_bank[20]: Access = 208811, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1829, Reservation_fails = 14
L2_cache_bank[21]: Access = 209749, Miss = 11701, Miss_rate = 0.056, Pending_hits = 1766, Reservation_fails = 8
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 258986
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 40066
L2_total_cache_reservation_fails = 260
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3243285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.43528
	minimum = 6
	maximum = 32
Network latency average = 7.39162
	minimum = 6
	maximum = 23
Slowest packet = 9316404
Flit latency average = 7.01384
	minimum = 6
	maximum = 22
Slowest flit = 16038467
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.006187
	minimum = 0.00525503 (at node 0)
	maximum = 0.00711972 (at node 34)
Accepted packet rate average = 0.006187
	minimum = 0.00525503 (at node 0)
	maximum = 0.00711972 (at node 34)
Injected flit rate average = 0.00928049
	minimum = 0.00527386 (at node 0)
	maximum = 0.0142206 (at node 34)
Accepted flit rate average= 0.00928049
	minimum = 0.0069502 (at node 44)
	maximum = 0.011772 (at node 9)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0328 (21 samples)
	minimum = 6 (21 samples)
	maximum = 457.19 (21 samples)
Network latency average = 19.9424 (21 samples)
	minimum = 6 (21 samples)
	maximum = 327.524 (21 samples)
Flit latency average = 20.8238 (21 samples)
	minimum = 6 (21 samples)
	maximum = 326.905 (21 samples)
Fragmentation average = 0.00532746 (21 samples)
	minimum = 0 (21 samples)
	maximum = 125.619 (21 samples)
Injected packet rate average = 0.0300462 (21 samples)
	minimum = 0.0247025 (21 samples)
	maximum = 0.100508 (21 samples)
Accepted packet rate average = 0.0300462 (21 samples)
	minimum = 0.0247025 (21 samples)
	maximum = 0.100508 (21 samples)
Injected flit rate average = 0.0461566 (21 samples)
	minimum = 0.0314267 (21 samples)
	maximum = 0.124006 (21 samples)
Accepted flit rate average = 0.0461566 (21 samples)
	minimum = 0.0335159 (21 samples)
	maximum = 0.188398 (21 samples)
Injected packet size average = 1.53619 (21 samples)
Accepted packet size average = 1.53619 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 33 sec (9093 sec)
gpgpu_simulation_rate = 14386 (inst/sec)
gpgpu_simulation_rate = 1331 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3174
gpu_sim_insn = 4446804
gpu_ipc =    1401.0094
gpu_tot_sim_cycle = 12330079
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.9702
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3035394
gpu_stall_icnt2sh    = 11438770
partiton_reqs_in_parallel = 69828
partiton_reqs_in_parallel_total    = 159464284
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9386
partiton_reqs_in_parallel_util = 69828
partiton_reqs_in_parallel_util_total    = 159464284
gpu_sim_cycle_parition_util = 3174
gpu_tot_sim_cycle_parition_util    = 7378933
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6109
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     244.0076 GB/Sec
L2_BW_total  =      35.9294 GB/Sec
gpu_total_sim_rate=14852

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7389, 7567, 6698, 6816, 7336, 7009, 7331, 7247, 7208, 7240, 7294, 6677, 7107, 6519, 6969, 7771, 7330, 7480, 6876, 6434, 6430, 7470, 7008, 6684, 7031, 7061, 7246, 6591, 7054, 7037, 7098, 7044, 6485, 6500, 5861, 5905, 6288, 6280, 6856, 5867, 5985, 6299, 6299, 5921, 6268, 6516, 6189, 5783, 4792, 4751, 5160, 4729, 4654, 5696, 5398, 5178, 5104, 5087, 4874, 5379, 4854, 5368, 4781, 4992, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 11356476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11263915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 87675
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12366450	W0_Idle:153879472	W0_Scoreboard:234024026	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1680 
maxdqlatency = 0 
maxmflatency = 263678 
averagemflatency = 2471 
max_icnt2mem_latency = 263409 
max_icnt2sh_latency = 12103103 
mrq_lat_table:151796 	4304 	5915 	36733 	20534 	18199 	26634 	36914 	36932 	12476 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3574924 	918507 	45564 	19258 	2609 	1700 	10865 	17951 	17977 	27945 	36291 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	1381253 	331331 	1265824 	672897 	420888 	416208 	60880 	7082 	2594 	2258 	1778 	10908 	17742 	17874 	28031 	36203 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	960731 	803932 	1396652 	295568 	45279 	1098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12033 	727170 	430719 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3330 	314 	180 	89 	77 	63 	75 	72 	58 	50 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        45        49        30        16        16        16        16        30        30        44        47        47        43        44        47 
dram[1]:        47        47        43        54        16        16        17        16        30        30        44        38        39        45        42        45 
dram[2]:        47        42        48        46        16        16        16        16        30        30        46        45        40        44        43        46 
dram[3]:        43        46        51        48        17        16        16        16        32        30        42        46        47        45        48        45 
dram[4]:        39        50        44        42        16        16        16        16        30        30        44        43        45        44        46        46 
dram[5]:        48        49        51        49        16        16        16        16        30        33        44        44        42        47        45        44 
dram[6]:        43        45        37        32        16        16        17        16        30        30        42        44        46        42        45        43 
dram[7]:        30        46        42        31        16        16        16        16        30        30        43        43        41        45        35        45 
dram[8]:        45        45        43        48        16        16        17        16        30        30        43        44        90        41        46        42 
dram[9]:        45        45        44        38        16        16        16        16        33        33        45        44        45        39        41        46 
dram[10]:        42        46        28        36        17        16        16        16        33        33        49        42        46        45        47        45 
maximum service time to same row:
dram[0]:    240967    242193    478896    403510    371430    184659    468563    243973    278201    431495    332834    513748    219547    272911    382917    499086 
dram[1]:    462666    282763    299030    430418    230371    263728    254151    373471    154741    240580    498745    496733    245868    265698    275166    746041 
dram[2]:    428347    240663    260748    336633    184709    184714    266664    254725    213197    275627    228679    267141    164840    466819    485654    747175 
dram[3]:    264056    248262    240116    567428    301269    321837    354392    242981    361436    268952    551436    584035    447535    499050    747525    240923 
dram[4]:    332539    306908    497429    386261    185229    238988    181522    480872    349571    284459    289887    446124    381675    164844    252585    243773 
dram[5]:    237690    223990    376647    458191    358050    336072    256992    387904    499192    301180    237512    246214    237721    265856    471366    180378 
dram[6]:    183490    307636    308929    242208    268224    329934    301590    233602    254644    387833    242730    251938    421221    363717    277218    289203 
dram[7]:    477618    183499    227852    255412    236249    285261    464461    251619    483280    579749    285909    265307    493182    434990    240998    287778 
dram[8]:    242917    238457    289526    255311    258203    267354    165912    299418    239291    579987    584718    256005    252039    256241    278163    241525 
dram[9]:    253302    210163    151089    254037    335491    471074    291452    161849    516484    496384    162866    503333    260699    496868    493711    240779 
dram[10]:    443420    236100    254144    222675    416755    262186    246211    354438    276797    290418    245514    281505    254801    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.184543  3.366148  3.157895  3.303636  2.798851  2.759312  2.857791  2.842508  2.778426  2.775714  2.932927  2.921481  2.952000  2.920779  2.761905  2.908740 
dram[1]:  3.139144  3.256000  3.128762  3.250859  2.838279  2.787611  2.841615  2.735252  2.865672  2.824405  2.896657  2.897626  2.959155  2.863214  2.888594  2.960598 
dram[2]:  3.207278  3.108192  3.119251  3.121511  2.891852  2.803184  2.744186  2.797920  2.857143  2.817906  2.858420  2.993865  3.048159  3.057772  2.948856  2.908735 
dram[3]:  3.209265  3.235593  3.295255  3.017134  2.748180  2.756944  2.892745  2.826866  2.829882  2.764885  2.904070  2.919643  2.957390  2.893297  2.983740  2.970149 
dram[4]:  3.185008  3.173139  3.141397  3.106013  2.778561  2.871642  2.755132  2.711207  2.780664  2.896124  2.902616  2.937784  2.928378  2.831593  2.940379  2.843710 
dram[5]:  3.055385  3.199681  3.211340  3.183362  2.847328  2.927711  2.716851  2.812500  2.824638  2.694444  2.901180  2.800000  2.889908  2.896414  2.947090  2.909209 
dram[6]:  3.145675  3.175274  3.195440  3.250853  2.766667  2.639045  2.806358  2.861561  2.847143  2.702778  2.837111  2.876833  2.674757  2.947581  2.879642  2.884170 
dram[7]:  3.232290  3.235484  3.139871  3.127483  2.789174  2.881737  2.758179  2.811095  2.787661  2.820175  2.880641  2.992481  2.987306  3.036443  2.909686  2.982385 
dram[8]:  3.210950  3.258065  3.080196  3.328152  2.677465  2.823529  2.862952  2.793860  2.870677  2.778592  2.935294  2.918919  3.362784  2.926730  2.917900  3.109687 
dram[9]:  3.247525  3.158238  3.156996  3.168174  2.715069  2.662517  2.811127  2.801816  2.891603  2.774148  2.797143  2.962617  2.812987  2.979564  2.987805  3.010959 
dram[10]:  3.170111  3.122671  3.152318  3.188742  2.896714  2.855590  2.806213  2.790030  2.870640  2.856721  2.980273  2.902883  2.862719  2.816537  2.989362  2.945799 
average row locality = 351006/119518 = 2.936846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1503      1469      1408      1407      1453      1475      1436      1426      1381      1408      1391      1408      1600      1608      1575      1623 
dram[1]:      1523      1516      1421      1417      1449      1431      1404      1435      1394      1377      1397      1419      1525      1555      1571      1592 
dram[2]:      1520      1499      1397      1432      1467      1453      1443      1440      1375      1372      1392      1421      1562      1606      1584      1602 
dram[3]:      1516      1453      1432      1443      1441      1468      1420      1422      1394      1358      1443      1410      1591      1534      1587      1578 
dram[4]:      1512      1470      1407      1473      1461      1456      1427      1420      1387      1373      1432      1401      1567      1558      1583      1593 
dram[5]:      1490      1477      1414      1413      1434      1463      1465      1463      1414      1345      1416      1416      1577      1574      1598      1620 
dram[6]:      1546      1537      1470      1440      1428      1421      1468      1484      1438      1422      1448      1436      1574      1585      1600      1609 
dram[7]:      1466      1497      1450      1428      1470      1466      1436      1436      1413      1406      1415      1432      1551      1521      1602      1580 
dram[8]:      1493      1474      1421      1447      1442      1398      1432      1450      1409      1379      1424      1393      1567      1567      1575      1587 
dram[9]:      1488      1465      1400      1355      1473      1460      1459      1424      1374      1406      1412      1389      1567      1584      1600      1571 
dram[10]:      1492      1509      1433      1448      1417      1408      1454      1417      1416      1403      1420      1378      1542      1561      1600      1577 
total reads: 258986
bank skew: 1623/1345 = 1.21
chip skew: 23906/23426 = 1.02
number of total write accesses:
dram[0]:       516       480       452       410       495       451       453       433       525       535       533       564       614       641       629       640 
dram[1]:       530       519       450       475       464       459       426       466       526       521       509       534       576       601       607       587 
dram[2]:       507       512       434       469       485       484       445       443       525       485       526       531       590       617       607       629 
dram[3]:       493       456       443       494       447       517       414       472       519       453       555       552       630       581       615       611 
dram[4]:       485       491       437       490       509       468       452       467       540       495       565       535       600       611       587       645 
dram[5]:       496       526       455       462       431       481       502       472       535       498       551       558       628       607       630       623 
dram[6]:       527       492       492       465       481       458       474       459       555       524       555       526       630       608       649       632 
dram[7]:       496       509       503       461       488       459       503       439       530       523       564       558       567       562       621       621 
dram[8]:       501       445       461       480       459       426       469       461       500       516       572       551       945       590       593       596 
dram[9]:       480       471       450       397       509       465       461       428       520       547       546       513       599       603       605       627 
dram[10]:       502       502       471       478       434       431       443       430       559       531       544       535       585       619       648       597 
total reads: 92020
bank skew: 945/397 = 2.38
chip skew: 8565/8221 = 1.04
average mf latency per bank:
dram[0]:      34114     35343     36000     36085     33207     35105     35766     36305     33953     33406     33232     32641     28584     29122     28337     28340
dram[1]:      33525     33548     34479     35288     34068     34542     36446     35174     34855     33417     33627     33537     29942     29138     29273     29645
dram[2]:      34049     35365     34803     34321     34549     34641     35105     34623     33578     34714     32306     33442     29083     29225     29880     29815
dram[3]:      35504     35075     36368     33516     34898     33560     35828     36904     32935     35026     31842     32580     28452     30128     29403     29330
dram[4]:      34717     34178     35267     34380     34975     34579     35110     34176     34330     34487     32023     33232     29644     28489     30052     28921
dram[5]:      35012     33749     34734     34880     34762     34127     34574     33678     34550     33376     31657     31957     28104     28947     29570     29603
dram[6]:      33038     33448     35461     35613     34456     34491     35763     35239     33778     32624     31701     33814     27996     28735     28455     28592
dram[7]:      34078     34788     33585     35672     33577     33829     33891     35181     34161     33693     32290     32201     29645     29436     28186     28973
dram[8]:      34581     36578     34357     34866     36000     36482     35088     35638     34803     35576     31989     33137     28928     29941     28945     29257
dram[9]:      34991     35846     35613     37667     33588     32888     34981     36954     35018     34574     32168     33348     28423     29670     29197     28766
dram[10]:      33291     34308     34478     34607     35208     36326     36182     35010     32314     34698     32599     32619     29775     28088     28760     30396
maximum mf latency per bank:
dram[0]:     263520    263593    260889    260821    263643    263552    263498    263589    263484    261410    259634    258082    259529    259519    260853    260709
dram[1]:     263505    263534    263493    263564    263550    261121    261458    263575    263510    261141    258294    259629    259872    235656    260906    261039
dram[2]:     260700    263547    263540    263510    263534    263503    261468    263494    261553    261558    258287    257925    208002    259840    260871    260850
dram[3]:     263566    263590    263525    263604    263678    263514    263618    263539    261451    261539    258220    258222    259946    235500    260662    260690
dram[4]:     263582    263517    263460    263525    263529    263619    263634    261597    261462    261489    259611    259866    259500    208037    260323    260583
dram[5]:     263586    261072    263547    263455    263528    263601    263573    263555    261355    261457    258570    259688    208192    259856    260478    260948
dram[6]:     263567    260768    263539    263610    263572    263623    263512    263597    261466    261467    258426    259666    208209    259572    260499    260548
dram[7]:     263586    263562    260719    263532    263552    263490    263503    261782    263455    263517    259657    258165    259935    259831    260799    260801
dram[8]:     263587    260838    263553    260741    263666    263604    263612    263556    263517    261618    259638    258523    255358    259975    260556    260648
dram[9]:     263612    263560    263515    263580    263649    263595    263609    263657    260546    263505    258514    258581    235532    199202    260649    260766
dram[10]:     263592    263610    263530    263554    263569    263554    263538    263523    263525    263523    258534    258536    208209    208247    260713    260844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13584618 n_act=10875 n_pre=10859 n_req=31942 n_rd=94284 n_write=20596 bw_util=0.01674
n_activity=459513 dram_eff=0.5
bk0: 6012a 13609535i bk1: 5876a 13614624i bk2: 5632a 13618266i bk3: 5628a 13617944i bk4: 5812a 13611052i bk5: 5900a 13610281i bk6: 5744a 13612722i bk7: 5704a 13618374i bk8: 5524a 13612155i bk9: 5632a 13607342i bk10: 5564a 13613496i bk11: 5632a 13604981i bk12: 6400a 13604238i bk13: 6432a 13602661i bk14: 6300a 13599123i bk15: 6492a 13595435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13585542 n_act=10777 n_pre=10761 n_req=31676 n_rd=93704 n_write=20448 bw_util=0.01664
n_activity=454034 dram_eff=0.5028
bk0: 6092a 13607766i bk1: 6064a 13608675i bk2: 5684a 13616407i bk3: 5668a 13614800i bk4: 5796a 13614842i bk5: 5724a 13611578i bk6: 5616a 13613347i bk7: 5740a 13612355i bk8: 5576a 13609103i bk9: 5508a 13612390i bk10: 5588a 13612058i bk11: 5676a 13607206i bk12: 6100a 13607458i bk13: 6220a 13603020i bk14: 6284a 13602956i bk15: 6368a 13599574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13584904 n_act=10792 n_pre=10776 n_req=31854 n_rd=94260 n_write=20500 bw_util=0.01673
n_activity=460034 dram_eff=0.4989
bk0: 6080a 13615005i bk1: 5996a 13612113i bk2: 5588a 13621712i bk3: 5728a 13616679i bk4: 5868a 13610087i bk5: 5812a 13608244i bk6: 5772a 13617954i bk7: 5760a 13614866i bk8: 5500a 13616124i bk9: 5488a 13618556i bk10: 5568a 13610013i bk11: 5684a 13613148i bk12: 6248a 13608742i bk13: 6424a 13603817i bk14: 6336a 13603707i bk15: 6408a 13604184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.405435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13585389 n_act=10786 n_pre=10770 n_req=31742 n_rd=93960 n_write=20327 bw_util=0.01666
n_activity=458564 dram_eff=0.4985
bk0: 6064a 13611131i bk1: 5812a 13614974i bk2: 5728a 13615049i bk3: 5772a 13611108i bk4: 5764a 13615773i bk5: 5872a 13609781i bk6: 5680a 13619939i bk7: 5688a 13615893i bk8: 5576a 13614027i bk9: 5432a 13617762i bk10: 5772a 13610911i bk11: 5640a 13607204i bk12: 6364a 13605606i bk13: 6136a 13605434i bk14: 6348a 13602938i bk15: 6312a 13603305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13584599 n_act=10937 n_pre=10921 n_req=31897 n_rd=94080 n_write=20695 bw_util=0.01673
n_activity=458929 dram_eff=0.5002
bk0: 6048a 13616670i bk1: 5880a 13615170i bk2: 5628a 13617368i bk3: 5892a 13613127i bk4: 5844a 13610047i bk5: 5824a 13609912i bk6: 5708a 13616925i bk7: 5680a 13614283i bk8: 5548a 13605864i bk9: 5492a 13605655i bk10: 5728a 13608917i bk11: 5604a 13613211i bk12: 6268a 13605989i bk13: 6232a 13598805i bk14: 6332a 13603531i bk15: 6372a 13595310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406005
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13584131 n_act=10978 n_pre=10962 n_req=32034 n_rd=94316 n_write=20845 bw_util=0.01679
n_activity=460895 dram_eff=0.4997
bk0: 5960a 13613672i bk1: 5908a 13606841i bk2: 5656a 13618847i bk3: 5652a 13616398i bk4: 5736a 13615492i bk5: 5852a 13609111i bk6: 5860a 13611584i bk7: 5852a 13612127i bk8: 5656a 13608837i bk9: 5380a 13612666i bk10: 5664a 13609783i bk11: 5664a 13609735i bk12: 6308a 13603067i bk13: 6296a 13602688i bk14: 6392a 13602444i bk15: 6480a 13597702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403953
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13582132 n_act=11205 n_pre=11189 n_req=32433 n_rd=95624 n_write=21082 bw_util=0.01701
n_activity=469127 dram_eff=0.4975
bk0: 6184a 13608245i bk1: 6148a 13607703i bk2: 5880a 13615681i bk3: 5760a 13612668i bk4: 5712a 13611725i bk5: 5684a 13609780i bk6: 5872a 13617473i bk7: 5936a 13610745i bk8: 5752a 13610816i bk9: 5688a 13611108i bk10: 5792a 13608044i bk11: 5744a 13612546i bk12: 6296a 13601593i bk13: 6340a 13601541i bk14: 6400a 13598489i bk15: 6436a 13599852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411139
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13584534 n_act=10823 n_pre=10807 n_req=31973 n_rd=94276 n_write=20792 bw_util=0.01677
n_activity=459651 dram_eff=0.5007
bk0: 5864a 13615185i bk1: 5988a 13611352i bk2: 5800a 13613814i bk3: 5712a 13613250i bk4: 5880a 13610726i bk5: 5864a 13607695i bk6: 5744a 13610213i bk7: 5744a 13612478i bk8: 5652a 13608324i bk9: 5624a 13607954i bk10: 5660a 13604738i bk11: 5728a 13609359i bk12: 6204a 13606160i bk13: 6084a 13606012i bk14: 6408a 13599961i bk15: 6320a 13601528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13585312 n_act=10726 n_pre=10710 n_req=32023 n_rd=93832 n_write=20652 bw_util=0.01669
n_activity=456366 dram_eff=0.5017
bk0: 5972a 13612895i bk1: 5896a 13613332i bk2: 5684a 13614755i bk3: 5788a 13613393i bk4: 5768a 13612365i bk5: 5592a 13612214i bk6: 5728a 13618450i bk7: 5800a 13618391i bk8: 5636a 13611702i bk9: 5516a 13611536i bk10: 5696a 13608291i bk11: 5572a 13604832i bk12: 6268a 13609485i bk13: 6268a 13602211i bk14: 6300a 13603893i bk15: 6348a 13599529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408636
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13585591 n_act=10828 n_pre=10812 n_req=31648 n_rd=93708 n_write=20293 bw_util=0.01662
n_activity=454549 dram_eff=0.5016
bk0: 5952a 13614724i bk1: 5860a 13617598i bk2: 5600a 13618662i bk3: 5420a 13616923i bk4: 5892a 13611535i bk5: 5840a 13611209i bk6: 5836a 13614901i bk7: 5696a 13618161i bk8: 5496a 13614625i bk9: 5624a 13608383i bk10: 5648a 13606335i bk11: 5556a 13611383i bk12: 6268a 13604686i bk13: 6336a 13602052i bk14: 6400a 13604151i bk15: 6284a 13601997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406471
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13721232 n_nop=13585263 n_act=10792 n_pre=10776 n_req=31784 n_rd=93900 n_write=20501 bw_util=0.01668
n_activity=456121 dram_eff=0.5016
bk0: 5968a 13608903i bk1: 6036a 13607639i bk2: 5732a 13614888i bk3: 5792a 13612584i bk4: 5668a 13614370i bk5: 5632a 13613443i bk6: 5816a 13613375i bk7: 5668a 13617777i bk8: 5664a 13613333i bk9: 5612a 13614172i bk10: 5680a 13613127i bk11: 5512a 13614724i bk12: 6168a 13605589i bk13: 6244a 13607467i bk14: 6400a 13599131i bk15: 6308a 13601951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11747, Miss_rate = 0.056, Pending_hits = 1841, Reservation_fails = 12
L2_cache_bank[1]: Access = 211439, Miss = 11824, Miss_rate = 0.056, Pending_hits = 1845, Reservation_fails = 7
L2_cache_bank[2]: Access = 210583, Miss = 11684, Miss_rate = 0.055, Pending_hits = 1828, Reservation_fails = 14
L2_cache_bank[3]: Access = 211052, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1768, Reservation_fails = 12
L2_cache_bank[4]: Access = 210660, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1812, Reservation_fails = 16
L2_cache_bank[5]: Access = 211508, Miss = 11825, Miss_rate = 0.056, Pending_hits = 1801, Reservation_fails = 15
L2_cache_bank[6]: Access = 211812, Miss = 11824, Miss_rate = 0.056, Pending_hits = 1799, Reservation_fails = 17
L2_cache_bank[7]: Access = 210419, Miss = 11666, Miss_rate = 0.055, Pending_hits = 1784, Reservation_fails = 14
L2_cache_bank[8]: Access = 211444, Miss = 11776, Miss_rate = 0.056, Pending_hits = 1871, Reservation_fails = 13
L2_cache_bank[9]: Access = 211073, Miss = 11744, Miss_rate = 0.056, Pending_hits = 1802, Reservation_fails = 8
L2_cache_bank[10]: Access = 211384, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1821, Reservation_fails = 10
L2_cache_bank[11]: Access = 211175, Miss = 11771, Miss_rate = 0.056, Pending_hits = 1851, Reservation_fails = 9
L2_cache_bank[12]: Access = 211585, Miss = 11972, Miss_rate = 0.057, Pending_hits = 1889, Reservation_fails = 11
L2_cache_bank[13]: Access = 211988, Miss = 11934, Miss_rate = 0.056, Pending_hits = 1836, Reservation_fails = 21
L2_cache_bank[14]: Access = 211059, Miss = 11803, Miss_rate = 0.056, Pending_hits = 1753, Reservation_fails = 10
L2_cache_bank[15]: Access = 211734, Miss = 11766, Miss_rate = 0.056, Pending_hits = 1800, Reservation_fails = 9
L2_cache_bank[16]: Access = 245750, Miss = 11763, Miss_rate = 0.048, Pending_hits = 2092, Reservation_fails = 12
L2_cache_bank[17]: Access = 210842, Miss = 11695, Miss_rate = 0.055, Pending_hits = 1769, Reservation_fails = 5
L2_cache_bank[18]: Access = 209670, Miss = 11773, Miss_rate = 0.056, Pending_hits = 1775, Reservation_fails = 14
L2_cache_bank[19]: Access = 209380, Miss = 11654, Miss_rate = 0.056, Pending_hits = 1734, Reservation_fails = 9
L2_cache_bank[20]: Access = 209183, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1829, Reservation_fails = 14
L2_cache_bank[21]: Access = 210121, Miss = 11701, Miss_rate = 0.056, Pending_hits = 1766, Reservation_fails = 8
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 258986
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 40066
L2_total_cache_reservation_fails = 260
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3251456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52619
	minimum = 6
	maximum = 46
Network latency average = 8.43948
	minimum = 6
	maximum = 36
Slowest packet = 9332345
Flit latency average = 8.27634
	minimum = 6
	maximum = 35
Slowest flit = 16076649
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0515033
	minimum = 0.0453829 (at node 1)
	maximum = 0.0586196 (at node 28)
Accepted packet rate average = 0.0515033
	minimum = 0.0453829 (at node 1)
	maximum = 0.0586196 (at node 28)
Injected flit rate average = 0.077255
	minimum = 0.0453829 (at node 1)
	maximum = 0.117239 (at node 28)
Accepted flit rate average= 0.077255
	minimum = 0.0579893 (at node 45)
	maximum = 0.0958084 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9643 (22 samples)
	minimum = 6 (22 samples)
	maximum = 438.5 (22 samples)
Network latency average = 19.4195 (22 samples)
	minimum = 6 (22 samples)
	maximum = 314.273 (22 samples)
Flit latency average = 20.2535 (22 samples)
	minimum = 6 (22 samples)
	maximum = 313.636 (22 samples)
Fragmentation average = 0.0050853 (22 samples)
	minimum = 0 (22 samples)
	maximum = 119.909 (22 samples)
Injected packet rate average = 0.0310216 (22 samples)
	minimum = 0.0256425 (22 samples)
	maximum = 0.0986044 (22 samples)
Accepted packet rate average = 0.0310216 (22 samples)
	minimum = 0.0256425 (22 samples)
	maximum = 0.0986044 (22 samples)
Injected flit rate average = 0.0475702 (22 samples)
	minimum = 0.0320611 (22 samples)
	maximum = 0.123698 (22 samples)
Accepted flit rate average = 0.0475702 (22 samples)
	minimum = 0.0346283 (22 samples)
	maximum = 0.18419 (22 samples)
Injected packet size average = 1.53345 (22 samples)
Accepted packet size average = 1.53345 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 47 sec (9107 sec)
gpgpu_simulation_rate = 14852 (inst/sec)
gpgpu_simulation_rate = 1353 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 163720 Tlb_hit: 157008 Tlb_miss: 6712 Tlb_hit_rate: 0.959003
Shader1: Tlb_access: 162781 Tlb_hit: 156046 Tlb_miss: 6735 Tlb_hit_rate: 0.958625
Shader2: Tlb_access: 161497 Tlb_hit: 154818 Tlb_miss: 6679 Tlb_hit_rate: 0.958643
Shader3: Tlb_access: 165728 Tlb_hit: 159164 Tlb_miss: 6564 Tlb_hit_rate: 0.960393
Shader4: Tlb_access: 164799 Tlb_hit: 158228 Tlb_miss: 6571 Tlb_hit_rate: 0.960127
Shader5: Tlb_access: 162071 Tlb_hit: 155497 Tlb_miss: 6574 Tlb_hit_rate: 0.959438
Shader6: Tlb_access: 163959 Tlb_hit: 157284 Tlb_miss: 6675 Tlb_hit_rate: 0.959289
Shader7: Tlb_access: 164177 Tlb_hit: 157480 Tlb_miss: 6697 Tlb_hit_rate: 0.959209
Shader8: Tlb_access: 164856 Tlb_hit: 158179 Tlb_miss: 6677 Tlb_hit_rate: 0.959498
Shader9: Tlb_access: 163501 Tlb_hit: 156773 Tlb_miss: 6728 Tlb_hit_rate: 0.958850
Shader10: Tlb_access: 164081 Tlb_hit: 157255 Tlb_miss: 6826 Tlb_hit_rate: 0.958399
Shader11: Tlb_access: 162143 Tlb_hit: 155490 Tlb_miss: 6653 Tlb_hit_rate: 0.958968
Shader12: Tlb_access: 166277 Tlb_hit: 159369 Tlb_miss: 6908 Tlb_hit_rate: 0.958455
Shader13: Tlb_access: 166006 Tlb_hit: 159350 Tlb_miss: 6656 Tlb_hit_rate: 0.959905
Shader14: Tlb_access: 164524 Tlb_hit: 157741 Tlb_miss: 6783 Tlb_hit_rate: 0.958772
Shader15: Tlb_access: 167597 Tlb_hit: 160743 Tlb_miss: 6854 Tlb_hit_rate: 0.959104
Shader16: Tlb_access: 162614 Tlb_hit: 155969 Tlb_miss: 6645 Tlb_hit_rate: 0.959136
Shader17: Tlb_access: 169573 Tlb_hit: 162783 Tlb_miss: 6790 Tlb_hit_rate: 0.959958
Shader18: Tlb_access: 169496 Tlb_hit: 162623 Tlb_miss: 6873 Tlb_hit_rate: 0.959450
Shader19: Tlb_access: 169408 Tlb_hit: 162364 Tlb_miss: 7044 Tlb_hit_rate: 0.958420
Shader20: Tlb_access: 164341 Tlb_hit: 157582 Tlb_miss: 6759 Tlb_hit_rate: 0.958872
Shader21: Tlb_access: 166271 Tlb_hit: 159375 Tlb_miss: 6896 Tlb_hit_rate: 0.958526
Shader22: Tlb_access: 165939 Tlb_hit: 158901 Tlb_miss: 7038 Tlb_hit_rate: 0.957587
Shader23: Tlb_access: 170321 Tlb_hit: 163408 Tlb_miss: 6913 Tlb_hit_rate: 0.959412
Shader24: Tlb_access: 169387 Tlb_hit: 162427 Tlb_miss: 6960 Tlb_hit_rate: 0.958911
Shader25: Tlb_access: 170090 Tlb_hit: 162887 Tlb_miss: 7203 Tlb_hit_rate: 0.957652
Shader26: Tlb_access: 168937 Tlb_hit: 161814 Tlb_miss: 7123 Tlb_hit_rate: 0.957836
Shader27: Tlb_access: 165077 Tlb_hit: 158281 Tlb_miss: 6796 Tlb_hit_rate: 0.958831
Tlb_tot_access: 4639171 Tlb_tot_hit: 4448839, Tlb_tot_miss: 190332, Tlb_tot_hit_rate: 0.958973
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 907 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader1: Tlb_validate: 897 Tlb_invalidate: 772 Tlb_evict: 0 Tlb_page_evict: 772
Shader2: Tlb_validate: 902 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader3: Tlb_validate: 906 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader4: Tlb_validate: 903 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader5: Tlb_validate: 904 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader6: Tlb_validate: 898 Tlb_invalidate: 769 Tlb_evict: 0 Tlb_page_evict: 769
Shader7: Tlb_validate: 901 Tlb_invalidate: 773 Tlb_evict: 0 Tlb_page_evict: 773
Shader8: Tlb_validate: 910 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader9: Tlb_validate: 910 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader10: Tlb_validate: 910 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader11: Tlb_validate: 903 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader12: Tlb_validate: 909 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader13: Tlb_validate: 908 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader14: Tlb_validate: 911 Tlb_invalidate: 783 Tlb_evict: 0 Tlb_page_evict: 783
Shader15: Tlb_validate: 918 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader16: Tlb_validate: 916 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader17: Tlb_validate: 922 Tlb_invalidate: 789 Tlb_evict: 0 Tlb_page_evict: 789
Shader18: Tlb_validate: 916 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader19: Tlb_validate: 923 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader20: Tlb_validate: 906 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader21: Tlb_validate: 918 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader22: Tlb_validate: 924 Tlb_invalidate: 790 Tlb_evict: 0 Tlb_page_evict: 790
Shader23: Tlb_validate: 922 Tlb_invalidate: 787 Tlb_evict: 0 Tlb_page_evict: 787
Shader24: Tlb_validate: 918 Tlb_invalidate: 783 Tlb_evict: 0 Tlb_page_evict: 783
Shader25: Tlb_validate: 917 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader26: Tlb_validate: 924 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader27: Tlb_validate: 909 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Tlb_tot_valiate: 25512 Tlb_invalidate: 21853, Tlb_tot_evict: 0, Tlb_tot_evict page: 21853
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787157 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 2 | Page: 787493 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787518 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787602 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787604 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787856 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 787940 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 2 | Page: 788249 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788273 Trashed: 2 | Page: 788274 Trashed: 2 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 2 | Page: 788417 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788442 Trashed: 2 | Page: 788443 Trashed: 2 | Page: 788444 Trashed: 2 | Page: 788501 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Total 98
Shader1: Page: 787160 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787521 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787690 Trashed: 1 | Page: 787691 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787858 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 2 | Page: 788195 Trashed: 2 | Page: 788252 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788276 Trashed: 2 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 2 | Page: 788279 Trashed: 2 | Page: 788336 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788360 Trashed: 2 | Page: 788361 Trashed: 2 | Page: 788362 Trashed: 2 | Page: 788420 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788446 Trashed: 2 | Page: 788504 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Total 91
Shader2: Page: 787163 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787609 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787693 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788196 Trashed: 2 | Page: 788197 Trashed: 2 | Page: 788198 Trashed: 2 | Page: 788255 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 2 | Page: 788366 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 2 | Page: 788507 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 2 | Page: 788534 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Total 93
Shader3: Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787444 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787527 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787947 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787949 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788198 Trashed: 2 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 2 | Page: 788201 Trashed: 2 | Page: 788258 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788367 Trashed: 2 | Page: 788368 Trashed: 2 | Page: 788369 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 2 | Page: 788452 Trashed: 2 | Page: 788453 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Total 99
Shader4: Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787531 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787616 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 787950 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 2 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 2 | Page: 788261 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 2 | Page: 788287 Trashed: 2 | Page: 788288 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 2 | Page: 788371 Trashed: 2 | Page: 788372 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788453 Trashed: 2 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Total 99
Shader5: Page: 787172 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787870 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787943 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788121 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788205 Trashed: 2 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 2 | Page: 788264 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788289 Trashed: 2 | Page: 788290 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788373 Trashed: 2 | Page: 788374 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Total 92
Shader6: Page: 787175 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787259 Trashed: 2 | Page: 787260 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787622 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787874 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 787957 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788208 Trashed: 2 | Page: 788209 Trashed: 2 | Page: 788210 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 2 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 2 | Page: 788435 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Total 89
Shader7: Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 2 | Page: 787539 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787625 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787767 Trashed: 2 | Page: 787769 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787960 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 2 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 2 | Page: 788270 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 2 | Page: 788297 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788379 Trashed: 2 | Page: 788380 Trashed: 2 | Page: 788381 Trashed: 2 | Page: 788438 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 2 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Total 95
Shader8: Page: 787181 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787711 Trashed: 1 | Page: 787712 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787880 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787962 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788214 Trashed: 2 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788298 Trashed: 2 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 2 | Page: 788357 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788383 Trashed: 2 | Page: 788384 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 2 | Page: 788467 Trashed: 2 | Page: 788468 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Total 101
Shader9: Page: 787184 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 2 | Page: 787520 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787546 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787714 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787870 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787883 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788468 Trashed: 2 | Page: 788469 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Total 90
Shader10: Page: 787187 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787634 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787802 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787886 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788135 Trashed: 2 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 2 | Page: 788279 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 2 | Page: 788390 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 2 | Page: 788473 Trashed: 2 | Page: 788474 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Total 94
Shader11: Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787526 Trashed: 2 | Page: 787550 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787720 Trashed: 1 | Page: 787721 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787888 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788223 Trashed: 2 | Page: 788224 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788307 Trashed: 2 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 2 | Page: 788366 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788390 Trashed: 2 | Page: 788391 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 2 | Page: 788476 Trashed: 2 | Page: 788477 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Total 99
Shader12: Page: 787193 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787639 Trashed: 1 | Page: 787640 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788225 Trashed: 2 | Page: 788226 Trashed: 2 | Page: 788227 Trashed: 2 | Page: 788228 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 2 | Page: 788311 Trashed: 2 | Page: 788312 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 2 | Page: 788395 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788477 Trashed: 2 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 2 | Page: 788537 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 1 | Total 96
Shader13: Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787642 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787726 Trashed: 1 | Page: 787727 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787893 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 2 | Page: 788315 Trashed: 2 | Page: 788372 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788397 Trashed: 2 | Page: 788398 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788650 Trashed: 1 | Total 101
Shader14: Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787730 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787897 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 2 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 2 | Page: 788318 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Total 99
Shader15: Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787286 Trashed: 2 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787563 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787817 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787900 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788152 Trashed: 2 | Page: 788153 Trashed: 2 | Page: 788210 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 2 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 2 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788570 Trashed: 2 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788656 Trashed: 1 | Total 97
Shader16: Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787482 Trashed: 1 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787651 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 2 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788322 Trashed: 2 | Page: 788323 Trashed: 2 | Page: 788324 Trashed: 2 | Page: 788381 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788405 Trashed: 2 | Page: 788406 Trashed: 2 | Page: 788407 Trashed: 1 | Page: 788408 Trashed: 2 | Page: 788465 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Total 101
Shader17: Page: 787148 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787484 Trashed: 2 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787569 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787738 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788242 Trashed: 2 | Page: 788243 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 2 | Page: 788327 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788409 Trashed: 2 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 2 | Page: 788468 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788492 Trashed: 2 | Page: 788493 Trashed: 2 | Page: 788494 Trashed: 2 | Page: 788495 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788662 Trashed: 1 | Total 103
Shader18: Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787211 Trashed: 2 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787488 Trashed: 1 | Page: 787489 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787826 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787909 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 2 | Page: 788246 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 2 | Page: 788330 Trashed: 2 | Page: 788387 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788411 Trashed: 2 | Page: 788412 Trashed: 2 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 2 | Page: 788471 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 2 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 2 | Page: 788555 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Total 101
Shader19: Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787829 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 2 | Page: 788306 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 2 | Page: 788390 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788414 Trashed: 2 | Page: 788415 Trashed: 2 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788498 Trashed: 2 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788667 Trashed: 1 | Total 93
Shader20: Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787495 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787662 Trashed: 2 | Page: 787663 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788250 Trashed: 2 | Page: 788251 Trashed: 2 | Page: 788252 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788334 Trashed: 2 | Page: 788335 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788417 Trashed: 2 | Page: 788418 Trashed: 2 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 2 | Page: 788561 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788647 Trashed: 1 | Total 94
Shader21: Page: 787136 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787666 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787917 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 2 | Page: 788312 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788337 Trashed: 2 | Page: 788338 Trashed: 2 | Page: 788339 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788504 Trashed: 2 | Page: 788505 Trashed: 2 | Page: 788506 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788650 Trashed: 1 | Total 99
Shader22: Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787500 Trashed: 1 | Page: 787501 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787586 Trashed: 1 | Page: 787668 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787753 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787920 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788257 Trashed: 2 | Page: 788258 Trashed: 2 | Page: 788315 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 2 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 2 | Page: 788425 Trashed: 2 | Page: 788426 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 2 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788591 Trashed: 2 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788653 Trashed: 1 | Total 99
Shader23: Page: 787142 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787589 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787673 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787840 Trashed: 1 | Page: 787841 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 2 | Page: 788318 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 2 | Page: 788345 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 2 | Page: 788486 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788656 Trashed: 1 | Total 95
Shader24: Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787591 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787675 Trashed: 1 | Page: 787676 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788261 Trashed: 2 | Page: 788262 Trashed: 2 | Page: 788263 Trashed: 2 | Page: 788264 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788345 Trashed: 2 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788430 Trashed: 2 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788513 Trashed: 2 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 2 | Page: 788516 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788659 Trashed: 1 | Total 92
Shader25: Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787316 Trashed: 2 | Page: 787317 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 787679 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787763 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787847 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 2 | Page: 788182 Trashed: 2 | Page: 788183 Trashed: 2 | Page: 788240 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788265 Trashed: 2 | Page: 788266 Trashed: 2 | Page: 788267 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788348 Trashed: 2 | Page: 788349 Trashed: 2 | Page: 788350 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 2 | Page: 788519 Trashed: 2 | Page: 788576 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788662 Trashed: 1 | Total 101
Shader26: Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787681 Trashed: 1 | Page: 787682 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787849 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787932 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 2 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 2 | Page: 788243 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788267 Trashed: 2 | Page: 788268 Trashed: 2 | Page: 788269 Trashed: 2 | Page: 788270 Trashed: 2 | Page: 788327 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788436 Trashed: 2 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 2 | Page: 788498 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788665 Trashed: 1 | Total 98
Shader27: Page: 787154 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787937 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788162 Trashed: 2 | Page: 788165 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 2 | Page: 788189 Trashed: 2 | Page: 788246 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 2 | Page: 788272 Trashed: 2 | Page: 788273 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 2 | Page: 788357 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 2 | Page: 788441 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788665 Trashed: 1 | Total 102
Tlb_tot_thrash: 2711
========================================Page fault statistics==============================
Shader0: Page_table_access:6712 Page_hit: 2953 Page_miss: 3759 Page_hit_rate: 0.439958
Shader1: Page_table_access:6735 Page_hit: 3105 Page_miss: 3630 Page_hit_rate: 0.461024
Shader2: Page_table_access:6679 Page_hit: 3043 Page_miss: 3636 Page_hit_rate: 0.455607
Shader3: Page_table_access:6564 Page_hit: 3225 Page_miss: 3339 Page_hit_rate: 0.491316
Shader4: Page_table_access:6571 Page_hit: 3183 Page_miss: 3388 Page_hit_rate: 0.484401
Shader5: Page_table_access:6574 Page_hit: 3172 Page_miss: 3402 Page_hit_rate: 0.482507
Shader6: Page_table_access:6675 Page_hit: 3168 Page_miss: 3507 Page_hit_rate: 0.474607
Shader7: Page_table_access:6697 Page_hit: 3168 Page_miss: 3529 Page_hit_rate: 0.473048
Shader8: Page_table_access:6677 Page_hit: 3233 Page_miss: 3444 Page_hit_rate: 0.484199
Shader9: Page_table_access:6728 Page_hit: 3249 Page_miss: 3479 Page_hit_rate: 0.482907
Shader10: Page_table_access:6826 Page_hit: 3195 Page_miss: 3631 Page_hit_rate: 0.468063
Shader11: Page_table_access:6653 Page_hit: 3073 Page_miss: 3580 Page_hit_rate: 0.461897
Shader12: Page_table_access:6908 Page_hit: 3296 Page_miss: 3612 Page_hit_rate: 0.477128
Shader13: Page_table_access:6656 Page_hit: 3068 Page_miss: 3588 Page_hit_rate: 0.460938
Shader14: Page_table_access:6783 Page_hit: 3228 Page_miss: 3555 Page_hit_rate: 0.475896
Shader15: Page_table_access:6854 Page_hit: 3205 Page_miss: 3649 Page_hit_rate: 0.467610
Shader16: Page_table_access:6645 Page_hit: 3048 Page_miss: 3597 Page_hit_rate: 0.458691
Shader17: Page_table_access:6790 Page_hit: 3151 Page_miss: 3639 Page_hit_rate: 0.464065
Shader18: Page_table_access:6873 Page_hit: 3185 Page_miss: 3688 Page_hit_rate: 0.463408
Shader19: Page_table_access:7044 Page_hit: 3194 Page_miss: 3850 Page_hit_rate: 0.453436
Shader20: Page_table_access:6759 Page_hit: 3022 Page_miss: 3737 Page_hit_rate: 0.447108
Shader21: Page_table_access:6896 Page_hit: 3133 Page_miss: 3763 Page_hit_rate: 0.454321
Shader22: Page_table_access:7038 Page_hit: 3251 Page_miss: 3787 Page_hit_rate: 0.461921
Shader23: Page_table_access:6913 Page_hit: 3022 Page_miss: 3891 Page_hit_rate: 0.437147
Shader24: Page_table_access:6960 Page_hit: 3069 Page_miss: 3891 Page_hit_rate: 0.440948
Shader25: Page_table_access:7203 Page_hit: 3235 Page_miss: 3968 Page_hit_rate: 0.449118
Shader26: Page_table_access:7123 Page_hit: 3116 Page_miss: 4007 Page_hit_rate: 0.437456
Shader27: Page_table_access:6796 Page_hit: 2904 Page_miss: 3892 Page_hit_rate: 0.427310
Page_table_tot_access: 190332 Page_tot_hit: 87894, Page_tot_miss 102438, Page_tot_hit_rate: 0.461793 Page_tot_fault: 175 Page_tot_pending: 102263
Total_memory_access_page_fault: 175, Average_latency: 9197511.000000
========================================Page thrashing statistics==============================
Page_validate: 12256 Page_evict_dirty: 0 Page_evict_not_dirty: 10240
Page: 787136 Thrashed: 6
Page: 787137 Thrashed: 6
Page: 787138 Thrashed: 6
Page: 787139 Thrashed: 6
Page: 787140 Thrashed: 6
Page: 787141 Thrashed: 6
Page: 787142 Thrashed: 6
Page: 787143 Thrashed: 6
Page: 787144 Thrashed: 6
Page: 787145 Thrashed: 6
Page: 787146 Thrashed: 6
Page: 787147 Thrashed: 6
Page: 787148 Thrashed: 6
Page: 787149 Thrashed: 6
Page: 787150 Thrashed: 6
Page: 787151 Thrashed: 6
Page: 787152 Thrashed: 6
Page: 787153 Thrashed: 6
Page: 787154 Thrashed: 6
Page: 787155 Thrashed: 6
Page: 787156 Thrashed: 6
Page: 787157 Thrashed: 6
Page: 787158 Thrashed: 6
Page: 787159 Thrashed: 6
Page: 787160 Thrashed: 6
Page: 787161 Thrashed: 6
Page: 787162 Thrashed: 6
Page: 787163 Thrashed: 6
Page: 787164 Thrashed: 6
Page: 787165 Thrashed: 6
Page: 787166 Thrashed: 6
Page: 787167 Thrashed: 6
Page: 787168 Thrashed: 6
Page: 787169 Thrashed: 6
Page: 787170 Thrashed: 6
Page: 787171 Thrashed: 6
Page: 787172 Thrashed: 6
Page: 787173 Thrashed: 6
Page: 787174 Thrashed: 6
Page: 787175 Thrashed: 6
Page: 787176 Thrashed: 6
Page: 787177 Thrashed: 6
Page: 787178 Thrashed: 6
Page: 787179 Thrashed: 6
Page: 787180 Thrashed: 6
Page: 787181 Thrashed: 6
Page: 787182 Thrashed: 6
Page: 787183 Thrashed: 6
Page: 787184 Thrashed: 6
Page: 787185 Thrashed: 6
Page: 787186 Thrashed: 6
Page: 787187 Thrashed: 6
Page: 787188 Thrashed: 6
Page: 787189 Thrashed: 6
Page: 787190 Thrashed: 6
Page: 787191 Thrashed: 6
Page: 787192 Thrashed: 6
Page: 787193 Thrashed: 6
Page: 787194 Thrashed: 6
Page: 787195 Thrashed: 6
Page: 787196 Thrashed: 6
Page: 787197 Thrashed: 6
Page: 787198 Thrashed: 6
Page: 787199 Thrashed: 6
Page: 787200 Thrashed: 6
Page: 787201 Thrashed: 6
Page: 787202 Thrashed: 6
Page: 787203 Thrashed: 6
Page: 787204 Thrashed: 6
Page: 787205 Thrashed: 6
Page: 787206 Thrashed: 6
Page: 787207 Thrashed: 6
Page: 787208 Thrashed: 6
Page: 787209 Thrashed: 6
Page: 787210 Thrashed: 6
Page: 787211 Thrashed: 6
Page: 787212 Thrashed: 6
Page: 787213 Thrashed: 6
Page: 787214 Thrashed: 6
Page: 787215 Thrashed: 6
Page: 787216 Thrashed: 6
Page: 787217 Thrashed: 6
Page: 787218 Thrashed: 6
Page: 787219 Thrashed: 6
Page: 787220 Thrashed: 6
Page: 787221 Thrashed: 6
Page: 787222 Thrashed: 6
Page: 787223 Thrashed: 6
Page: 787224 Thrashed: 6
Page: 787225 Thrashed: 6
Page: 787226 Thrashed: 6
Page: 787227 Thrashed: 6
Page: 787228 Thrashed: 6
Page: 787229 Thrashed: 6
Page: 787230 Thrashed: 6
Page: 787231 Thrashed: 6
Page: 787232 Thrashed: 6
Page: 787233 Thrashed: 6
Page: 787234 Thrashed: 6
Page: 787235 Thrashed: 6
Page: 787236 Thrashed: 6
Page: 787237 Thrashed: 6
Page: 787238 Thrashed: 6
Page: 787239 Thrashed: 6
Page: 787240 Thrashed: 6
Page: 787241 Thrashed: 6
Page: 787242 Thrashed: 6
Page: 787243 Thrashed: 6
Page: 787244 Thrashed: 6
Page: 787245 Thrashed: 6
Page: 787246 Thrashed: 6
Page: 787247 Thrashed: 6
Page: 787248 Thrashed: 6
Page: 787249 Thrashed: 6
Page: 787250 Thrashed: 6
Page: 787251 Thrashed: 6
Page: 787252 Thrashed: 6
Page: 787253 Thrashed: 6
Page: 787254 Thrashed: 6
Page: 787255 Thrashed: 6
Page: 787256 Thrashed: 6
Page: 787257 Thrashed: 6
Page: 787258 Thrashed: 6
Page: 787259 Thrashed: 6
Page: 787260 Thrashed: 6
Page: 787261 Thrashed: 6
Page: 787262 Thrashed: 6
Page: 787263 Thrashed: 6
Page: 787264 Thrashed: 6
Page: 787265 Thrashed: 6
Page: 787266 Thrashed: 6
Page: 787267 Thrashed: 6
Page: 787268 Thrashed: 6
Page: 787269 Thrashed: 6
Page: 787270 Thrashed: 6
Page: 787271 Thrashed: 6
Page: 787272 Thrashed: 6
Page: 787273 Thrashed: 6
Page: 787274 Thrashed: 6
Page: 787275 Thrashed: 6
Page: 787276 Thrashed: 6
Page: 787277 Thrashed: 6
Page: 787278 Thrashed: 6
Page: 787279 Thrashed: 6
Page: 787280 Thrashed: 6
Page: 787281 Thrashed: 6
Page: 787282 Thrashed: 6
Page: 787283 Thrashed: 6
Page: 787284 Thrashed: 6
Page: 787285 Thrashed: 6
Page: 787286 Thrashed: 6
Page: 787287 Thrashed: 6
Page: 787288 Thrashed: 6
Page: 787289 Thrashed: 6
Page: 787290 Thrashed: 6
Page: 787291 Thrashed: 6
Page: 787292 Thrashed: 6
Page: 787293 Thrashed: 6
Page: 787294 Thrashed: 6
Page: 787295 Thrashed: 6
Page: 787296 Thrashed: 7
Page: 787297 Thrashed: 7
Page: 787298 Thrashed: 7
Page: 787299 Thrashed: 7
Page: 787300 Thrashed: 7
Page: 787301 Thrashed: 7
Page: 787302 Thrashed: 7
Page: 787303 Thrashed: 7
Page: 787304 Thrashed: 7
Page: 787305 Thrashed: 7
Page: 787306 Thrashed: 7
Page: 787307 Thrashed: 7
Page: 787308 Thrashed: 7
Page: 787309 Thrashed: 7
Page: 787310 Thrashed: 7
Page: 787311 Thrashed: 7
Page: 787312 Thrashed: 6
Page: 787313 Thrashed: 6
Page: 787314 Thrashed: 6
Page: 787315 Thrashed: 6
Page: 787316 Thrashed: 6
Page: 787317 Thrashed: 6
Page: 787318 Thrashed: 6
Page: 787319 Thrashed: 6
Page: 787320 Thrashed: 6
Page: 787321 Thrashed: 6
Page: 787322 Thrashed: 6
Page: 787323 Thrashed: 6
Page: 787324 Thrashed: 6
Page: 787325 Thrashed: 6
Page: 787326 Thrashed: 6
Page: 787327 Thrashed: 6
Page: 787328 Thrashed: 7
Page: 787329 Thrashed: 7
Page: 787330 Thrashed: 7
Page: 787331 Thrashed: 7
Page: 787332 Thrashed: 7
Page: 787333 Thrashed: 7
Page: 787334 Thrashed: 7
Page: 787335 Thrashed: 7
Page: 787336 Thrashed: 7
Page: 787337 Thrashed: 7
Page: 787338 Thrashed: 7
Page: 787339 Thrashed: 7
Page: 787340 Thrashed: 7
Page: 787341 Thrashed: 7
Page: 787342 Thrashed: 7
Page: 787343 Thrashed: 7
Page: 787344 Thrashed: 6
Page: 787345 Thrashed: 6
Page: 787346 Thrashed: 6
Page: 787347 Thrashed: 6
Page: 787348 Thrashed: 6
Page: 787349 Thrashed: 6
Page: 787350 Thrashed: 6
Page: 787351 Thrashed: 6
Page: 787352 Thrashed: 6
Page: 787353 Thrashed: 6
Page: 787354 Thrashed: 6
Page: 787355 Thrashed: 6
Page: 787356 Thrashed: 6
Page: 787357 Thrashed: 6
Page: 787358 Thrashed: 6
Page: 787359 Thrashed: 6
Page: 787360 Thrashed: 6
Page: 787361 Thrashed: 6
Page: 787362 Thrashed: 6
Page: 787363 Thrashed: 6
Page: 787364 Thrashed: 6
Page: 787365 Thrashed: 6
Page: 787366 Thrashed: 6
Page: 787367 Thrashed: 6
Page: 787368 Thrashed: 6
Page: 787369 Thrashed: 6
Page: 787370 Thrashed: 6
Page: 787371 Thrashed: 6
Page: 787372 Thrashed: 6
Page: 787373 Thrashed: 6
Page: 787374 Thrashed: 6
Page: 787375 Thrashed: 6
Page: 787376 Thrashed: 6
Page: 787377 Thrashed: 6
Page: 787378 Thrashed: 6
Page: 787379 Thrashed: 6
Page: 787380 Thrashed: 6
Page: 787381 Thrashed: 6
Page: 787382 Thrashed: 6
Page: 787383 Thrashed: 6
Page: 787384 Thrashed: 6
Page: 787385 Thrashed: 6
Page: 787386 Thrashed: 6
Page: 787387 Thrashed: 6
Page: 787388 Thrashed: 6
Page: 787389 Thrashed: 6
Page: 787390 Thrashed: 6
Page: 787391 Thrashed: 6
Page: 787392 Thrashed: 6
Page: 787393 Thrashed: 6
Page: 787394 Thrashed: 6
Page: 787395 Thrashed: 6
Page: 787396 Thrashed: 6
Page: 787397 Thrashed: 6
Page: 787398 Thrashed: 6
Page: 787399 Thrashed: 6
Page: 787400 Thrashed: 6
Page: 787401 Thrashed: 6
Page: 787402 Thrashed: 6
Page: 787403 Thrashed: 6
Page: 787404 Thrashed: 6
Page: 787405 Thrashed: 6
Page: 787406 Thrashed: 6
Page: 787407 Thrashed: 6
Page: 787408 Thrashed: 6
Page: 787409 Thrashed: 6
Page: 787410 Thrashed: 6
Page: 787411 Thrashed: 6
Page: 787412 Thrashed: 6
Page: 787413 Thrashed: 6
Page: 787414 Thrashed: 6
Page: 787415 Thrashed: 6
Page: 787416 Thrashed: 6
Page: 787417 Thrashed: 6
Page: 787418 Thrashed: 6
Page: 787419 Thrashed: 6
Page: 787420 Thrashed: 6
Page: 787421 Thrashed: 6
Page: 787422 Thrashed: 6
Page: 787423 Thrashed: 6
Page: 787424 Thrashed: 6
Page: 787425 Thrashed: 6
Page: 787426 Thrashed: 6
Page: 787427 Thrashed: 6
Page: 787428 Thrashed: 6
Page: 787429 Thrashed: 6
Page: 787430 Thrashed: 6
Page: 787431 Thrashed: 6
Page: 787432 Thrashed: 6
Page: 787433 Thrashed: 6
Page: 787434 Thrashed: 6
Page: 787435 Thrashed: 6
Page: 787436 Thrashed: 6
Page: 787437 Thrashed: 6
Page: 787438 Thrashed: 6
Page: 787439 Thrashed: 6
Page: 787440 Thrashed: 6
Page: 787441 Thrashed: 6
Page: 787442 Thrashed: 6
Page: 787443 Thrashed: 6
Page: 787444 Thrashed: 6
Page: 787445 Thrashed: 6
Page: 787446 Thrashed: 6
Page: 787447 Thrashed: 6
Page: 787448 Thrashed: 6
Page: 787449 Thrashed: 6
Page: 787450 Thrashed: 6
Page: 787451 Thrashed: 6
Page: 787452 Thrashed: 6
Page: 787453 Thrashed: 6
Page: 787454 Thrashed: 6
Page: 787455 Thrashed: 6
Page: 787456 Thrashed: 6
Page: 787457 Thrashed: 6
Page: 787458 Thrashed: 6
Page: 787459 Thrashed: 6
Page: 787460 Thrashed: 6
Page: 787461 Thrashed: 6
Page: 787462 Thrashed: 6
Page: 787463 Thrashed: 6
Page: 787464 Thrashed: 6
Page: 787465 Thrashed: 6
Page: 787466 Thrashed: 6
Page: 787467 Thrashed: 6
Page: 787468 Thrashed: 6
Page: 787469 Thrashed: 6
Page: 787470 Thrashed: 6
Page: 787471 Thrashed: 6
Page: 787472 Thrashed: 6
Page: 787473 Thrashed: 6
Page: 787474 Thrashed: 6
Page: 787475 Thrashed: 6
Page: 787476 Thrashed: 6
Page: 787477 Thrashed: 6
Page: 787478 Thrashed: 6
Page: 787479 Thrashed: 6
Page: 787480 Thrashed: 6
Page: 787481 Thrashed: 6
Page: 787482 Thrashed: 6
Page: 787483 Thrashed: 6
Page: 787484 Thrashed: 6
Page: 787485 Thrashed: 6
Page: 787486 Thrashed: 6
Page: 787487 Thrashed: 6
Page: 787488 Thrashed: 6
Page: 787489 Thrashed: 6
Page: 787490 Thrashed: 6
Page: 787491 Thrashed: 6
Page: 787492 Thrashed: 6
Page: 787493 Thrashed: 6
Page: 787494 Thrashed: 6
Page: 787495 Thrashed: 6
Page: 787496 Thrashed: 6
Page: 787497 Thrashed: 6
Page: 787498 Thrashed: 6
Page: 787499 Thrashed: 6
Page: 787500 Thrashed: 6
Page: 787501 Thrashed: 6
Page: 787502 Thrashed: 6
Page: 787503 Thrashed: 6
Page: 787504 Thrashed: 6
Page: 787505 Thrashed: 6
Page: 787506 Thrashed: 6
Page: 787507 Thrashed: 6
Page: 787508 Thrashed: 6
Page: 787509 Thrashed: 6
Page: 787510 Thrashed: 6
Page: 787511 Thrashed: 6
Page: 787512 Thrashed: 6
Page: 787513 Thrashed: 6
Page: 787514 Thrashed: 6
Page: 787515 Thrashed: 6
Page: 787516 Thrashed: 6
Page: 787517 Thrashed: 6
Page: 787518 Thrashed: 6
Page: 787519 Thrashed: 6
Page: 787520 Thrashed: 6
Page: 787521 Thrashed: 6
Page: 787522 Thrashed: 6
Page: 787523 Thrashed: 6
Page: 787524 Thrashed: 6
Page: 787525 Thrashed: 6
Page: 787526 Thrashed: 6
Page: 787527 Thrashed: 6
Page: 787528 Thrashed: 6
Page: 787529 Thrashed: 6
Page: 787530 Thrashed: 6
Page: 787531 Thrashed: 6
Page: 787532 Thrashed: 6
Page: 787533 Thrashed: 6
Page: 787534 Thrashed: 6
Page: 787535 Thrashed: 6
Page: 787536 Thrashed: 6
Page: 787537 Thrashed: 6
Page: 787538 Thrashed: 6
Page: 787539 Thrashed: 6
Page: 787540 Thrashed: 6
Page: 787541 Thrashed: 6
Page: 787542 Thrashed: 6
Page: 787543 Thrashed: 6
Page: 787544 Thrashed: 6
Page: 787545 Thrashed: 6
Page: 787546 Thrashed: 6
Page: 787547 Thrashed: 6
Page: 787548 Thrashed: 6
Page: 787549 Thrashed: 6
Page: 787550 Thrashed: 6
Page: 787551 Thrashed: 6
Page: 787552 Thrashed: 6
Page: 787553 Thrashed: 6
Page: 787554 Thrashed: 6
Page: 787555 Thrashed: 6
Page: 787556 Thrashed: 6
Page: 787557 Thrashed: 6
Page: 787558 Thrashed: 6
Page: 787559 Thrashed: 6
Page: 787560 Thrashed: 6
Page: 787561 Thrashed: 6
Page: 787562 Thrashed: 6
Page: 787563 Thrashed: 6
Page: 787564 Thrashed: 6
Page: 787565 Thrashed: 6
Page: 787566 Thrashed: 6
Page: 787567 Thrashed: 6
Page: 787568 Thrashed: 6
Page: 787569 Thrashed: 6
Page: 787570 Thrashed: 6
Page: 787571 Thrashed: 6
Page: 787572 Thrashed: 6
Page: 787573 Thrashed: 6
Page: 787574 Thrashed: 6
Page: 787575 Thrashed: 6
Page: 787576 Thrashed: 6
Page: 787577 Thrashed: 6
Page: 787578 Thrashed: 6
Page: 787579 Thrashed: 6
Page: 787580 Thrashed: 6
Page: 787581 Thrashed: 6
Page: 787582 Thrashed: 6
Page: 787583 Thrashed: 6
Page: 787584 Thrashed: 6
Page: 787585 Thrashed: 6
Page: 787586 Thrashed: 6
Page: 787587 Thrashed: 6
Page: 787588 Thrashed: 6
Page: 787589 Thrashed: 6
Page: 787590 Thrashed: 6
Page: 787591 Thrashed: 6
Page: 787592 Thrashed: 6
Page: 787593 Thrashed: 6
Page: 787594 Thrashed: 6
Page: 787595 Thrashed: 6
Page: 787596 Thrashed: 6
Page: 787597 Thrashed: 6
Page: 787598 Thrashed: 6
Page: 787599 Thrashed: 6
Page: 787600 Thrashed: 6
Page: 787601 Thrashed: 6
Page: 787602 Thrashed: 6
Page: 787603 Thrashed: 6
Page: 787604 Thrashed: 6
Page: 787605 Thrashed: 6
Page: 787606 Thrashed: 6
Page: 787607 Thrashed: 6
Page: 787608 Thrashed: 6
Page: 787609 Thrashed: 6
Page: 787610 Thrashed: 6
Page: 787611 Thrashed: 6
Page: 787612 Thrashed: 6
Page: 787613 Thrashed: 6
Page: 787614 Thrashed: 6
Page: 787615 Thrashed: 6
Page: 787616 Thrashed: 6
Page: 787617 Thrashed: 6
Page: 787618 Thrashed: 6
Page: 787619 Thrashed: 6
Page: 787620 Thrashed: 6
Page: 787621 Thrashed: 6
Page: 787622 Thrashed: 6
Page: 787623 Thrashed: 6
Page: 787624 Thrashed: 6
Page: 787625 Thrashed: 6
Page: 787626 Thrashed: 6
Page: 787627 Thrashed: 6
Page: 787628 Thrashed: 6
Page: 787629 Thrashed: 6
Page: 787630 Thrashed: 6
Page: 787631 Thrashed: 6
Page: 787632 Thrashed: 6
Page: 787633 Thrashed: 6
Page: 787634 Thrashed: 6
Page: 787635 Thrashed: 6
Page: 787636 Thrashed: 6
Page: 787637 Thrashed: 6
Page: 787638 Thrashed: 6
Page: 787639 Thrashed: 6
Page: 787640 Thrashed: 6
Page: 787641 Thrashed: 6
Page: 787642 Thrashed: 6
Page: 787643 Thrashed: 6
Page: 787644 Thrashed: 6
Page: 787645 Thrashed: 6
Page: 787646 Thrashed: 6
Page: 787647 Thrashed: 6
Page: 787648 Thrashed: 6
Page: 787649 Thrashed: 6
Page: 787650 Thrashed: 6
Page: 787651 Thrashed: 6
Page: 787652 Thrashed: 6
Page: 787653 Thrashed: 6
Page: 787654 Thrashed: 6
Page: 787655 Thrashed: 6
Page: 787656 Thrashed: 6
Page: 787657 Thrashed: 6
Page: 787658 Thrashed: 6
Page: 787659 Thrashed: 6
Page: 787660 Thrashed: 6
Page: 787661 Thrashed: 6
Page: 787662 Thrashed: 6
Page: 787663 Thrashed: 6
Page: 787664 Thrashed: 6
Page: 787665 Thrashed: 6
Page: 787666 Thrashed: 6
Page: 787667 Thrashed: 6
Page: 787668 Thrashed: 6
Page: 787669 Thrashed: 6
Page: 787670 Thrashed: 6
Page: 787671 Thrashed: 6
Page: 787672 Thrashed: 6
Page: 787673 Thrashed: 6
Page: 787674 Thrashed: 6
Page: 787675 Thrashed: 6
Page: 787676 Thrashed: 6
Page: 787677 Thrashed: 6
Page: 787678 Thrashed: 6
Page: 787679 Thrashed: 6
Page: 787680 Thrashed: 6
Page: 787681 Thrashed: 6
Page: 787682 Thrashed: 6
Page: 787683 Thrashed: 6
Page: 787684 Thrashed: 6
Page: 787685 Thrashed: 6
Page: 787686 Thrashed: 6
Page: 787687 Thrashed: 6
Page: 787688 Thrashed: 6
Page: 787689 Thrashed: 6
Page: 787690 Thrashed: 6
Page: 787691 Thrashed: 6
Page: 787692 Thrashed: 6
Page: 787693 Thrashed: 6
Page: 787694 Thrashed: 6
Page: 787695 Thrashed: 6
Page: 787696 Thrashed: 6
Page: 787697 Thrashed: 6
Page: 787698 Thrashed: 6
Page: 787699 Thrashed: 6
Page: 787700 Thrashed: 6
Page: 787701 Thrashed: 6
Page: 787702 Thrashed: 6
Page: 787703 Thrashed: 6
Page: 787704 Thrashed: 6
Page: 787705 Thrashed: 6
Page: 787706 Thrashed: 6
Page: 787707 Thrashed: 6
Page: 787708 Thrashed: 6
Page: 787709 Thrashed: 6
Page: 787710 Thrashed: 6
Page: 787711 Thrashed: 6
Page: 787712 Thrashed: 6
Page: 787713 Thrashed: 6
Page: 787714 Thrashed: 6
Page: 787715 Thrashed: 6
Page: 787716 Thrashed: 6
Page: 787717 Thrashed: 6
Page: 787718 Thrashed: 6
Page: 787719 Thrashed: 6
Page: 787720 Thrashed: 6
Page: 787721 Thrashed: 6
Page: 787722 Thrashed: 6
Page: 787723 Thrashed: 6
Page: 787724 Thrashed: 6
Page: 787725 Thrashed: 6
Page: 787726 Thrashed: 6
Page: 787727 Thrashed: 6
Page: 787728 Thrashed: 6
Page: 787729 Thrashed: 6
Page: 787730 Thrashed: 6
Page: 787731 Thrashed: 6
Page: 787732 Thrashed: 6
Page: 787733 Thrashed: 6
Page: 787734 Thrashed: 6
Page: 787735 Thrashed: 6
Page: 787736 Thrashed: 6
Page: 787737 Thrashed: 6
Page: 787738 Thrashed: 6
Page: 787739 Thrashed: 6
Page: 787740 Thrashed: 6
Page: 787741 Thrashed: 6
Page: 787742 Thrashed: 6
Page: 787743 Thrashed: 6
Page: 787744 Thrashed: 6
Page: 787745 Thrashed: 6
Page: 787746 Thrashed: 6
Page: 787747 Thrashed: 6
Page: 787748 Thrashed: 6
Page: 787749 Thrashed: 6
Page: 787750 Thrashed: 6
Page: 787751 Thrashed: 6
Page: 787752 Thrashed: 6
Page: 787753 Thrashed: 6
Page: 787754 Thrashed: 6
Page: 787755 Thrashed: 6
Page: 787756 Thrashed: 6
Page: 787757 Thrashed: 6
Page: 787758 Thrashed: 6
Page: 787759 Thrashed: 6
Page: 787760 Thrashed: 6
Page: 787761 Thrashed: 6
Page: 787762 Thrashed: 6
Page: 787763 Thrashed: 6
Page: 787764 Thrashed: 6
Page: 787765 Thrashed: 6
Page: 787766 Thrashed: 6
Page: 787767 Thrashed: 6
Page: 787768 Thrashed: 6
Page: 787769 Thrashed: 6
Page: 787770 Thrashed: 6
Page: 787771 Thrashed: 6
Page: 787772 Thrashed: 6
Page: 787773 Thrashed: 6
Page: 787774 Thrashed: 6
Page: 787775 Thrashed: 6
Page: 787776 Thrashed: 6
Page: 787777 Thrashed: 6
Page: 787778 Thrashed: 6
Page: 787779 Thrashed: 6
Page: 787780 Thrashed: 6
Page: 787781 Thrashed: 6
Page: 787782 Thrashed: 6
Page: 787783 Thrashed: 6
Page: 787784 Thrashed: 6
Page: 787785 Thrashed: 6
Page: 787786 Thrashed: 6
Page: 787787 Thrashed: 6
Page: 787788 Thrashed: 6
Page: 787789 Thrashed: 6
Page: 787790 Thrashed: 6
Page: 787791 Thrashed: 6
Page: 787792 Thrashed: 6
Page: 787793 Thrashed: 6
Page: 787794 Thrashed: 6
Page: 787795 Thrashed: 6
Page: 787796 Thrashed: 6
Page: 787797 Thrashed: 6
Page: 787798 Thrashed: 6
Page: 787799 Thrashed: 6
Page: 787800 Thrashed: 6
Page: 787801 Thrashed: 6
Page: 787802 Thrashed: 6
Page: 787803 Thrashed: 6
Page: 787804 Thrashed: 6
Page: 787805 Thrashed: 6
Page: 787806 Thrashed: 6
Page: 787807 Thrashed: 6
Page: 787808 Thrashed: 6
Page: 787809 Thrashed: 6
Page: 787810 Thrashed: 6
Page: 787811 Thrashed: 6
Page: 787812 Thrashed: 6
Page: 787813 Thrashed: 6
Page: 787814 Thrashed: 6
Page: 787815 Thrashed: 6
Page: 787816 Thrashed: 6
Page: 787817 Thrashed: 6
Page: 787818 Thrashed: 6
Page: 787819 Thrashed: 6
Page: 787820 Thrashed: 6
Page: 787821 Thrashed: 6
Page: 787822 Thrashed: 6
Page: 787823 Thrashed: 6
Page: 787824 Thrashed: 6
Page: 787825 Thrashed: 6
Page: 787826 Thrashed: 6
Page: 787827 Thrashed: 6
Page: 787828 Thrashed: 6
Page: 787829 Thrashed: 6
Page: 787830 Thrashed: 6
Page: 787831 Thrashed: 6
Page: 787832 Thrashed: 6
Page: 787833 Thrashed: 6
Page: 787834 Thrashed: 6
Page: 787835 Thrashed: 6
Page: 787836 Thrashed: 6
Page: 787837 Thrashed: 6
Page: 787838 Thrashed: 6
Page: 787839 Thrashed: 6
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 6
Page: 787857 Thrashed: 6
Page: 787858 Thrashed: 6
Page: 787859 Thrashed: 6
Page: 787860 Thrashed: 6
Page: 787861 Thrashed: 6
Page: 787862 Thrashed: 6
Page: 787863 Thrashed: 6
Page: 787864 Thrashed: 6
Page: 787865 Thrashed: 6
Page: 787866 Thrashed: 6
Page: 787867 Thrashed: 6
Page: 787868 Thrashed: 6
Page: 787869 Thrashed: 6
Page: 787870 Thrashed: 6
Page: 787871 Thrashed: 6
Page: 787872 Thrashed: 6
Page: 787873 Thrashed: 6
Page: 787874 Thrashed: 6
Page: 787875 Thrashed: 6
Page: 787876 Thrashed: 6
Page: 787877 Thrashed: 6
Page: 787878 Thrashed: 6
Page: 787879 Thrashed: 6
Page: 787880 Thrashed: 6
Page: 787881 Thrashed: 6
Page: 787882 Thrashed: 6
Page: 787883 Thrashed: 6
Page: 787884 Thrashed: 6
Page: 787885 Thrashed: 6
Page: 787886 Thrashed: 6
Page: 787887 Thrashed: 6
Page: 787888 Thrashed: 6
Page: 787889 Thrashed: 6
Page: 787890 Thrashed: 6
Page: 787891 Thrashed: 6
Page: 787892 Thrashed: 6
Page: 787893 Thrashed: 6
Page: 787894 Thrashed: 6
Page: 787895 Thrashed: 6
Page: 787896 Thrashed: 6
Page: 787897 Thrashed: 6
Page: 787898 Thrashed: 6
Page: 787899 Thrashed: 6
Page: 787900 Thrashed: 6
Page: 787901 Thrashed: 6
Page: 787902 Thrashed: 6
Page: 787903 Thrashed: 6
Page: 787904 Thrashed: 6
Page: 787905 Thrashed: 6
Page: 787906 Thrashed: 6
Page: 787907 Thrashed: 6
Page: 787908 Thrashed: 6
Page: 787909 Thrashed: 6
Page: 787910 Thrashed: 6
Page: 787911 Thrashed: 6
Page: 787912 Thrashed: 6
Page: 787913 Thrashed: 6
Page: 787914 Thrashed: 6
Page: 787915 Thrashed: 6
Page: 787916 Thrashed: 6
Page: 787917 Thrashed: 6
Page: 787918 Thrashed: 6
Page: 787919 Thrashed: 6
Page: 787920 Thrashed: 6
Page: 787921 Thrashed: 6
Page: 787922 Thrashed: 6
Page: 787923 Thrashed: 6
Page: 787924 Thrashed: 6
Page: 787925 Thrashed: 6
Page: 787926 Thrashed: 6
Page: 787927 Thrashed: 6
Page: 787928 Thrashed: 6
Page: 787929 Thrashed: 6
Page: 787930 Thrashed: 6
Page: 787931 Thrashed: 6
Page: 787932 Thrashed: 6
Page: 787933 Thrashed: 6
Page: 787934 Thrashed: 6
Page: 787935 Thrashed: 6
Page: 787936 Thrashed: 6
Page: 787937 Thrashed: 6
Page: 787938 Thrashed: 6
Page: 787939 Thrashed: 6
Page: 787940 Thrashed: 6
Page: 787941 Thrashed: 6
Page: 787942 Thrashed: 6
Page: 787943 Thrashed: 6
Page: 787944 Thrashed: 6
Page: 787945 Thrashed: 6
Page: 787946 Thrashed: 6
Page: 787947 Thrashed: 6
Page: 787948 Thrashed: 6
Page: 787949 Thrashed: 6
Page: 787950 Thrashed: 6
Page: 787951 Thrashed: 6
Page: 787952 Thrashed: 6
Page: 787953 Thrashed: 6
Page: 787954 Thrashed: 6
Page: 787955 Thrashed: 6
Page: 787956 Thrashed: 6
Page: 787957 Thrashed: 6
Page: 787958 Thrashed: 6
Page: 787959 Thrashed: 6
Page: 787960 Thrashed: 6
Page: 787961 Thrashed: 6
Page: 787962 Thrashed: 6
Page: 787963 Thrashed: 6
Page: 787964 Thrashed: 6
Page: 787965 Thrashed: 6
Page: 787966 Thrashed: 6
Page: 787967 Thrashed: 6
Page: 787968 Thrashed: 6
Page: 787969 Thrashed: 6
Page: 787970 Thrashed: 6
Page: 787971 Thrashed: 6
Page: 787972 Thrashed: 6
Page: 787973 Thrashed: 6
Page: 787974 Thrashed: 6
Page: 787975 Thrashed: 6
Page: 787976 Thrashed: 6
Page: 787977 Thrashed: 6
Page: 787978 Thrashed: 6
Page: 787979 Thrashed: 6
Page: 787980 Thrashed: 6
Page: 787981 Thrashed: 6
Page: 787982 Thrashed: 6
Page: 787983 Thrashed: 6
Page: 787984 Thrashed: 6
Page: 787985 Thrashed: 6
Page: 787986 Thrashed: 6
Page: 787987 Thrashed: 6
Page: 787988 Thrashed: 6
Page: 787989 Thrashed: 6
Page: 787990 Thrashed: 6
Page: 787991 Thrashed: 6
Page: 787992 Thrashed: 6
Page: 787993 Thrashed: 6
Page: 787994 Thrashed: 6
Page: 787995 Thrashed: 6
Page: 787996 Thrashed: 6
Page: 787997 Thrashed: 6
Page: 787998 Thrashed: 6
Page: 787999 Thrashed: 6
Page: 788000 Thrashed: 6
Page: 788001 Thrashed: 6
Page: 788002 Thrashed: 6
Page: 788003 Thrashed: 6
Page: 788004 Thrashed: 6
Page: 788005 Thrashed: 6
Page: 788006 Thrashed: 6
Page: 788007 Thrashed: 6
Page: 788008 Thrashed: 6
Page: 788009 Thrashed: 6
Page: 788010 Thrashed: 6
Page: 788011 Thrashed: 6
Page: 788012 Thrashed: 6
Page: 788013 Thrashed: 6
Page: 788014 Thrashed: 6
Page: 788015 Thrashed: 6
Page: 788016 Thrashed: 6
Page: 788017 Thrashed: 6
Page: 788018 Thrashed: 6
Page: 788019 Thrashed: 6
Page: 788020 Thrashed: 6
Page: 788021 Thrashed: 6
Page: 788022 Thrashed: 6
Page: 788023 Thrashed: 6
Page: 788024 Thrashed: 6
Page: 788025 Thrashed: 6
Page: 788026 Thrashed: 6
Page: 788027 Thrashed: 6
Page: 788028 Thrashed: 6
Page: 788029 Thrashed: 6
Page: 788030 Thrashed: 6
Page: 788031 Thrashed: 6
Page: 788032 Thrashed: 6
Page: 788033 Thrashed: 6
Page: 788034 Thrashed: 6
Page: 788035 Thrashed: 6
Page: 788036 Thrashed: 6
Page: 788037 Thrashed: 6
Page: 788038 Thrashed: 6
Page: 788039 Thrashed: 6
Page: 788040 Thrashed: 6
Page: 788041 Thrashed: 6
Page: 788042 Thrashed: 6
Page: 788043 Thrashed: 6
Page: 788044 Thrashed: 6
Page: 788045 Thrashed: 6
Page: 788046 Thrashed: 6
Page: 788047 Thrashed: 6
Page: 788048 Thrashed: 6
Page: 788049 Thrashed: 6
Page: 788050 Thrashed: 6
Page: 788051 Thrashed: 6
Page: 788052 Thrashed: 6
Page: 788053 Thrashed: 6
Page: 788054 Thrashed: 6
Page: 788055 Thrashed: 6
Page: 788056 Thrashed: 6
Page: 788057 Thrashed: 6
Page: 788058 Thrashed: 6
Page: 788059 Thrashed: 6
Page: 788060 Thrashed: 6
Page: 788061 Thrashed: 6
Page: 788062 Thrashed: 6
Page: 788063 Thrashed: 6
Page: 788064 Thrashed: 6
Page: 788065 Thrashed: 6
Page: 788066 Thrashed: 6
Page: 788067 Thrashed: 6
Page: 788068 Thrashed: 6
Page: 788069 Thrashed: 6
Page: 788070 Thrashed: 6
Page: 788071 Thrashed: 6
Page: 788072 Thrashed: 6
Page: 788073 Thrashed: 6
Page: 788074 Thrashed: 6
Page: 788075 Thrashed: 6
Page: 788076 Thrashed: 6
Page: 788077 Thrashed: 6
Page: 788078 Thrashed: 6
Page: 788079 Thrashed: 6
Page: 788080 Thrashed: 6
Page: 788081 Thrashed: 6
Page: 788082 Thrashed: 6
Page: 788083 Thrashed: 6
Page: 788084 Thrashed: 6
Page: 788085 Thrashed: 6
Page: 788086 Thrashed: 6
Page: 788087 Thrashed: 6
Page: 788088 Thrashed: 6
Page: 788089 Thrashed: 6
Page: 788090 Thrashed: 6
Page: 788091 Thrashed: 6
Page: 788092 Thrashed: 6
Page: 788093 Thrashed: 6
Page: 788094 Thrashed: 6
Page: 788095 Thrashed: 6
Page: 788096 Thrashed: 6
Page: 788097 Thrashed: 6
Page: 788098 Thrashed: 6
Page: 788099 Thrashed: 6
Page: 788100 Thrashed: 6
Page: 788101 Thrashed: 6
Page: 788102 Thrashed: 6
Page: 788103 Thrashed: 6
Page: 788104 Thrashed: 6
Page: 788105 Thrashed: 6
Page: 788106 Thrashed: 6
Page: 788107 Thrashed: 6
Page: 788108 Thrashed: 6
Page: 788109 Thrashed: 6
Page: 788110 Thrashed: 6
Page: 788111 Thrashed: 6
Page: 788112 Thrashed: 6
Page: 788113 Thrashed: 6
Page: 788114 Thrashed: 6
Page: 788115 Thrashed: 6
Page: 788116 Thrashed: 6
Page: 788117 Thrashed: 6
Page: 788118 Thrashed: 6
Page: 788119 Thrashed: 6
Page: 788120 Thrashed: 6
Page: 788121 Thrashed: 6
Page: 788122 Thrashed: 6
Page: 788123 Thrashed: 6
Page: 788124 Thrashed: 6
Page: 788125 Thrashed: 6
Page: 788126 Thrashed: 6
Page: 788127 Thrashed: 6
Page: 788128 Thrashed: 6
Page: 788129 Thrashed: 6
Page: 788130 Thrashed: 6
Page: 788131 Thrashed: 6
Page: 788132 Thrashed: 6
Page: 788133 Thrashed: 6
Page: 788134 Thrashed: 6
Page: 788135 Thrashed: 6
Page: 788136 Thrashed: 6
Page: 788137 Thrashed: 6
Page: 788138 Thrashed: 6
Page: 788139 Thrashed: 6
Page: 788140 Thrashed: 6
Page: 788141 Thrashed: 6
Page: 788142 Thrashed: 6
Page: 788143 Thrashed: 6
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 7
Page: 788289 Thrashed: 7
Page: 788290 Thrashed: 7
Page: 788291 Thrashed: 7
Page: 788292 Thrashed: 7
Page: 788293 Thrashed: 7
Page: 788294 Thrashed: 7
Page: 788295 Thrashed: 7
Page: 788296 Thrashed: 7
Page: 788297 Thrashed: 7
Page: 788298 Thrashed: 7
Page: 788299 Thrashed: 7
Page: 788300 Thrashed: 7
Page: 788301 Thrashed: 7
Page: 788302 Thrashed: 7
Page: 788303 Thrashed: 7
Page: 788304 Thrashed: 7
Page: 788305 Thrashed: 7
Page: 788306 Thrashed: 7
Page: 788307 Thrashed: 7
Page: 788308 Thrashed: 7
Page: 788309 Thrashed: 7
Page: 788310 Thrashed: 7
Page: 788311 Thrashed: 7
Page: 788312 Thrashed: 7
Page: 788313 Thrashed: 7
Page: 788314 Thrashed: 7
Page: 788315 Thrashed: 7
Page: 788316 Thrashed: 7
Page: 788317 Thrashed: 7
Page: 788318 Thrashed: 7
Page: 788319 Thrashed: 7
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 7
Page: 788417 Thrashed: 7
Page: 788418 Thrashed: 7
Page: 788419 Thrashed: 7
Page: 788420 Thrashed: 7
Page: 788421 Thrashed: 7
Page: 788422 Thrashed: 7
Page: 788423 Thrashed: 7
Page: 788424 Thrashed: 7
Page: 788425 Thrashed: 7
Page: 788426 Thrashed: 7
Page: 788427 Thrashed: 7
Page: 788428 Thrashed: 7
Page: 788429 Thrashed: 7
Page: 788430 Thrashed: 7
Page: 788431 Thrashed: 7
Page: 788432 Thrashed: 7
Page: 788433 Thrashed: 7
Page: 788434 Thrashed: 7
Page: 788435 Thrashed: 7
Page: 788436 Thrashed: 7
Page: 788437 Thrashed: 7
Page: 788438 Thrashed: 7
Page: 788439 Thrashed: 7
Page: 788440 Thrashed: 7
Page: 788441 Thrashed: 7
Page: 788442 Thrashed: 7
Page: 788443 Thrashed: 7
Page: 788444 Thrashed: 7
Page: 788445 Thrashed: 7
Page: 788446 Thrashed: 7
Page: 788447 Thrashed: 7
Page: 788448 Thrashed: 7
Page: 788449 Thrashed: 7
Page: 788450 Thrashed: 7
Page: 788451 Thrashed: 7
Page: 788452 Thrashed: 7
Page: 788453 Thrashed: 7
Page: 788454 Thrashed: 7
Page: 788455 Thrashed: 7
Page: 788456 Thrashed: 7
Page: 788457 Thrashed: 7
Page: 788458 Thrashed: 7
Page: 788459 Thrashed: 7
Page: 788460 Thrashed: 7
Page: 788461 Thrashed: 7
Page: 788462 Thrashed: 7
Page: 788463 Thrashed: 7
Page: 788464 Thrashed: 7
Page: 788465 Thrashed: 7
Page: 788466 Thrashed: 7
Page: 788467 Thrashed: 7
Page: 788468 Thrashed: 7
Page: 788469 Thrashed: 7
Page: 788470 Thrashed: 7
Page: 788471 Thrashed: 7
Page: 788472 Thrashed: 7
Page: 788473 Thrashed: 7
Page: 788474 Thrashed: 7
Page: 788475 Thrashed: 7
Page: 788476 Thrashed: 7
Page: 788477 Thrashed: 7
Page: 788478 Thrashed: 7
Page: 788479 Thrashed: 7
Page: 788480 Thrashed: 7
Page: 788481 Thrashed: 7
Page: 788482 Thrashed: 7
Page: 788483 Thrashed: 7
Page: 788484 Thrashed: 7
Page: 788485 Thrashed: 7
Page: 788486 Thrashed: 7
Page: 788487 Thrashed: 7
Page: 788488 Thrashed: 7
Page: 788489 Thrashed: 7
Page: 788490 Thrashed: 7
Page: 788491 Thrashed: 7
Page: 788492 Thrashed: 7
Page: 788493 Thrashed: 7
Page: 788494 Thrashed: 7
Page: 788495 Thrashed: 7
Page: 788496 Thrashed: 7
Page: 788497 Thrashed: 7
Page: 788498 Thrashed: 7
Page: 788499 Thrashed: 7
Page: 788500 Thrashed: 7
Page: 788501 Thrashed: 7
Page: 788502 Thrashed: 7
Page: 788503 Thrashed: 7
Page: 788504 Thrashed: 7
Page: 788505 Thrashed: 7
Page: 788506 Thrashed: 7
Page: 788507 Thrashed: 7
Page: 788508 Thrashed: 7
Page: 788509 Thrashed: 7
Page: 788510 Thrashed: 7
Page: 788511 Thrashed: 7
Page: 788512 Thrashed: 7
Page: 788513 Thrashed: 7
Page: 788514 Thrashed: 7
Page: 788515 Thrashed: 7
Page: 788516 Thrashed: 7
Page: 788517 Thrashed: 7
Page: 788518 Thrashed: 7
Page: 788519 Thrashed: 7
Page: 788520 Thrashed: 7
Page: 788521 Thrashed: 7
Page: 788522 Thrashed: 7
Page: 788523 Thrashed: 7
Page: 788524 Thrashed: 7
Page: 788525 Thrashed: 7
Page: 788526 Thrashed: 7
Page: 788527 Thrashed: 7
Page: 788528 Thrashed: 7
Page: 788529 Thrashed: 7
Page: 788530 Thrashed: 7
Page: 788531 Thrashed: 7
Page: 788532 Thrashed: 7
Page: 788533 Thrashed: 7
Page: 788534 Thrashed: 7
Page: 788535 Thrashed: 7
Page: 788536 Thrashed: 7
Page: 788537 Thrashed: 7
Page: 788538 Thrashed: 7
Page: 788539 Thrashed: 7
Page: 788540 Thrashed: 7
Page: 788541 Thrashed: 7
Page: 788542 Thrashed: 7
Page: 788543 Thrashed: 7
Page: 788544 Thrashed: 7
Page: 788545 Thrashed: 7
Page: 788546 Thrashed: 7
Page: 788547 Thrashed: 7
Page: 788548 Thrashed: 7
Page: 788549 Thrashed: 7
Page: 788550 Thrashed: 7
Page: 788551 Thrashed: 7
Page: 788552 Thrashed: 7
Page: 788553 Thrashed: 7
Page: 788554 Thrashed: 7
Page: 788555 Thrashed: 7
Page: 788556 Thrashed: 7
Page: 788557 Thrashed: 7
Page: 788558 Thrashed: 7
Page: 788559 Thrashed: 7
Page: 788560 Thrashed: 7
Page: 788561 Thrashed: 7
Page: 788562 Thrashed: 7
Page: 788563 Thrashed: 7
Page: 788564 Thrashed: 7
Page: 788565 Thrashed: 7
Page: 788566 Thrashed: 7
Page: 788567 Thrashed: 7
Page: 788568 Thrashed: 7
Page: 788569 Thrashed: 7
Page: 788570 Thrashed: 7
Page: 788571 Thrashed: 7
Page: 788572 Thrashed: 7
Page: 788573 Thrashed: 7
Page: 788574 Thrashed: 7
Page: 788575 Thrashed: 7
Page: 788576 Thrashed: 7
Page: 788577 Thrashed: 7
Page: 788578 Thrashed: 7
Page: 788579 Thrashed: 7
Page: 788580 Thrashed: 7
Page: 788581 Thrashed: 7
Page: 788582 Thrashed: 7
Page: 788583 Thrashed: 7
Page: 788584 Thrashed: 7
Page: 788585 Thrashed: 7
Page: 788586 Thrashed: 7
Page: 788587 Thrashed: 7
Page: 788588 Thrashed: 7
Page: 788589 Thrashed: 7
Page: 788590 Thrashed: 7
Page: 788591 Thrashed: 7
Page: 788592 Thrashed: 7
Page: 788593 Thrashed: 7
Page: 788594 Thrashed: 7
Page: 788595 Thrashed: 7
Page: 788596 Thrashed: 7
Page: 788597 Thrashed: 7
Page: 788598 Thrashed: 7
Page: 788599 Thrashed: 7
Page: 788600 Thrashed: 7
Page: 788601 Thrashed: 7
Page: 788602 Thrashed: 7
Page: 788603 Thrashed: 7
Page: 788604 Thrashed: 7
Page: 788605 Thrashed: 7
Page: 788606 Thrashed: 7
Page: 788607 Thrashed: 7
Page: 788608 Thrashed: 7
Page: 788609 Thrashed: 7
Page: 788610 Thrashed: 7
Page: 788611 Thrashed: 7
Page: 788612 Thrashed: 7
Page: 788613 Thrashed: 7
Page: 788614 Thrashed: 7
Page: 788615 Thrashed: 7
Page: 788616 Thrashed: 7
Page: 788617 Thrashed: 7
Page: 788618 Thrashed: 7
Page: 788619 Thrashed: 7
Page: 788620 Thrashed: 7
Page: 788621 Thrashed: 7
Page: 788622 Thrashed: 7
Page: 788623 Thrashed: 7
Page: 788624 Thrashed: 7
Page: 788625 Thrashed: 7
Page: 788626 Thrashed: 7
Page: 788627 Thrashed: 7
Page: 788628 Thrashed: 7
Page: 788629 Thrashed: 7
Page: 788630 Thrashed: 7
Page: 788631 Thrashed: 7
Page: 788632 Thrashed: 7
Page: 788633 Thrashed: 7
Page: 788634 Thrashed: 7
Page: 788635 Thrashed: 7
Page: 788636 Thrashed: 7
Page: 788637 Thrashed: 7
Page: 788638 Thrashed: 7
Page: 788639 Thrashed: 7
Page: 788640 Thrashed: 7
Page: 788641 Thrashed: 7
Page: 788642 Thrashed: 7
Page: 788643 Thrashed: 7
Page: 788644 Thrashed: 7
Page: 788645 Thrashed: 7
Page: 788646 Thrashed: 7
Page: 788647 Thrashed: 7
Page: 788648 Thrashed: 7
Page: 788649 Thrashed: 7
Page: 788650 Thrashed: 7
Page: 788651 Thrashed: 7
Page: 788652 Thrashed: 7
Page: 788653 Thrashed: 7
Page: 788654 Thrashed: 7
Page: 788655 Thrashed: 7
Page: 788656 Thrashed: 7
Page: 788657 Thrashed: 7
Page: 788658 Thrashed: 7
Page: 788659 Thrashed: 7
Page: 788660 Thrashed: 7
Page: 788661 Thrashed: 7
Page: 788662 Thrashed: 7
Page: 788663 Thrashed: 7
Page: 788664 Thrashed: 7
Page: 788665 Thrashed: 7
Page: 788666 Thrashed: 7
Page: 788667 Thrashed: 7
Page: 788668 Thrashed: 7
Page: 788669 Thrashed: 7
Page: 788670 Thrashed: 7
Page: 788671 Thrashed: 7
Page_tot_thrash: 9760
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.689092
[0-25]: 0.009961, [26-50]: 0.031704, [51-75]: 0.958336, [76-100]: 0.000000
Pcie_write_utilization: 0.749782
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3253414 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(343.323425)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2989186 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2836864----T:  2860536 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2860536----T:  2869238 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2869238----T:  2938075 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  2990480----T:  2995995 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2991017----T:  3233097 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2995995----T:  3000636 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3000636----T:  3004448 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3004448----T:  3010860 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3010860----T:  3017272 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3017272----T:  3028294 	 St: c06eb000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  3028294----T:  3053376 	 St: c0700000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  3053376----T:  3060698 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3060698----T:  3081083 	 St: c0740000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  3081083----T:  3123095 	 St: c0769000 Sz: 356352 	 Sm: 0 	 T: memcpy_h2d(28.367319)
F:  3123095----T:  3125895 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3125895----T:  3246513 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3475564----T:  3479512 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.665766)
F:  3479512----T:  3482047 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3482048----T:  3484583 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3706734----T:  4597705 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(601.600952)
F:  3707814----T:  3712033 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3708033----T:  3950113 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3712033----T:  3717994 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3717994----T:  3725774 	 St: c0300000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3725774----T:  3728574 	 St: c030e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3728574----T:  3736814 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3736814----T:  3739419 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3739419----T:  3742219 	 St: c02c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3742219----T:  3749999 	 St: c02c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3749999----T:  3758701 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3758701----T:  3782373 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3782373----T:  3801350 	 St: c0340000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  3801350----T:  3844774 	 St: c0366000 Sz: 368640 	 Sm: 0 	 T: memcpy_h2d(29.320728)
F:  3844774----T:  3849415 	 St: c03c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3849415----T:  3967680 	 St: c03c7000 Sz: 1019904 	 Sm: 0 	 T: memcpy_h2d(79.854828)
F:  3968766----T:  3976088 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3976088----T:  3979174 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3979174----T:  3985586 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3985586----T:  3989398 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3989398----T:  4004156 	 St: c04e0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4004156----T:  4007242 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4007242----T:  4020130 	 St: c0500000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  4020130----T:  4039576 	 St: c0519000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  4039576----T:  4045988 	 St: c0540000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4045988----T:  4102118 	 St: c054b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4103199----T:  4108273 	 St: c05c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4103199----T:  4345279 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4108273----T:  4226067 	 St: c05c8000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F:  4226067----T:  4229497 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4229497----T:  4236362 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4236362----T:  4239792 	 St: c06d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4239792----T:  4246657 	 St: c06d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4346236----T:  4358190 	 St: c06e0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  4346520----T:  4588600 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4358190----T:  4363705 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4363705----T:  4377527 	 St: c0700000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  4377527----T:  4396035 	 St: c071b000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F:  4396035----T:  4404737 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4404737----T:  4458513 	 St: c0750000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  4458513----T:  4461313 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4461313----T:  4581931 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4819855----T:  4827668 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.275489)
F:  4827668----T:  4830203 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4830204----T:  4832739 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5054890----T:  6027020 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(656.401062)
F:  5055859----T:  5058464 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5056139----T:  5298219 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5058464----T:  5066704 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5066704----T:  5069504 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5069504----T:  5077284 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5077284----T:  5079889 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5079889----T:  5088129 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5088129----T:  5090734 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5090734----T:  5098974 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5098974----T:  5102060 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5102060----T:  5107575 	 St: c02c3000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5107575----T:  5118131 	 St: c02cc000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5118131----T:  5134294 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5134294----T:  5140706 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5140706----T:  5196836 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  5196836----T:  5213937 	 St: c03c0000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F:  5213937----T:  5319491 	 St: c03e2000 Sz: 909312 	 Sm: 0 	 T: memcpy_h2d(71.272110)
F:  5320590----T:  5324402 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5324402----T:  5330814 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5330814----T:  5338136 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5338136----T:  5341222 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5341222----T:  5345863 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5345863----T:  5351378 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5351378----T:  5361934 	 St: c04c0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5361934----T:  5368799 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5368799----T:  5392471 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5393406----T:  5424599 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  5393454----T:  5635534 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5424599----T:  5455792 	 St: c0580000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  5455792----T:  5467746 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5467746----T:  5578478 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  5636497----T:  5640309 	 St: c06e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5640309----T:  5646721 	 St: c06e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5646721----T:  5654501 	 St: c06d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5654501----T:  5657301 	 St: c06de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5657301----T:  5660101 	 St: c0730000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5660101----T:  5667881 	 St: c0732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5667881----T:  5670681 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5670681----T:  5678461 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5678461----T:  5687163 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5687163----T:  5694028 	 St: c06f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5694028----T:  5697458 	 St: c06fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5697458----T:  5713621 	 St: c0710000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5713621----T:  5722785 	 St: c0740000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  5722785----T:  5776091 	 St: c0751000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  5776854----T:  5806637 	 St: c07c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  5776854----T:  6018934 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5806637----T:  5899481 	 St: c07fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  6249170----T:  6263829 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.898042)
F:  6263829----T:  6266364 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6266365----T:  6268900 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6491051----T:  7416486 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(624.871704)
F:  6492008----T:  6494613 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6492328----T:  6734408 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6494613----T:  6502853 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6502853----T:  6507072 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6507072----T:  6513033 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6513033----T:  6516845 	 St: c02d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6516845----T:  6523257 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6523257----T:  6530122 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6530122----T:  6533552 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6533552----T:  6542254 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6542254----T:  6545684 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6545684----T:  6552549 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6552549----T:  6568712 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6568712----T:  6575577 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6575577----T:  6631236 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  6631236----T:  6661019 	 St: c03c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  6661019----T:  6753863 	 St: c03fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  6755251----T:  6758337 	 St: c04f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6758337----T:  6765659 	 St: c04f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6765659----T:  6771174 	 St: c04c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6771174----T:  6775815 	 St: c04c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6775815----T:  6783595 	 St: c04d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6783595----T:  6793222 	 St: c04de000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  6793222----T:  6798737 	 St: c0500000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6798737----T:  6825699 	 St: c0509000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  6825699----T:  6829918 	 St: c0540000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6829918----T:  6888401 	 St: c0546000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:  6889695----T:  6893507 	 St: c05c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6889695----T:  7131775 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6893507----T:  7012713 	 St: c05c5000 Sz: 1028096 	 Sm: 0 	 T: memcpy_h2d(80.490211)
F:  7132927----T:  7141167 	 St: c06c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7133424----T:  7375504 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7141167----T:  7143772 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7143772----T:  7146377 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7146377----T:  7154617 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7154617----T:  7158836 	 St: c06d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7158836----T:  7164797 	 St: c06d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7164797----T:  7173499 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7173499----T:  7200931 	 St: c0700000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  7200931----T:  7206005 	 St: c0738000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7206005----T:  7235788 	 St: c0740000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  7235788----T:  7268392 	 St: c077d000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F:  7268392----T:  7271478 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7271478----T:  7391626 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  7638636----T:  7653779 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.224848)
F:  7653779----T:  7656314 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7656315----T:  7658850 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7881001----T:  8774994 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(603.641479)
F:  7882477----T:  7885277 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7883176----T:  8125256 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7885277----T:  7893057 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7893057----T:  7899922 	 St: c02d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7899922----T:  7903352 	 St: c02dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7903352----T:  7906782 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7906782----T:  7913647 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7913647----T:  7922349 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7922349----T:  7929214 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7929214----T:  7954766 	 St: c030c000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F:  7954766----T:  8010425 	 St: c0340000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  8010425----T:  8017290 	 St: c03b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8017290----T:  8033922 	 St: c03c0000 Sz: 135168 	 Sm: 0 	 T: memcpy_h2d(11.230249)
F:  8033922----T:  8139947 	 St: c03e1000 Sz: 913408 	 Sm: 0 	 T: memcpy_h2d(71.590141)
F:  8141719----T:  8146360 	 St: c04d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8146360----T:  8151875 	 St: c04d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8151875----T:  8157836 	 St: c0520000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8157836----T:  8162055 	 St: c052a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8162055----T:  8165485 	 St: c04c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8165485----T:  8172350 	 St: c04c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8172350----T:  8180130 	 St: c0500000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8180130----T:  8182930 	 St: c050e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8182930----T:  8199093 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8199093----T:  8204167 	 St: c0510000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8204167----T:  8209241 	 St: c0518000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8209241----T:  8217943 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8219016----T:  8243158 	 St: c0540000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  8219325----T:  8461405 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8243158----T:  8281407 	 St: c0571000 Sz: 323584 	 Sm: 0 	 T: memcpy_h2d(25.826469)
F:  8281407----T:  8285626 	 St: c05c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8285626----T:  8404361 	 St: c05c6000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F:  8462677----T:  8467318 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8464001----T:  8706081 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8467318----T:  8472833 	 St: c06c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8472833----T:  8475438 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8475438----T:  8483678 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8483678----T:  8488319 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8488319----T:  8493834 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8493834----T:  8496634 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8496634----T:  8511860 	 St: c06d2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  8511860----T:  8520562 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8520562----T:  8536725 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8536725----T:  8548213 	 St: c0740000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  8548213----T:  8599166 	 St: c0756000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  8599166----T:  8602596 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8602596----T:  8722273 	 St: c07c4000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F:  8997144----T:  9012397 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.299122)
F:  9012397----T:  9014932 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9014933----T:  9017468 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9239619----T: 10209879 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(655.138428)
F:  9240895----T:  9246856 	 St: c02f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9241328----T:  9483408 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9246856----T:  9251075 	 St: c02fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9251075----T:  9255716 	 St: c0350000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9255716----T:  9261231 	 St: c0357000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9261231----T:  9268553 	 St: c0300000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9268553----T:  9271639 	 St: c030d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9271639----T:  9274439 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9274439----T:  9282219 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9282219----T:  9290921 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9290921----T:  9293526 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9293526----T:  9309221 	 St: c02d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  9309221----T:  9332893 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9332893----T:  9379140 	 St: c0360000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  9379140----T:  9392962 	 St: c03c0000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  9392962----T:  9501811 	 St: c03db000 Sz: 937984 	 Sm: 0 	 T: memcpy_h2d(73.496964)
F:  9503957----T:  9508598 	 St: c04d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9508598----T:  9514113 	 St: c04d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9514113----T:  9517925 	 St: c04c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9517925----T:  9524337 	 St: c04c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9524337----T:  9531202 	 St: c0510000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9531202----T:  9534632 	 St: c051c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9534632----T:  9550795 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9550795----T:  9559497 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9559497----T:  9575660 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9576947----T:  9594048 	 St: c0540000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F:  9577235----T:  9819315 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9594048----T:  9639354 	 St: c0562000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F:  9639354----T:  9641959 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9641959----T:  9763048 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  9821018----T:  9823623 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9823623----T:  9831863 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9831863----T:  9834663 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9834663----T:  9842443 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9842443----T:  9845243 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9845243----T:  9853023 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9853023----T:  9856835 	 St: c06e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9856835----T:  9870657 	 St: c06e5000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  9870657----T:  9894329 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9894329----T:  9912837 	 St: c0740000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F:  9912837----T:  9956731 	 St: c0765000 Sz: 372736 	 Sm: 0 	 T: memcpy_h2d(29.638083)
F:  9959368----T:  9973658 	 St: c07c0000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  9959368----T: 10201448 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9973658----T: 10082037 	 St: c07dc000 Sz: 933888 	 Sm: 0 	 T: memcpy_h2d(73.179611)
F: 10432029----T: 10442330 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.955436)
F: 10442330----T: 10444865 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10444866----T: 10447401 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10669552----T: 11625575 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(645.525330)
F: 10670594----T: 10678834 	 St: c02f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10670924----T: 10913004 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10678834----T: 10681439 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10681439----T: 10689679 	 St: c02d0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10689679----T: 10692284 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10692284----T: 10696503 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10696503----T: 10702464 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10702464----T: 10711166 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10711166----T: 10718488 	 St: c02e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10718488----T: 10721574 	 St: c02ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10721574----T: 10745246 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10745246----T: 10754410 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 10754410----T: 10807716 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F: 10807716----T: 10819204 	 St: c03c0000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F: 10819204----T: 10930407 	 St: c03d6000 Sz: 958464 	 Sm: 0 	 T: memcpy_h2d(75.086426)
F: 10931629----T: 10935848 	 St: c04f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10935848----T: 10941809 	 St: c04f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10941809----T: 10949131 	 St: c04e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10949131----T: 10952217 	 St: c04ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10952217----T: 10956029 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10956029----T: 10962441 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10962441----T: 10972068 	 St: c04c0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 10972068----T: 10979848 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10979848----T: 11003520 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11004468----T: 11023445 	 St: c0540000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F: 11004651----T: 11246731 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11023445----T: 11066869 	 St: c0566000 Sz: 368640 	 Sm: 0 	 T: memcpy_h2d(29.320728)
F: 11066869----T: 11073281 	 St: c05c0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 11073281----T: 11189663 	 St: c05cb000 Sz: 1003520 	 Sm: 0 	 T: memcpy_h2d(78.583389)
F: 11247853----T: 11250458 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11250458----T: 11258698 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11258698----T: 11264659 	 St: c06e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11264659----T: 11268878 	 St: c06ea000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11268878----T: 11272690 	 St: c0700000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11272690----T: 11279102 	 St: c0705000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 11279102----T: 11287804 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11287804----T: 11296506 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11296506----T: 11320178 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11320178----T: 11343381 	 St: c0740000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F: 11343381----T: 11382570 	 St: c076f000 Sz: 331776 	 Sm: 0 	 T: memcpy_h2d(26.461174)
F: 11383494----T: 11404348 	 St: c07c0000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F: 11383494----T: 11625574 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11404348----T: 11506136 	 St: c07ea000 Sz: 876544 	 Sm: 0 	 T: memcpy_h2d(68.729240)
F: 11847725----T: 11850986 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.201891)
F: 11850986----T: 11853521 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11853522----T: 11856057 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 12078208----T: 12104755 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(17.925051)
F: 12079548----T: 12082153 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12082153----T: 12090393 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12090393----T: 12092998 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12092998----T: 12101238 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12326905----T: 12330079 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.143147)
F: 12330079----T: 12332614 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12332615----T: 12335220 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12332615----T: 12340855 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12343460----T: 12346065 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12343460----T: 12351700 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12354305----T: 12356910 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12354305----T: 12370000 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12372605----T: 12375210 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12372605----T: 12403328 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12405933----T: 12408538 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12405933----T: 12466769 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12469374----T: 12471979 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12469374----T: 12560335 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 7389523(cycle), 4989.549805(us)
Tot_kernel_exec_time_and_fault_time: 19052398(cycle), 12864.549805(us)
Tot_memcpy_h2d_time: 6304553(cycle), 4256.956543(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 6332438(cycle), 4275.785156(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 4841600(cycle), 3269.142578(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 5099810(cycle), 3443.490967(us)
GPGPU-Sim: *** exit detected ***
