

================================================================
== Vivado HLS Report for 'mp2_add'
================================================================
* Date:           Tue Dec 15 15:56:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.763|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    1160|    264|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1162|    279|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |eval_4_isog_add_4ncg_U47  |eval_4_isog_add_4ncg  |        0|      0|  580|  132|    0|
    |eval_4_isog_add_4ncg_U48  |eval_4_isog_add_4ncg  |        0|      0|  580|  132|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0| 1160|  264|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    mp2_add   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    mp2_add   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    mp2_add   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    mp2_add   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    mp2_add   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    mp2_add   | return value |
|a_0_V_read    |  in |  448|   ap_none  |  a_0_V_read  |    scalar    |
|a_1_V_read    |  in |  448|   ap_none  |  a_1_V_read  |    scalar    |
|b_0_V_read    |  in |  448|   ap_none  |  b_0_V_read  |    scalar    |
|b_1_V_read    |  in |  448|   ap_none  |  b_1_V_read  |    scalar    |
|c_V_address0  | out |    1|  ap_memory |      c_V     |     array    |
|c_V_ce0       | out |    1|  ap_memory |      c_V     |     array    |
|c_V_we0       | out |    1|  ap_memory |      c_V     |     array    |
|c_V_d0        | out |  448|  ap_memory |      c_V     |     array    |
|c_V_address1  | out |    1|  ap_memory |      c_V     |     array    |
|c_V_ce1       | out |    1|  ap_memory |      c_V     |     array    |
|c_V_we1       | out |    1|  ap_memory |      c_V     |     array    |
|c_V_d1        | out |  448|  ap_memory |      c_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

