[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM46002PWP production of TEXAS INSTRUMENTS from the text:0 10 20 30 40 50 60 70 80 \n0 200 400 600 800 1000 Radiated EMI Emissions (dBµV/m) \nFrequency (MHz) Evaluation Board \nEN 55022 Class B Limit \nEN 55022 Class A Limit \nC001 \nSW VIN\nPGNDCBOOT\nVCCBIAS\nSYNCRTENABLE\nSS/TRK\nAGNDFBLM46002VIN\nCOUT CBOOT CIN\nCVCCVOUT\nCBIAS\nRFBT\nRFBBCFFL\nPGOOD\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019\nLM46002 3.5-Vto60-V,2-ASynchronous Step-Down Voltage Converter\n11Features\n1•27-µAQuiescent current inregulation\n•High efficiency atlight load (DCM andPFM)\n•Meets EN55022/CISPR 22EMI standards\n•Integrated synchronous rectification\n•Adjustable frequency range: 200kHz to2.2MHz\n(500 kHz default)\n•Frequency synchronization toexternal clock\n•Internal compensation\n•Stable with almost anycombination ofceramic,\npolymer, tantalum, andaluminum capacitors\n•Power-good flag\n•Soft start intoprebiased load\n•Internal softstart: 4.1ms\n•Extendable soft-start time byexternal capacitor\n•Output voltage tracking capability\n•Precision enable toprogram system UVLO\n•Output short-circuit protection with hiccup mode\n•Overtemperature thermal shutdown protection\n•Create acustom design using theLM46002 with\ntheWEBENCH®Power Designer\n2Applications\n•Industrial power supplies\n•Telecommunications systems\n•Sub-AM band automotive\n•Commercial vehicle power supplies\n•General-purpose wide VINregulation\n•High-efficiency point-of-load regulation3Description\nThe LM46002 regulator is an easy-to-use\nsynchronous step-down DC/DC converter capable of\ndriving upto2Aofload current from aninput voltage\nranging from 3.5Vto60V.The LM46002 provides\nexceptional efficiency, output accuracy and drop-out\nvoltage inavery small solution size. Anextended\nfamily isavailable invarious load current options and\n36-V maximum input voltage inpin-to-pin compatible\npackages, including LM46001, LM46000, LM43603,\nLM43602, LM43601 and LM43600. Peak-current-\nmode control isemployed toachieve simple control-\nloop compensation and cycle-by-cycle current\nlimiting. Optional features such asprogrammable\nswitching frequency, synchronization, power-good\nflag, precision enable, internal soft start, extendable\nsoftstart, andtracking provide aflexible and easy-to-\nuse platform for awide range ofapplications.\nDiscontinuous conduction and automatic frequency\nreduction atlight loads improve light load efficiency.\nThe family requires few external components. Pin\narrangement allows simple, optimum PCB layout.\nProtection features include thermal shutdown, VCC\nundervoltage lockout, cycle-by-cycle current limit, and\noutput short-circuit protection. The LM46002 device is\navailable inthe16-lead HTSSOP /PWP package\n(6.6 mm ×5.1mm ×1.2mm) with 0.65-mm lead\npitch.\nDevice Information\nPART NUMBER PACKAGE BODY SIZE\nLM46002 HTSSOP (16) 6.60 mm×5.10 mm\nspace\nspace\nspace\nspace\nSimplified Schematic\nRadiated Emission Graph\nVIN=24V,VOUT=3.3V,FS=500kHz, IOUT=2A\n2LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Timing Requirements ................................................ 6\n6.7 Switching Characteristics .......................................... 7\n6.8 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 14\n7.2 Functional Block Diagram ....................................... 147.3 Feature Description ................................................. 15\n7.4 Device Functional Modes ........................................ 23\n8Applications andImplementation ...................... 24\n8.1 Application Information ............................................ 24\n8.2 Typical Applications ................................................ 24\n9Power Supply Recommendations ...................... 40\n10Layout ................................................................... 40\n10.1 Layout Guidelines ................................................. 40\n10.2 Layout Example .................................................... 43\n11Device andDocumentation Support ................. 44\n11.1 Device Support ...................................................... 44\n11.2 Receiving Notification ofDocumentation Updates 44\n11.3 Community Resources .......................................... 44\n11.4 Trademarks ........................................................... 44\n11.5 Electrostatic Discharge Caution ............................ 44\n11.6 Glossary ................................................................ 44\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 45\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(September 2014) toRevision C Page\n•Added WEBENCH links andtopnavicon forTIDesign; made editorial edits toalign with latest documentation standard .1\n•Changed Handling Ratings toESD Ratings ;move Storage temperature toAbsMax table ................................................. 4\n•Deleted "TJ=–40°Cto85°C"rowfrom VFB........................................................................................................................... 6\n•Changed ISSCminfrom 1.45 µAto1.17 µAandtypfrom 2.2µAto2µA.............................................................................. 6\n•Changed RPGOOD ,VEN=3.3V:typfrom 40Ωto69Ωandmax from 125Ωto150Ω.......................................................... 6\n•Changed RPGOOD ,VEN=0:typfrom 60Ωto150Ωandmax from 150Ωto350Ω............................................................... 6\n•Changed Equation 16toadd"/2"........................................................................................................................................ 28\n•Added Receiving Notification ofDocumentation Updates andCommunity Resources ....................................................... 44\nChanges from Revision A(April 2014) toRevision B Page\n•Changed thisgraph .............................................................................................................................................................. 12\n•Added thisequation .............................................................................................................................................................. 30\n•Added thisequation .............................................................................................................................................................. 30\n•Changed thisgraph .............................................................................................................................................................. 31\n•Changed thisgraph .............................................................................................................................................................. 35\n•Changed thisgraph .............................................................................................................................................................. 35\n•Changed thisgraph .............................................................................................................................................................. 36\n•Changed thisgraph .............................................................................................................................................................. 43\nChanges from Original (April 2014) toRevision A Page\n•Changed device from Product Preview toProduction Data .................................................................................................. 1\nSW\nVINPGND\nCBOOT\nVCC\nBIAS\nSYNC\nRT\nPGOODEN\nSS/TRK\nAGND\nFBSW PGND\nVIN\nPAD 1 16\n2\n3\n4\n5\n6\n87\n915\n14\n13\n12\n11\n10\n3LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) P=Power, G=Ground, A=Analog5PinConfiguration andFunctions\nPWP Package\n16-Pin HTSSOP With PowerPAD ™\nTopView\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNO. NAME\n1,2 SW PSwitching output oftheregulator. Internally connected toboth power MOSFETs. Connect topower\ninductor.\n3 CBOOT PBoot-strap capacitor connection forhigh-side driver. Connect ahigh-quality 470-nF capacitor from\nCBOOT toSW.\n4 VCC PInternal bias supply output forbypassing. Connect bypass capacitor from thispintoAGND. Donot\nconnect external load tothispin.Never short thispintoground during operation.\n5 BIAS POptional internal LDO supply input. Toimprove efficiency, TIrecommends tying toVOUTwhen 3.3V\n≤VOUT≤28Vortietoanexternal 3.3-V or5-Vrailifavailable. When used, place abypass\ncapacitor (1to10µF)from thispintoground. Tietoground when notinuse.\n6 SYNC AClock input tosynchronize switching action toanexternal clock. Use proper high-speed termination\ntoprevent ringing. Connect toground ifnotused.\n7 RT AConnect aresistor RTfrom thispintoAGND toprogram switching frequency. Leave floating for500-\nkHz default switching frequency.\n8 PGOOD AOpen drain output forpower-good flag. Use a10-kΩto100-kΩpullup resistor tologic railorother\nDCvoltage nohigher than 12V.\n9 FB AFeedback sense input pin.Connect tothemidpoint offeedback divider tosetVOUT.Donotshort\nthispintoground during operation.\n10 AGND G Analog ground pin.Ground reference forinternal references andlogic. Connect tosystem ground.\n11 SS/TRK ASoft-start control pin.Leave floating forinternal soft-start slew rate. Connect toacapacitor toextend\nsoftstart time. Connect toexternal voltage ramp fortracking.\n12 EN AEnable input totheLM46002: High =ONandLow =OFF. Connect toVIN, ortoVINthrough\nresistor divider, ortoanexternal voltage orlogic source. Donotfloat.\n13,14 VIN PSupply input pins tointernal LDO andhigh side power FET. Connect topower supply andbypass\ncapacitors CIN.Path from VINpintohigh frequency bypass CINandPGND must beasshort as\npossible.\n15,16 PGND GPower ground pins, connected internally tothelowside power FET. Connect tosystem ground,\nPAD, AGND, ground pins ofCINandCOUT.Path toCINmust beasshort aspossible.\n— PAD —Low impedance connection toAGND. Connect toPGND onPCB. Major heat dissipation path ofthe\ndie.Must beused forheat sinking toground plane onPCB.\n4LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltagesVINtoPGND –0.3 65\nVENtoPGND –0.3 VIN+0.3\nFB,RT,SS/TRK toAGND –0.3 3.6\nPGOOD toAGND –0.3 15\nSYNC toAGND –0.3 5.5\nBIAS toAGND –0.3 30\nAGND toPGND –0.3 0.3\nOutput voltagesSWtoPGND –0.3 VIN+0.3\nVSWtoPGND less than 10-ns transients –3.5 65\nCBOOT toSW –0.3 5.5\nVCC toAGND –0.3 3.6\nStorage temperature range, Tstg –65 150 °C\n(1) ESD testing isperformed according totherespective JESD22 JEDEC standard.\n(2) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(3) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. .6.2 ESD Ratings\nsee(1)\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(2)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(3) ±500\n(1) Recommended Operating Ratings indicate conditions forwhich thedevice isintended tobefunctional, butdonotensure specific\nperformance limits. Forspecified specifications, seeElectrical Characteristics .6.3 Recommended Operating Conditions\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltagesVINtoPGND 3.5 60\nVEN –0.3 VIN\nFB –0.3 1.1\nPGOOD –0.3 12\nBIAS input notused –0.3 0.3\nBIAS input used 3.3 28\nAGND toPGND –0.1 0.1\nOutput voltage VOUT 1 28 V\nOutput current IOUT 0 2 A\nTemperature Operating junction temperature range, TJ –40 125 °C\n5LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) The package thermal impedance iscalculated inaccordance with JESD 51-7 standard with a4-layer board and2Wpower dissipation.\n(3) RθJAishighly related toPCB layout andheat sinking. See Figure 101formeasured RθJAvsPCB area from a2-layer board anda4-\nlayer board.6.4 Thermal Information\nTHERMAL METRIC(1)(2)LM46002\nUNIT PWP (HTSSOP)\n16PINS\nRθJA Junction-to-ambient thermal resistance 38.9(3)°C/W\nRθJC(top) Junction-to-case (top) thermal resistance 24.3 °C/W\nRθJB Junction-to-board thermal resistance 19.9 °C/W\nψJT Junction-to-top characterization parameter 0.7 °C/W\nψJB Junction-to-board characterization parameter 19.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.7 °C/W\n6.5 Electrical Characteristics\nLimits apply over therecommended operating junction temperature (TJ)range of–40°Cto+125 °C,unless otherwise stated.\nMinimum andMaximum limits arespecified through test, design orstatistical correlation. Typical values represent themost\nlikely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless otherwise stated, thefollowing\nconditions apply: VIN=24V,VOUT=3.3V,FS=500kHz.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PINS)\nISHDN VIN-MIN-ST Minimum input voltage forstart-up 3.8 V\nShutdown quiescent current VEN=0V 2.3 5 µA\nIQ-NONSWOperating quiescent current (non-\nswitching) from VINVEN=3.3V\nVFB=1.5V\nVBIAS=3.4Vexternal7 12 µA\nIBIAS-NONSWOperating quiescent current (non-\nswitching) from external VBIASVEN=3.3V\nVFB=1.5V\nVBIAS=3.4Vexternal87 135 µA\nIQ-SW Operating quiescent current (switching)VEN=VIN\nIOUT=0A\nRT=open\nVBIAS=VOUT=3.3V\nRFBT=1Meg27 µA\nENABLE (ENPIN)\nVEN-VCC-HVoltage level toenable theinternal\nLDO output VCCVENABLE high level 1.2 V\nVEN-VCC-LVoltage level todisable theinternal\nLDO output VCCVENABLE lowlevel 0.4 V\nVEN-VOUT-HPrecision enable level forswitching\nandregulator output: VOUTVENABLE high level 2 2.1 2.42 V\nVEN-VOUT-HYSHysteresis voltage between VOUT\nprecision enable anddisable\nthresholdsVENABLE hysteresis –294 mV\nILKG-EN Enable input leakage current VEN=3.3V 0.8 1.7 µA\nINTERNAL LDO (VCC PINAND BIAS PIN)\nVCC Internal LDO output voltage VCC VIN≥3.8V 3.2 V\nVCC-UVLOUndervoltage lockout (UVLO)\nthresholds forVCCVCCrising threshold 3.15 V\nHysteresis voltage between rising and\nfalling thresholds–575 mV\nVBIAS-ONInternal LDO input change over\nthreshold toBIASVBIASrising threshold 2.94 3.15 V\nHysteresis voltage between rising and\nfalling thresholds–67 mV\n6LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nLimits apply over therecommended operating junction temperature (TJ)range of–40°Cto+125 °C,unless otherwise stated.\nMinimum andMaximum limits arespecified through test, design orstatistical correlation. Typical values represent themost\nlikely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless otherwise stated, thefollowing\nconditions apply: VIN=24V,VOUT=3.3V,FS=500kHz.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Ensured bydesign. Notproduction tested.\n(2) Measured atpackage pins.VOLTAGE REFERENCE (FBPIN)\nVFB Feedback voltageTJ=25°C 1.004 1.011 1.018\nV\nTJ=–40°Cto125°C 0.994 1.011 1.030\nILKG-FB Input leakage current atFBpin FB=1.011 V 0.2 65 nA\nTHERMAL SHUTDOWN\nTSD(1)Thermal shutdownShutdown threshold 160\n°C\nRecovery threshold 150\nCURRENT LIMIT AND HICCUP\nIHS-LIMIT Peak inductor current limit 3.6 4.5 5 A\nILS-LIMIT Valley inductor current limit 1.8 2.05 2.3 A\nSOFT START (SS/TRK PIN)\nISSC Soft-start charge current 1.17 2 2.75 µA\nRSSD Soft-start discharge resistance UVLO, TSD, OCP, orEN=0V 16 kΩ\nPOWER GOOD (PGOOD PIN)\nVPGOOD-HIGHPower-good flagovervoltage tripping\nthreshold%ofFBvoltage 110% 113%\nVPGOOD-LOWPower-good flagundervoltage tripping\nthreshold%ofFBvoltage 80% 88%\nVPGOOD-HYS Power-good flagrecovery hysteresis %ofFBvoltage 6%\nRPGOODPGOOD pinpulldown resistance when\npower badVEN=3.3V 69 150\nΩ\nVEN=0V 150 350\nMOSFETS(2)\nRDS-ON-HS High-side MOSFET ON-resistanceIOUT=1A\nVBIAS=VOUT=3.3V210 mΩ\nRDS-ON-LS Low-side MOSFET ON-resistanceIOUT=1A\nVBIAS=VOUT=3.3V110 mΩ\n6.6 Timing Requirements\nMIN NOM MAX UNIT\nCURRENT LIMIT AND HICCUP\nNOC Hiccup wait cycles when LScurrent limit tripped 32 Cycles\nTOC Hiccup retry delay time 5.5 ms\nSOFT START (SS/TRK PIN)\nTSS Internal soft-start time when SSpinopen circuit 4.1 ms\nPOWER GOOD (PGOOD PIN)\nTPGOOD-RISE Power-good flagrising transition deglitch delay 220 µs\nTPGOOD-FALL Power-good flagfalling transition deglitch delay 220 µs\n7LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) Ensured bydesign. Notproduction tested.6.7 Switching Characteristics\nLimits apply over therecommended operating junction temperature (TJ)range of–40°Cto+125 °C,unless otherwise stated.\nMinimum andMaximum limits arespecified through test, design orstatistical correlation. Typical values represent themost\nlikely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless otherwise stated, thefollowing\nconditions apply: VIN=24V,VOUT=3.3V,FS=500kHz.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSW(SW PIN)\ntON-MIN(1) Minimum high side MOSFET ON-\ntime125 165 ns\ntOFF-MIN(1) Minimum high side MOSFET OFF-\ntime200 250 ns\nOSCILLATOR (SW PINS AND SYNC PIN)\nFOSC-\nDEFAULTOscillator default frequency RTpinopen circuit 410 500 590 kHz\nFADJMinimum adjustable frequency\nWith 1%resistors atRTpin200 kHz\nMaximum adjustable frequency 2200 kHz\nFrequency adjust accuracy 10%\nVSYNC-HIGH Sync clock high level threshold 2 V\nVSYNC-LOW Sync clock lowlevel threshold 0.4 V\nDSYNC-MAX Sync clock maximum duty cycle 90%\nDSYNC-MIN Sync clock minimum duty cycle 10%\nTSYNC-MINMininum sync clock ONandOFF\ntime80 ns\n0102030405060708090100\n0.001 0.01 0.1 1Efficiency (%) \nLoad Current (A) VIN = 24V\nVIN = 28V\nVIN = 36V\nVIN = 42V\nVIN = 48V\nVIN = 60V\nC005 \n0102030405060708090100\n0.001 0.01 0.1 1Efficiency (%) \nLoad Current (A) VIN = 36V\nVIN = 42V\nVIN = 48V\nVIN = 60V\nC006 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nC003 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nC004 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nC001 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nC002 \n8LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated6.8 Typical Characteristics\nUnless otherwise specified, VIN=24V,VOUT=3.3V,FS=500kHz, L=10µH,COUT=150µF,CFF=47pF.Please refer to\nApplication Performance Curves forBillofMaterials (BOM) forother VOUTandFScombinations.\nVOUT=3.3V FS=500kHz\nFigure 1.EfficiencyVOUT=5V FS=200kHz\nFigure 2.Efficiency\nVOUT=5V FS=500kHz\nFigure 3.EfficiencyVOUT=5V FS=1MHz\nFigure 4.Efficiency\nVOUT=12V FS=500kHz\nFigure 5.EfficiencyVOUT=24V FS=500kHz\nFigure 6.Efficiency\n11.85 11.90 11.95 12.00 12.05 12.10 12.15 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nVIN = 60V \nC001 \n23.90 24.00 24.10 24.20 24.30 24.40 24.50 24.60 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 36V \nVIN = 42V \nVIN = 48V \nVIN = 60V \nC001 \n4.95 4.97 4.99 5.01 5.03 5.05 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nC001 \n4.97 4.98 4.99 5.00 5.01 5.02 5.03 5.04 5.05 5.06 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nC001 \n3.27 3.28 3.29 3.30 3.31 3.32 3.33 3.34 3.35 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nC001 \n4.99 5.00 5.01 5.02 5.03 5.04 5.05 5.06 5.07 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nVIN = 60V \nC008 \n9LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=24V,VOUT=3.3V,FS=500kHz, L=10µH,COUT=150µF,CFF=47pF.Please refer to\nApplication Performance Curves forBillofMaterials (BOM) forother VOUTandFScombinations.\nVOUT=3.3V FS=500kHz\nFigure 7.VOUTRegulationVOUT=5V FS=200kHz\nFigure 8.VOUTRegulation\nVOUT=5V FS=500kHz\nFigure 9.VOUTRegulationVOUT=5V FS=1MHz\nFigure 10.VOUTRegulation\nVOUT=12V FS=500kHz\nFigure 11.VOUTRegulationVOUT=24V FS=500kHz\nFigure 12.VOUTRegulation\n11.011.211.411.611.812.012.2\n12.0 12.2 12.4 12.6 12.8 13.0 13.2 13.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC005 \n22.422.622.823.023.223.423.623.824.024.224.4\n24.0 24.5 25.0 25.5 26.0VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC006 \n4.04.24.44.64.85.05.2\n5.0 5.2 5.4 5.6 5.8 6.0 6.2 6.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC003 \n4.04.24.44.64.85.05.2\n5.0 5.2 5.4 5.6 5.8 6.0 6.2 6.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC004 \n2.32.52.72.93.13.33.5\n3.5 4.0 4.5 5.0VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC013 \n4.04.24.44.64.85.05.2\n5.0 5.2 5.4 5.6 5.8 6.0 6.2 6.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC002 \n10LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=24V,VOUT=3.3V,FS=500kHz, L=10µH,COUT=150µF,CFF=47pF.Please refer to\nApplication Performance Curves forBillofMaterials (BOM) forother VOUTandFScombinations.\nVOUT=3.3V FS=500kHz\nFigure 13.Dropout CurveVOUT=5V FS=200kHz\nFigure 14.Dropout Curve\nVOUT=5V FS=500kHz\nFigure 15.Dropout CurveVOUT=5V FS=1MHz\nFigure 16.Dropout Curve\nVOUT=12V FS=500kHz\nFigure 17.Dropout CurveVOUT=24V FS=500kHz\nFigure 18.Dropout Curve\n0 10 20 30 40 50 60 70 80 90 100 \n0.1 1 10 100 Conducted EMI  (dBµV) \nFrequency (MHz) Peak Emissions \nQuasi Peak Limit \nAverage Limit \nC001 \n0 10 20 30 40 50 60 70 80 90 100 \n0.1 1 10 100 Conducted EMI  (dBµV) \nFrequency (MHz) Peak Emissions \nQuasi Peak Limit \nAverage Limit \nC001 \n0 10 20 30 40 50 60 70 80 \n0 200 400 600 800 1000 Radiated EMI Emissions (dBµV/m) \nFrequency (MHz) Evaluation Board \nEN 55022 Class B Limit \nEN 55022 Class A Limit \nC001 \n0 10 20 30 40 50 60 70 80 \n0 200 400 600 800 1000 Radiated Emmisions (dBµV/m) \nFrequency (MHz) Evaluation Board \nEN 55022 Class B Limit \nEN 55022 Class A Limit \nC001 \n1.E+041.E+051.E+06\n3.5 3.7 3.9 4.1 4.3 4.5Switching Frequency (Hz) \nVIN (V) Load=0.01A\nLoad=0.1A\nLoad=0.5A\nLoad=1A\nLoad=1.5A\nLoad=2A\nC009 \n1.0E+041.0E+051.0E+06\n5.0 5.5 6.0 6.5 7.0Switching Frequency (Hz) \nVIN (V) Load=0.1A\nLoad=0.5A\nLoad=1A\nLoad=1.5A\nLoad=2A\nC005 \n11LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=24V,VOUT=3.3V,FS=500kHz, L=10µH,COUT=150µF,CFF=47pF.Please refer to\nApplication Performance Curves forBillofMaterials (BOM) forother VOUTandFScombinations.\nVOUT=3.3V FS=500kHz\nFigure 19.Switching Frequency vsVINinDropout OperationVOUT=5V FS=1MHz\nFigure 20.Switching Frequency vsVINinDropout Operation\nVOUT=3.3V FS=500kHz IOUT=2A\nMeasured ontheLM46002PWPEVM with default BOM. Noinput\nfilter used.\nFigure 21.Radiated EMICurveVOUT=5V FS=1MHz IOUT=2A\nMeasured ontheLM46002PWPEVM with L=6.8µH,COUT=47\nµF,CFF=47pF.Noinput filter used.\nFigure 22.Radiated EMICurve\nVOUT=3.3V FS=500kHz IOUT=2A\nMeasured ontheLM46002PWPEVM with default BOM. Input filter:\nLin=1µHCd=47µFCIN4=68µF\nFigure 23.Conducted EMICurveVOUT=5V FS=1MHz IOUT=2A\nMeasured ontheLM46002PWPEVM with L=6.8µH,COUT=47\nµF,CFF=47pF.Input filter Lin=1µHCd=47µFCIN4=68µF\nFigure 24.Conducted EMICurve\n0.9900.9951.0001.0051.0101.0151.0201.0251.030\n±40 10 60 110VFB (V) \nJunction Temperature ( \x83C) VIN=3.5\nVIN=5\nVIN=8\nVIN=12\nVIN=24\nC009 \n50.00% 60.00% 70.00% 80.00% 90.00% 100.00% 110.00% 120.00% \n±50 0 50 100 150 PGOOD Threshold / VOUT (%) \nTemperature (deg C) OVP Trip Level \nOVP Recover Level \nUVP Recover Level \nUVP Trip Level \nC001 \n0 0.5 1 1.5 2 2.5 \n±50 0 50 100 150 Enable Thresholds (V) \nTemperature (deg C) EN-VOUT Rising TH \nEN-VOUT Falling TH \nEN-VCC Rising TH \nEN-VCC Falling TH \nC001 \n0.5 0.6 0.7 0.8 0.9 1 1.1 \n±50 0 50 100 150 EN Leakage Current ( \x1dA) \nTemperature (deg C) VEN = 3.3V \nC001 \n0 50 100 150 200 250 300 350 \n±50 0 50 100 150 Rdson (mohm) \nTemperature (deg C) HS \nLS \nC001 \n0.5 1 1.5 2 2.5 3 \n±50 0 50 100 150 Shutdown Current ( \x1dA) \nTemperature (deg C) VIN = 24V \nC001 \n12LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=24V,VOUT=3.3V,FS=500kHz, L=10µH,COUT=150µF,CFF=47pF.Please refer to\nApplication Performance Curves forBillofMaterials (BOM) forother VOUTandFScombinations.\nFigure 25.High-Side andLow-side OnResistance vs\nJunction TemperatureFigure 26.Shutdown Current vsJunction Temperature\nFigure 27.Enable Threshold vsJunction Temperature Figure 28.Enable Leakage Current vs\nJunction Temperature\nFigure 29.PGOOD Threshold vsJunction Temperature Figure 30.Feedback Voltage vsJunction Temperature\n010203040506070\n0 10 20 30 40 50 60IQ (µA) \nVIN (V) C009 \n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 \n0 10 20 30 40 50 60 Current (A) \nVIN (V) IL Peak Limit \nIL Valley Limit \nC002 \n13LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=24V,VOUT=3.3V,FS=500kHz, L=10µH,COUT=150µF,CFF=47pF.Please refer to\nApplication Performance Curves forBillofMaterials (BOM) forother VOUTandFScombinations.\nVOUT=3.3V FS=500kHz\nFigure 31.Peak andValley Current Limits vsVINVOUT=3.3V FS=500kHz IOUT=0A\nENpinisconnected toexternal 5Vrail\nFigure 32.Operation IQvsVINwith BIAS Connected toVOUT\nPrecision\nEnableVCC \nEnable\nSlope\nCompLDO\nHICCUP \nDetectorPFM \nDetectorTSD\nOscillatorPWM CONTROL LOGIC\nFreq \nFoldbackZero \nCrossUVLOCBOOTVINBIAS\nPGOODENABLE\nAGND\nPGND SYNCVCC\nSW\nFBHS I Sense\nRTISSC\n+\n±\nLS I SensePGood\nPGoodFBSS/TRK\n+\nOV/UV \nDetectorREFEAInternal \nSS\nRC\nCC+±\n14LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LM46002 regulator isaneasy tousesynchronous step-down DC-DC converter that operates from 3.5-V to\n60-V supply voltage. Itiscapable ofdelivering upto2-ADCload current with exceptional efficiency andthermal\nperformance inavery small solution size. Anextended family isavailable in0.5-A and1-Aload options inpin-to-\npincompatible packages.\nThe LM46002 employs fixed-frequency, peak-current-mode control with discontinuous conduction mode (DCM)\nand pulse frequency modulation (PFM) mode atlight load toachieve high efficiency across theload range. The\ndevice isinternally compensated, which reduces design time, and requires fewer external components. The\nswitching frequency isprogrammable from 200kHz to2.2MHz byanexternal resistor, RT.Itdefaults at500kHz\nwithout RT.The LM46002 isalso capable ofsynchronization toanexternal clock within the200-kHz to2.2-MHz\nfrequency range. The wide switching frequency range allows thedevice tobeoptimized tofitsmall board space\nathigher frequency, orhigh efficient power conversion atlower frequency.\nOptional features areincluded formore comprehensive system requirements, including power-good (PGOOD)\nflag, precision enable, synchronization toexternal clock, extendable soft-start time, and output-voltage tracking.\nThese features provide aflexible and easy-to-use platform forawide range ofapplications. Protection features\ninclude overtemperature shutdown, VCCundervoltage lockout (UVLO), cycle-by-cycle current limit, and short-\ncircuit protection with hiccup mode.\nThe family requires fewexternal components and thepinarrangement was designed forsimple, optimum PCB\nlayout. The LM46002 device isavailable inthe16-pin HTSSOP (PWP) leaded package (6.6 mm×5.1mm×1.2\nmm) with 0.65-mm lead pitch.\n7.2 Functional Block Diagram\n00VIN\n-VD1tON\nt\ntInductor CurrentD = tON / TSWVSW\ntOFF\nTSWiLSW Voltage\nûiLIOUTILPK\n15LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Fixed-Frequency, Peak-Current-Mode-Controlled, Step-Down Regulator\nThe following operating description oftheLM46002 refer totheFunctional Block Diagram and tothewaveforms\ninFigure 33.The LM46002 isastep-down buck regulator with both high-side (HS) switch and low-side (LS)\nswitch (synchronous rectifier) integrated. The LM46002 supplies aregulated output voltage byturning ontheHS\nandLSNMOS switches with controlled ON-time. During theHSswitch ON-time, theSWpinvoltage VSWswings\nuptoapproximately VIN,and theinductor current ILincreases with alinear slope (VIN–VOUT)/L.When theHS\nswitch isturned offbythecontrol logic, theLSswitch isturned onafter aanti-shoot-through dead time. Inductor\ncurrent discharges through theLSswitch with aslope of–VOUT/L.The control parameter ofbuck converters are\ndefined asduty cycle D=tON/TSW,where tONistheHSswitch ON-time and TSWistheswitching period. The\nregulator control loop maintains aconstant output voltage byadjusting theduty cycle D.Inanideal buck\nconverter, where losses areignored, Disproportional totheoutput voltage andinversely proportional totheinput\nvoltage: D=VOUT/VIN.\nFigure 33.SWNode andInductor Current Waveforms inContinuous Conduction Mode (CCM)\nThe LM46002 synchronous buck converter employs peak current mode control topology. Avoltage feedback\nloop isused togetaccurate DCvoltage regulation byadjusting thepeak current command based onvoltage\noffset. The peak inductor current issensed from theHSswitch and compared tothepeak current tocontrol the\nON-time oftheHSswitch. The voltage feedback loop isinternally compensated, which allows forfewer external\ncomponents, makes iteasy todesign, and provides stable operation with almost any combination ofoutput\ncapacitors. The regulator operates with fixed switching frequency inCCM and DCM. Atvery light load, the\nLM46002 operates inPFM tomaintain high efficiency, andtheswitching frequency decreases with reduced load\ncurrent.\n7.3.2 Light Load Operation\nDCM operation isemployed intheLM46002 when theinductor current valley reaches zero. The LM46002 isin\nDCM when load current isless than half ofthepeak-to-peak inductor current ripple inCCM. InDCM, theLS\nswitch isturned offwhen theinductor current reaches zero. Switching loss isreduced byturning offtheLSFET\natzero current, and the conduction loss islowered bynot allowing negative current conduction. Power\nconversion efficiency ishigher inDCM than CCM under thesame conditions.\nInDCM, theHSswitch ON-time reduces with lower load current. When either theminimum HSswitch ON-time\n(TON-MIN )ortheminimum peak inductor current (IPEAK-MIN )isreached, theswitching frequency decreasse to\nmaintain regulation. Atthispoint, theLM46002 operates inPFM. InPFM, switching frequency isdecreased by\nthecontrol loop when load current reduces tomaintain output voltage regulation. Switching loss isfurther\nreduced inPFM operation due toless frequent switching actions. Figure 34shows anexample ofswitching\nfrequency decreases with decreased load current.\nFB\nFBB FBT\nOUT FBVR R V V  \x10\nFBRFBT\nRFBBVOUT\n1.E+031.E+041.E+051.E+06\n0.001 0.010 0.100 1.000Switching Frequency (Hz) \nLOAD CURRENT (A) VIN = 12V\nVIN = 24V\nVIN = 36V\nC007 \n16LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 34.Switching Frequency Decreases With Lower Load Current inPFM Operation\nVOUT=5VFS=1MHz\nInPFM operation, asmall positive DCoffset isrequired attheoutput voltage toactivate thePFM detector. The\nlower thefrequency inPFM, themore DCoffset isneeded atVOUT.See Typical Characteristics fortypical DC\noffset atvery light load. IftheDCoffset onVOUTisnotacceptable foragiven application, astatic load atoutput is\nrecommended toreduce oreliminate theoffset. Lowering values ofthefeedback divider RFBTandRFBBcanalso\nserve asastatic load. Inconditions with lowVINand/or high frequency, theLM46002 may notenter PFM mode if\ntheoutput voltage cannot becharged uptoprovide thetrigger toactivate thePFM detector. Once theLM46002\nisoperating inPFM mode athigher VIN,itremains inPFM operation when VINisreduced.\n7.3.3 Adjustable Output Voltage\nThe voltage regulation loop intheLM46002 regulates output voltage bymaintaining thevoltage onFBpin(VFB)\ntobethesame astheinternal REF voltage (VREF).Use aresistor divider pair toprogram theratio from output\nvoltage VOUTtoVFB.The resistor divider isconnected from theVOUToftheLM46002 toground with themid-point\nconnecting totheFBpin.\nFigure 35.Output Voltage Setting\nThe voltage reference system produces aprecise voltage reference over temperature. The internal REF voltage\nis1.011 Vtypically. Toprogram theoutput voltage oftheLM46002 tobeacertain value VOUT,RFBBcan be\ncalculated with aselected RFBTbyEquation 1:\n(1)\nThe choice oftheRFBTdepends ontheapplication. TIrecommends RFBTintherange from 10kΩto100 kΩfor\nmost applications. Alower RFBTvalue can beused ifstatic loading isdesired toreduce VOUToffset inPFM\noperation. Lower RFBTreduces efficiency atvery light load. Less static current goes through alarger RFBTand\nmight bemore desirable when light load efficiency iscritical. ButRFBTlarger than 1MΩisnotrecommended\nbecause itmakes thefeedback path more susceptible tonoise. Larger RFBTvalue requires more carefully\ndesigned feedback path onthePCB. The tolerance and temperature variation oftheresistor dividers affect the\noutput voltage regulation. TIrecommends using divider resistors with 1%tolerance orbetter and temperature\ncoefficient of100ppm orlower.\nVIN\nENABLERENT\nRENB\n17LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\nIftheresistor divider isnotconnected properly, output voltage cannot beregulated because thefeedback loop is\nbroken. IftheFBpinisshorted toground, theoutput voltage isdriven close toVINbecause theregulator detects\nvery lowvoltage ontheFBpinand tries toregulate itup.The load connected totheoutput could bedamaged\nunder such acondition. Donotshort FBpintoground when theLM46002 isenabled. Itisimportant toroute the\nfeedback trace away from thenoisy area ofthePCB. Formore layout recommendations, seeLayout section.\n7.3.4 Enable (ENABLE)\nVoltage ontheENpin(VEN)controls theONorOFF functionality oftheLM46002. Applying avoltage less than\n0.4VtotheENinput shuts down theoperation oftheLM46002. Inshutdown mode thequiescent current drops\ntotypically 2.3µAatVIN=24V.\nThe internal LDO output voltage VCCisturned onwhen VENishigher than 1.2V.The LM46002 switching action\nand output regulation areenabled when VENisgreater than 2.1V(typical). The LM46002 supplies regulated\noutput voltage when enabled andoutput current upto2A.\nThe ENABLE pinisaninput and cannot beopen circuit orfloating. The simplest way toenable theoperation of\ntheLM46002 istoconnect theENABLE pintoVIN pins directly. This allows self-start-up oftheLM46002 when\nVINiswithin theoperation range.\nMany applications willbenefit from theemployment ofanenable divider RENTandRENBinFigure 36toestablish\naprecision system UVLO level forthestage. System UVLO canbeused forsupplies operating from utility power\naswell asbattery power. Itcanbeused forsequencing, ensuring reliable operation, orsupply protection, such\nasabattery. Anexternal logic signal canalso beused todrive ENinput forsystem sequencing andprotection.\nFigure 36.System UVLO byEnable Dividers\n7.3.5 VCC, UVLO, andBIAS\nThe LM46002 integrates aninternal LDO togenerate VCCforcontrol circuitry andMOSFET drivers. The nominal\nvoltage forVCCis3.2V.The VCC pinistheoutput oftheLDO and must beproperly bypassed. Place ahigh-\nquality ceramic capacitor with 2.2µFto10µFcapacitance and6.3Vorhigher rated voltage asclose aspossible\ntoVCC andgrounded totheexposed PAD andground pins. Donotload theVCC output pinorleave floating or\nshorted toground during operation. Shorting VCC toground during operation may cause damage tothe\nLM46002.\nUndervoltage lockout (UVLO) prevents theLM46002 from operating until theVCCvoltage exceeds 3.15 V\n(typical). The VCCUVLO threshold has575 mVofhysteresis (typically) toprevent undesired shutting down due\ntotemporary VINdroops.\nThe internal LDO hastwoinputs: primary from VIN and secondary from BIAS input. The BIAS input powers the\nLDO when VBIASishigher than thechangeover threshold. Power loss ofanLDO iscalculated byILDO×(VIN-LDO –\nVOUT-LDO ).The higher thedifference between theinput and output voltages oftheLDO, themore power loss\noccur tosupply thesame output current. The BIAS input isdesigned toreduce thedifference oftheinput and\noutput voltages oftheLDO toreduce power loss and improve LM46002 efficiency, especially atlight load. TI\nrecommends tying theBIAS pintoVOUTwhen VOUT≥3.3V. The BIAS pinmust begrounded inapplications with\nVOUTless than 3.3V.BIAS input canalso come from anexternal voltage source, ifavailable, toreduce power\nloss. When used, TIrecommends a1-µFto10-µFhigh-quality ceramic capacitor tobypass theBIAS pinto\nground.\nEnable\nInternal SS Ramp\nExt Tracking Signal to SS pin\nVOUT\nSS/TRKRTRT\nRTRBEXT RAMP\nSS SSC SSC I t u \n18LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.6 Soft Start andVoltage Tracking (SS/TRK)\nThe LM46002 has aflexible and easy-to-use start-up rate control pin: SS/TRK. Soft-start feature istoprevent\ninrush current impacting theLM46002 anditssupply when power isfirstapplied. Soft start isachieved byslowly\nramping upthetarget regulation voltage when thedevice isfirstenabled orpowered up.\nThe simplest way tousethedevice istoleave theSS/TRK pinopen circuit orfloating. The LM46002 employs\ntheinternal soft-start control ramp andstart uptotheregulated output voltage in4.1mstypically.\nInapplications with alarge amount ofoutput capacitors, higher VOUT,orother special requirements, thesoft-start\ntime canbeextended byconnecting anexternal capacitor CSSfrom SS/TRK pintoAGND. Extended soft-start\ntime further reduces thesupply current required tocharge upoutput capacitors and supply anyoutput loading.\nAninternal current source (ISSC=2.2µA)charges CSSand generates aramp from 0VtoVFBtocontrol the\nramp-up rate oftheoutput voltage. Foradesired softstart time tSS,thecapacitance forCSScanbefound by\n(2)\nThe soft-start capacitor CSSisdischarged byaninternal FET when VOUTisshutdown byhiccup protection or\nENABLE =logic low. When alarge CSSisapplied and ENABLE istoggled lowonly forashort period oftime, it\ncould happen that CSSisnotfully discharged and thenext soft start ramp willfollow internal soft start ramp\nbefore reaching theleft-over voltage onCSSand then follow theramp programmed byCSS.Ifthis isnot\nacceptable byacertain application, aR-C low-pass filter can beadded toENABLE toslow down theshutting\ndown ofVCC, which allows more time todischarge CSS.\nThe LM46002 iscapable ofstart-up intoprebiased output conditions. When theinductor current reaches zero,\ntheLSswitch isturned offtoavoid negative current conduction. This operation mode isalso called diode\nemulation mode. Itisbuilt-in bytheDCM operation inlight loads. With aprebiased output voltage, theLM46002\nwaits until thesoft-start ramp allows regulation above theprebiased voltage and then follows thesoft-start ramp\ntotheregulation level.\nWhen anexternal voltage ramp isapplied totheSS/TRK pin,theLM46002 FBvoltage follows theramp ifthe\nramp magnitude islower than theinternal soft-start ramp. Aresistor divider pair can beused ontheexternal\ncontrol ramp totheSS/TRK pintoprogram thetracking rate oftheoutput voltage. The final voltage seen bythe\nSS/TRK pinmust notfallbelow 1.2Vtoavoid abnormal operation.\nFigure 37.Soft Start Tracking External Ramp\nVOUTtracked toanexternal voltage ramp hastheoption oframping upslower orfaster than theinternal voltage\nramp. VFBalways follows thelower potential oftheinternal voltage ramp and thevoltage ontheSS/TRK pin.\nFigure 38shows thecase when VOUTramps slower than theinternal ramp, while Figure 39shows when VOUT\nramps faster than theinternal ramp. Faster start uptime may result ininductor current-tripping current protection\nduring start-up. Use with special care.\nFigure 38.Tracking With Longer Start-up Time Than TheInternal Ramp\n050100150200250\n0 500 1000 1500 2000 2500RT Resistance (k \x9f) \nSwitching Frequency (kHz) C008 \nEnable\nInternal SS Ramp\nExt Tracking Signal to SS pin\nVOUT\n19LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 39.Tracking With Shorter Start-up Time Than TheInternal Ramp\n7.3.7 Switching Frequency (RT) andSynchronization (SYNC)\nThe switching frequency oftheLM46002 canbeprogrammed bytheimpedance RTfrom theRTpintoground.\nThe frequency isinversely proportional totheRTresistance. The RTpincanbeleftfloating, and theLM46002\noperates at500kHz default switching frequency. The RTpinisnotdesigned tobeshorted toground.\nForadesired frequency, typical RTresistance canbefound byEquation 3.\nRT(kΩ)=40200 /Freq (kHz) -0.6 (3)\nFigure 40shows RTresistance vsswitching frequency FScurve.\nFigure 40.RTResistance vsSwitching Frequency\nTable 1provides typical RTvalues foragiven FS.\nTable 1.Typical Frequency Setting RTResistance\nFS(kHz) RT(kΩ)\n200 200\n350 115\n500 80.6\n750 53.6\n1000 39.2\n1500 26.1\n2000 19.6\n2200 17.8\nSYNC\nRTERMEXT CLOCK\n20LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\nThe LM46002 switching action canalso besynchronized toanexternal clock from 200kHz to2.2MHz. Connect\nanexternal clock totheSYNC pin,with proper high speed termination, toavoid ringing. Ground theSYNC pinif\nnotused.\nFigure 41.Frequency Synchronization\nThe recommendations fortheexternal clock include high level nolower than 2V,lowlevel nohigher than 0.4V,\nduty cycle between 10% and 90%, and both positive and negative pulse width noshorter than 80ns.When the\nexternal clock fails atlogic high orlow, theLM46002 switches atthefrequency programmed bytheRTresistor\nafter atime-out period. TIrecommends connecting aresistor RTtotheRTpinsothat theinternal oscillator\nfrequency isthesame asthetarget clock frequency when theLM46002 issynchronized toanexternal clock.\nThis allows theregulator tocontinue operating atapproximately thesame switching frequency iftheexternal\nclock fails.\nThe choice ofswitching frequency isusually acompromise between conversion efficiency and thesize ofthe\ncircuit. Lower switching frequency implies reduced switching losses (including gate charge losses, switch\ntransition losses, etc.) andusually results inhigher overall efficiency. However, higher switching frequency allows\nuse ofsmaller LCoutput filters and hence amore compact design. Lower inductance also helps transient\nresponse (higher large signal slew rate ofinductor current) and reduces theDCR loss. The optimal switching\nfrequency isusually atrade-off inagiven application andthus needs tobedetermined onacase-by-case basis.\nItisrelated totheinput voltage, output voltage, most frequent load current level(s), external component choices,\nand circuit size requirement. The choice ofswitching frequency may also belimited ifanoperating condition\ntriggers TON-MIN orTOFF-MIN .\n7.3.8 Minimum ON-Time, Minimum OFF-Time, andFrequency Foldback atDropout Conditions\nMinimum ON-time, TON-MIN ,istheleast duration oftime thattheHSswitch canbeon.TON-MIN istypically 125 ns\nintheLM46002. Minimum OFF-time, TOFF-MIN ,istheleast duration that theHSswitch can beoff.TOFF-MIN is\ntypically 200nsintheLM46002.\nInCCM operation, TON-MIN andTOFF-MIN limits thevoltage conversion range given aselected switching frequency.\nThe minimum duty cycle allowed is\nDMIN=TON-MIN ×FS (4)\nAnd themaximum duty cycle allowed is\nDMAX=1–TOFF-MIN ×FS (5)\nGiven fixed TON-MIN and TOFF-MIN ,thehigher theswitching frequency thenarrower therange oftheallowed duty\ncycle. IntheLM46002, frequency foldback scheme isemployed toextend themaximum duty cycle when TOFF-MIN\nisreached. The switching frequency decreases once longer duty cycle isneeded under lowVINconditions. The\nswitching frequency can bedecreased toapproximately 1/10 oftheprogrammed frequency byRTorthe\nsynchronization clock. Such wide range offrequency foldback allows theLM46002 output voltage tostay in\nregulation with amuch lower supply voltage VIN.This leads toalower effective dropout voltage. See Typical\nCharacteristics formore details.\nGiven anoutput voltage, thechoice oftheswitching frequency affects theallowed input voltage range, solution\nsize, andefficiency. The maximum operatable supply voltage canbefound by\nVIN-MAX =VOUT/(FS×TON-MIN ) (6)\nAtlower supply voltage, theswitching frequency decreases once TOFF-MIN istripped. The minimum VINwithout\nfrequency foldback canbeapproximated by\nVIN-MIN =VOUT/(1–FS×TOFF-MIN ) (7)\nTaking considerations ofpower losses inthesystem with heavy load operation, VIN-MIN ishigher than theresult\ncalculated inEquation 7.With frequency foldback, VIN-MIN islowered bydecreased FS.Figure 42gives an\nexample ofhow FSdecreases with decreasing supply voltage VINatdropout operation.\nFBRFBT\nRFBBCFFVOUT\n1.0E+041.0E+051.0E+06\n5.0 5.5 6.0 6.5 7.0Switching Frequency (Hz) \nVIN (V) Load=0.1A\nLoad=0.5A\nLoad=1A\nLoad=1.5A\nLoad=2A\nC005 \n21LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 42.Switching Frequency Decreases inDropout Operation\nVOUT=5VFS=1MHz\n7.3.9 Internal Compensation andCFF\nThe LM46002 isinternally compensated with RC=400 kΩand CC=50pFasshown inFunctional Block\nDiagram .The internal compensation isdesigned such that theloop response isstable over theentire operating\nfrequency andoutput voltage range. Depending ontheoutput voltage, thecompensation loop phase margin can\nbelowwith allceramic capacitors. Anexternal feed-forward cap CFFisrecommended tobeplaced inparallel\nwith thetopresistor divider RFBTforoptimum transient performance.\nFigure 43.Feed-Forward Capacitor forLoop Compensation\nThe feedforward capacitor CFFinparallel with RFBTplaces anadditional zero before thecrossover frequency of\nthecontrol loop toboost phase margin. The zero frequency canbefound by\nfZ-CFF =1/(2π×RFBT×CFF). (8)\nAnadditional pole isalso introduced with CFFatthefrequency of\nfP-CFF =1/(2π×CFF×(RFBT//RFBB)). (9)\nTheCFFshould beselected such thatthebandwidth ofthecontrol loop without theCFFiscentered between fZ-CFF\nand fP-CFF .The zero fZ-CFF adds phase boost atthecrossover frequency and improves transient response. The\npole fP-CFF helps maintaining proper gain margin atfrequency beyond thecrossover.\nDesigns with different combinations ofoutput capacitors need different CFF.Different types ofcapacitors have\ndifferent Equivalent Series Resistance (ESR). Ceramic capacitors have thesmallest ESR and need themost\nCFF.Electrolytic capacitors have much larger ESR, and theESR zero frequency would belowenough toboost\nthephase uparound thecrossover frequency. Designs using mostly electrolytic capacitors attheoutput may not\nneed anyCFF(see Equation 10):\nfZ-ESR =1/(2π×ESR ×COUT) (10)\nThe CFFcreates atime constant with RFBTthatcouples intheattenuated output voltage ripple totheFBnode. If\ntheCFFvalue istoolarge, itcancouple toomuch ripple totheFBandaffect VOUTregulation. Itcould also couple\ntoomuch transient voltage deviation and falsely tripPGOOD thresholds. Therefore, calculate CFFbased on\noutput capacitors used inthesystem. Atcold temperatures, thevalue ofCFFmight change based onthe\ntolerance ofthechosen component. This may reduce itsimpedance andease noise coupling ontheFBnode. To\navoid this, more capacitance canbeadded totheoutput orthevalue ofCFFcanbereduced. See theDetailed\nDesign Procedure forthecalculation ofCFF.\n22LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.10 Bootstrap Voltage (BOOT)\nThe driver oftheHSswitch requires abias voltage higher than VINwhen theHSswitch isON. The capacitor\nconnected between CBOOT andSWpins works asacharge pump toboost voltage ontheCBOOT pinto(VSW+\nVCC).The boot diode isintegrated ontheLM46002 dietominimize thebill-of-material (BOM). Asynchronous\nswitch isalso integrated inparallel with theboot diode toreduce voltage drop onCBOOT. TIrecommends a\nhigh-quality ceramic, 0.47- µF,6.3-V orhigher capacitor forCCBOOT .\n7.3.11 Power Good (PGOOD)\nThe LM46002 has abuilt-in power-good flag shown onPGOOD pintoindicate whether theoutput voltage is\nwithin itsregulation level. The PGOOD signal can beused forstart-up sequencing ofmultiple rails orfault\nprotection. The PGOOD pinisanopen-drain output thatrequires apullup resistor toanappropriate DCvoltage.\nVoltage detected bythePGOOD pinmust never exceed 12V.Aresistor divider pair canbeused todivide the\nvoltage down from ahigher potential. Atypical range ofpullup resistor value is10kΩto100kΩ.\nWhen theFBvoltage iswithin thepower-good band, +4% above and –7%below theinternal reference VREF\ntypically, thePGOOD switch isturned off,and thePGOOD voltage ispulled uptothevoltage level defined by\nthepullup resistor ordivider. When theFBvoltage isoutside ofthetolerance band, +10 %above or–13%\nbelow VREFtypically, thePGOOD switch isturned on,andthePGOOD pinvoltage ispulled lowtoindicate power\nbad. Both rising andfalling edges ofthepower-good flaghave abuilt-in 220µs(typical) deglitch delay.\n7.3.12 Overcurrent andShort-Circuit Protection\nThe LM46002 isprotected from overcurrent conditions bycycle-by-cycle current limiting onboth peak andvalley\noftheinductor current. Hiccup mode isactivated ifafault condition persists toprevent overheating.\nHigh-side MOSFET overcurrent protection isimplemented bythenature ofthepeak-current-mode control. The\nHSswitch current issensed when theHSisturned onafter asetblanking time. The HSswitch current is\ncompared totheoutput oftheerror amplifier (EA) minus slope compensation every switching cycle. See the\nFunctional Block Diagram formore details. The peak current oftheHSswitch islimited bythemaximum EA\noutput voltage minus theslope compensation atevery switching cycle. The slope compensation magnitude atthe\npeak current isproportional totheduty cycle.\nWhen theLSswitch isturned on,thecurrent going through itisalso sensed andmonitored. The LSswitch isbe\nturned OFF attheend ofaswitching cycle ifitscurrent isabove theLScurrent limit ILS-LIMIT .The LSswitch is\nkept ONsothat inductor current keeps ramping down, until theinductor current ramps below ILS-LIMIT .The LS\nswitch isthen turned OFF, and theHSswitch isturned on,after adead time. Ifthecurrent oftheLSswitch is\nhigher than theLScurrent limit for32consecutive cycles, and thepower-good flag islow, hiccup-current\nprotection mode isactivated. Inhiccup mode, theregulator isshut down andkept offfor5.5ms,typically, before\ntheLM46002 tries tostart again. Ifovercurrent orshort-circuit fault condition stillexists, hiccup repeats until the\nfault condition isremoved. Hiccup mode reduces power dissipation under severe overcurrent conditions,\npreventing overheating andpotential damage tothedevice.\nHiccup isonly activated when power-good flagislow. Under non-severe overcurrent conditions when VOUThas\nnotfallen outside ofthePGOOD tolerance band, theLM46002 reduces theswitching frequency and keeps the\ninductor current valley clamped attheLScurrent limit level. This operation mode allows slight overcurrent\noperation during load transients without tripping hiccup. Ifthepower-good flag becomes low, hiccup operation\nstarts after LScurrent limit istripped 32consecutive cycles.\n7.3.13 Thermal Shutdown\nThermal shutdown isabuilt-in self protection tolimit junction temperature and prevent damages due to\noverheating. Thermal shutdown turns offthedevice when thejunction temperature exceeds 160°Ctypically to\nprevent further power dissipation and temperature rise. Junction temperature reduces after thermal shutdown.\nThe LM46002 attempts torestart when thejunction temperature drops to150°C.\n23LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Shutdown Mode\nThe ENpinprovides electrical ONand OFF control fortheLM46002. When VENisbelow 0.4V,thedevice isin\nshutdown mode. Both theinternal LDO and theswitching regulator areoff.Inshutdown mode thequiescent\ncurrent drops to2.3µAtypically with VIN=24V.The LM46002 also employs UVLO protection. IfVCCvoltage is\nbelow theUVLO level, theoutput oftheregulator isturned off.\n7.4.2 Standby Mode\nThe internal LDO has alower enable threshold than theregulator. When VENisabove 1.2Vand below the\nprecision enable falling threshold (1.8 Vtypically), theinternal LDO regulates theVCCvoltage at3.2V.The\nprecision enable circuitry isturned ononce VCCisabove theUVLO threshold. The switching action and voltage\nregulation arenotenabled unless VENrises above theprecision enable threshold (2.1 Vtypically).\n7.4.3 Active Mode\nThe LM46002 isinactive mode when VENisabove theprecision enable threshold and VCCisabove itsUVLO\nlevel. The simplest way toenable theLM46002 istoconnect theENpintoVIN.This allows selfstart-up ofthe\nLM46002 when theinput voltage isintheoperation range: 3.5Vto60V.See Enable (ENABLE) and VCC,\nUVLO, andBIAS fordetails onsetting these operating levels.\nInactive mode, depending ontheload current, theLM46002 isinoneoffour modes:\n1.Continuous conduction mode (CCM) with fixed switching frequency when load current isabove half ofthe\npeak-to-peak inductor current ripple;\n2.Discontinuous conduction mode (DCM) with fixed switching frequency when load current islower than halfof\nthepeak-to-peak inductor current ripple inCCM operation;\n3.Pulse frequency modulation (PFM) when switching frequency isdecreased atvery light load;\n4.Foldback mode when switching frequency isdecreased tomaintain output regulation atlower supply voltage\nVIN.\n7.4.4 CCM Mode\nCCM operation isemployed intheLM46002 when theload current ishigher than half ofthepeak-to-peak\ninductor current. InCCM operation, thefrequency ofoperation isfixed unless theminimum HSswitch ON-time\n(TON-MIN ),themininum HSswitch OFF-time (TOFF-MIN )orLScurrent limit isexceeded. Output voltage ripple isata\nminimum inthismode, andthemaximum output current of2Acanbesupplied bytheLM46002.\n7.4.5 Light Load Operation\nWhen theload current islower than halfofthepeak-to-peak inductor current inCCM, theLM46002 operates in\nDCM, also known asdiode emulation mode (DEM). InDCM operation, theLSFET isturned offwhen the\ninductor current drops to0Atoimprove efficiency. Both switching losses and conduction losses arereduced in\nDCM, comparing toforced PWM operation atlight load.\nAteven lighter current loads, PFM isactivated tomaintain high efficiency operation. When theHSswitch ON-\ntime reduces toTON-MIN orpeak inductor current reduces toitsminimum IPEAK-MIN ,theswitching frequency\nreduces tomaintain proper regulation. Efficiency isgreatly improved byreducing switching andgate drive losses.\n7.4.6 Self-Bias Mode\nForhighest efficiency ofoperation, TIrecommends thattheBIAS pinbeconnected directly toVOUTwhen 3.3V≤\nVOUT≤28V.Inthisself-bias mode ofoperation, thedifference between theinput and output voltages ofthe\ninternal LDO arereduced and therefore thetotal efficiency oftheLM46002 isimproved. These efficiency gains\naremore evident during light load operation. During this mode ofoperation, theLM46002 operates with a\nminimum quiescent current of27µA(typical). SeeVCC, UVLO, andBIAS formore details.\nSW VIN\nPGNDCBOOT\nVCC\nBIAS\nSYNCRT\nPGOODENABLE\nSS/TRK\nAGNDFBLM46002COUT\nCBOOTCIN\nCVCC\nCBIASRFBT\nRFBBCFFL\nCSS\nRT\nRSYNC\nTie BIAS to PGND \nwhen V OUT < 3.3VVINVOUT\nRENT\nRENB\nRPG\nSW VIN\nPGNDCBOOT\nVCCBIAS\nSYNCRTENABLE\nSS/TRK\nAGNDFBLM46002VIN\nCOUT CBOOT CIN\nCVCCVOUT\nCBIAS\nRFBT\nRFBBCFFL\nPGOOD\nSW VIN\nPGNDCBOOT\nVCCBIAS\nSYNCRTENABLE\nSS/TRK\nAGNDFBLM46002VIN\nCOUT CBOOT CIN\nCVCCVOUT\nRFBT\nRFBBCFFL\nPGOOD\n24LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8Applications andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LM46002 isastep down DC-to-DC regulator. Itistypically used toconvert ahigher DCvoltage toalower\nDCvoltage with amaximum output current of2A.The following design procedure can beused toselect\ncomponents fortheLM46002. Alternately, theWEBENCH®software may beused togenerate complete designs.\nWhen generating adesign, the WEBENCH ®software utilizes iterative design procedure and accesses\ncomprehensive databases ofcomponents. SeeCustom Design With WEBENCH ®Tools formore details.\n8.2 Typical Applications\nThe LM46002 only requires afewexternal components toconvert from awide range ofsupply voltage tooutput\nvoltage. Figure 44shows abasic schematic when BIAS isconnected toVOUT.This isrecommended forVOUT≥\n3.3V.ForVOUT<3.3V,connect BIAS toground, asshown inFigure 45.\nFigure 44.LM46002 Basic Schematic for\nVOUT≥3.3V,TieBIAS toVOUTFigure 45.LM46002 Basic Schematic for\nVOUT<3.3V,t-Tie BIAS toGround\nThe LM46002 also integrates afulllistofoptional features toaidsystem design requirements, such asprecision\nenable, VCCUVLO, programmable softstart, output voltage tracking, programmable switching frequency, clock\nsynchronization, and power-good indication. Each application canselect thefeatures foramore comprehensive\ndesign. Aschematic with allfeatures utilized isshown inFigure 46.\nFigure 46.LM46002 Schematic with AllFeatures\n25LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Applications (continued)\n(1) Inductor values arecalculated based ontypical VIN=24V.\n(2) AlltheCOUTvalues areafter derating. Add more when using ceramics.\n(3) RFBT=0ΩforVOUT=1V.RFBT=1MΩforallother VOUTsettings.\n(4) Fordesigns with RFBTother than 1MΩ,adjust CFFsothat(CFF×RFBT)isunchanged, andadjust RFBBsothat(RFBT/RFBB)is\nunchanged.\n(5) High ESR COUTprovides enough phase boost, andCFFisnotneeded.The external components must fulfill theneeds oftheapplication, butalso thestability criteria ofthedevice\ncontrol loop. The LM46002 isoptimized towork within arange ofexternal components. The inductance and\ncapacitance oftheLCoutput filter must beconsidered inconjunction, creating adouble pole, responsible forthe\ncorner frequency oftheconverter. Table 2canbeused tosimplify theoutput filter component selection.\nTable 2.L,COUTandCFFTypical Values\nFS(kHz) L(µH)(1)COUT(µF)(2)CFF(pF)(3)(4)RT(kΩ) RFBB(kΩ)(3)(4)\nVOUT=1V\n200 8.2 560 none 200 100\n500 3.3 470 none 80.6 oropen 100\n1000 1.8 220 none 39.2 100\n2200 0.68 150 none 17.8 100\nVOUT=3.3V\n200 27 250 56 200 432\n500 10 150 47 80.6 oropen 432\n1000 4.7 100 33 39.2 432\n2200 2.2 47 22 17.8 432\nVOUT=5V\n200 33 200 68 200 249\n500 15 100 47 80.6 oropen 249\n1000 6.8 47 47 39.2 249\n2200 3.3 33 33 17.8 249\nVOUT=12V\n200 56 68 seenote(5)200 90.9\n500 22 47 68 80.6 oropen 90.9\n1000 10 33 47 39.2 90.9\nVOUT=24V\n200 180 68 seenote(5)200 43.2\n500 47 47 seenote(5)80.6 oropen 43.2\n1000 22 33 seenote(5)39.2 43.2\nFB\nFBB FBT\nOUT FBVR R V V  \x10\n26LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1 Design Requirements\nAdetailed design procedure isdescribed based onadesign example. For this design example, use the\nparameters listed inTable 3astheinput parameters.\nTable 3.Design Example Parameters\nDESIGN PARAMETER VALUE\nInput voltage VIN 24Vtypical, range from 3.8Vto60V\nOutput voltage VOUT 3.3V\nInput ripple voltage 400mV\nOutput ripple voltage 30mV\nOutput current rating 2A\nOperating frequency 500kHz\nSoft-start time 10ms\n8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM46002 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Output Voltage Setpoint\nThe output voltage oftheLM46002 device isexternally adjustable using aresistor divider network. The divider\nnetwork iscomprised oftopfeedback resistor RFBTand bottom feedback resistor RFBB.Use Equation 11to\ndetermine theoutput voltage oftheconverter:\n(11)\nChoose thevalue oftheRFBTtobe1MΩtominimize quiescent current toimprove light load efficiency inthis\napplication. With thedesired output voltage settobe3.3Vand theVFB=1.011 V,theRFBBvalue canthen be\ncalculated using Equation 11.The formula yields avalue of434.78 kΩ.Choose theclosest available value of432\nkΩfortheRFBB.SeeAdjustable Output Voltage formore details.\n\x10 \x10 \x10 u \x10 ud d u u u uIN OUT IN OUT\nS L MAX S L MAX(V V ) D (V V ) DL0.4 F I 0.2 F I\n\x10 u \'  uIN OUT\nL\nS(V V ) DiL F \n27LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8.2.2.3 Switching Frequency\nThe default switching frequency oftheLM46002 device issetat500 kHz when RTpinisopen circuit. The\nswitching frequency isselected tobe500 kHz inthis application forone less passive components. Ifother\nfrequency isdesired, useEquation 12tocalculate therequired value forRT.\nRT(kΩ)=40200 /Freq (kHz) –0.6 (12)\nFor500 kHz, thecalculated RTis79.8 kΩand standard value 80.6 kΩcan also beused tosettheswitching\nfrequency at500kHz.\n8.2.2.4 Input Capacitors\nThe LM46002 device requires high frequency input decoupling capacitor(s) andabulk input capacitor, depending\nontheapplication. The typical recommended value forthehigh frequency decoupling capacitor is4.7µFto10\nµF.Ahigh-quality ceramic type X5R orX7R with sufficiency voltage rating isrecommended. The voltage rating\nmust begreater than themaximum input voltage. Tocompensate thederating ofceramic capactors, avoltage\nrating oftwice themaximum input voltage isrecommended. Additionally, some bulk capacitance canberequired,\nespecially iftheLM46002 circuit isnotlocated within approximately 5cmfrom theinput voltage source. This\ncapacitor isused toprovide damping tothevoltage spiking duetothelead inductance ofthecable ortrace. The\nvalue forthiscapacitor isnotcritical butmust berated tohandle themaximum input voltage including ripple.\nForthisdesign, a10µF,X7R dielectric capacitor rated for100Visused fortheinput decoupling capacitor. The\nequivalent series resistance (ESR) isapproximately 3mΩ,andthecurrent-rating is3A.Include acapacitor with\navalue of0.1µFforhigh-frequency filtering andplace itasclose aspossible tothedevice pins.\nNOTE\nDCbias effect: High-capacitance ceramic capacitors have aDCbias effect, which hasa\nstrong influence onthefinal effective capacitance. Therefore, choose theright capacitor\nvalue carefully. Package size andvoltage rating incombination with dielectric material are\nresponsible fordifferences between the rated capacitor value and the effective\ncapacitance.\n8.2.2.5 Inductor Selection\nThe firstcriterion forselecting anoutput inductor istheinductance itself. Inmost buck converters, thisvalue is\nbased onthedesired peak-to-peak ripple current, ΔiL,that flows intheinductor along with theDCload current.\nAswith switching frequency, theselection oftheinductor isatradeoff between size andcost. Higher inductance\ngives lower ripple current and hence lower output voltage ripple with thesame output capacitors. Lower\ninductance could result insmaller, less expensive component. Aninductance thatgives aripple current of20% to\n40% ofthe2Aatthetypical supply voltage isagood starting point.ΔiL=(1/5 to2/5) ×IOUT.The peak-to-peak\ninductor current ripple canbefound byEquation 13,and therange ofinductance canbefound byEquation 14\nwith thetypical input voltage used asVIN.\n(13)\n(14)\nL\nOUTirI\' \n28LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedDistheduty cycle oftheconverter which inabuck converter itcanbeapproximated asD=VOUT/VIN,assuming\nnoloss power conversion. Bycalculating interms ofamperes, volts, andmegahertz, theinductance value comes\noutinmicro henries. The inductor ripple current ratio isdefined by:\n(15)\nThe second criterion istheinductor saturation current rating. The inductor must berated tohandle themaximum\nload current plus theripple current:\nIL-PEAK =ILOAD-MAX +ΔiL/2 (16)\nThe LM46002 has both valley current limit and peak current limit. During aninstantaneous short, thepeak\ninductor current can behigh due toamomentary increase induty cycle. The inductor current rating must be\nhigher than theHScurrent limit. Itisadvised toselect aninductor with alarger core saturation margin and\npreferably asofter rolloff oftheinductance value over load current.\nIngeneral, lower inductance inswitching power supplies isthebest choice because itusually corresponds to\nfaster transient response, smaller DCR, and reduced size formore compact designs. Butaninductance that is\ntoolowcan generate aninductor current ripple that istoolarge sothat overcurrent protection atthefullload\ncould befalsely triggered. Italso generates more conduction loss, since theRMS current isslightly higher\nrelative that with lower current ripple atthesame DCcurrent. Larger inductor current ripple also implies larger\noutput voltage ripple with thesame output capacitors. With peak-current-mode control, TIdoes notrecommend\nhaving aninductor current ripple that istoosmall. Enough inductor current ripple improves signal-to-noise ratio\nonthecurrent comparator andmakes thecontrol loop more immune tonoise.\nOnce theinductance isdetermined, thetype ofinductor must beselected. Ferrite designs have very lowcore\nlosses and arepreferable athigh switching frequencies, sodesign goals can concentrate oncopper loss and\npreventing saturation. Ferrite core material saturates hard, which means thatinductance collapses abruptly when\nthepeak design current isexceeded. The ‘hard’saturation results inanabrupt increase ininductor ripple current\nandconsequent output voltage ripple. Donotallow thecore tosaturate!\nForthedesign example, astandard 10-μHinductor from Wurth, Coiltronics, orVishay canbeused forthe3.3-V\noutput with plenty ofcurrent-rating margin.\n8.2.2.6 Output Capacitor Selection\nThe device isdesigned tobeused with awide variety ofLCfilters. Use aslittle output capacitance aspossible to\nkeep cost and size down. Choose theoutput capacitor(s), COUT,with care because COUTdirectly affects the\nsteady-state output voltage ripple, loop stability, andthevoltage over/undershoot during load current transients.\nThe output voltage ripple isessentially composed oftwoparts. One iscaused bytheinductor current ripple going\nthrough theESR oftheoutput capacitors:\nΔVOUT-ESR =ΔiL×ESR (17)\nThe other iscaused bytheinductor current ripple charging anddischarging theoutput capacitors:\nΔVOUT-C =ΔiL/(8×FS×COUT) (18)\nThe twocomponents inthevoltage ripple arenotinphase, sotheactual peak-to-peak ripple issmaller than the\nsum ofthetwopeaks.\nOutput capacitance isusually limited bytransient performance specifications ifthesystem requires tight voltage\nregulation inthepresence oflarge current steps and fastslew rates. When afastlarge load transient happens,\noutput capacitors provide therequired charge before theinductor current canslew totheappropriate level. The\ninitial output voltage step isequal totheload current step multiplied bytheESR. VOUT continues todroop until\nthecontrol loop response increases ordecreases theinductor current tosupply theload. Tomaintain asmall\nover- orunder-shoot during atransient, small ESR andlarge capacitance aredesired. Butthese also come with\nhigher cost and size. Thus, themotivation istoseek afastcontrol loop response toreduce theoutput voltage\ndeviation.\n u S uFF\nxFBT FBT FBB1 1 C2 f R (R //R )\n ux\nOUT OUT4.35fV C \nc\x1f u \x0euS OUTD 1 ESR ( 0.5)F C r\n\x0b \x0cª º § · c c ! u u \x0e \x0e u \x0e « » ¨ ¸ ¨ ¸ u u\' « » © ¹ ¬ ¼ 2\nOUT\nS OUT OUT1 r C (1 D) D (1 r)(F r V /I ) 12\n29LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFor agiven input and output requirement, thefollowing inequality gives anapproximation foranabsolute\nminimum output caprequired:\n(19)\nAlong with thisforthesame requirement, themax ESR should becalculated asperthefollowing inequality\nwhere\n•r=Ripple ratio oftheinductor ripple current (ΔIL/IOUT)\n•ΔVOUT=target output voltage undershoot\n•D’=1–duty cycle\n•FS=switching frequency\n•IOUT=load current (20)\nAgeneral guide lineforCOUTrange isthatCOUTshould belarger than theminimum required output capacitance\ncalculated byEquation 19,and smaller than 10times theminimum required output capacitance or1mF. In\napplications with VOUTless than 3.3V,itiscritical that lowESR output capacitors areselected. This willlimit\npotential output voltage overshoots astheinput voltage falls below thedevice normal operating range. To\noptimize thetransient behavior afeed-forward capacitor could beadded inparallel with theupper feedback\nresistor. Forthisdesign example, three 47-µF,10-V, X7R ceramic capacitors areused inparallel.\n8.2.2.7 Feed-Forward Capacitor\nThe LM46002 isinternally compensated and theinternal R-C values are400 kΩand 50pF,respectively.\nDepending ontheVOUTandfrequency FS,iftheoutput capacitor COUTisdominated bylowESR (ceramic types)\ncapacitors, itcould result inlowphase margin. Toimprove thephase boost anexternal feedforward capacitor\nCFFcan beadded inparallel with RFBT.CFFischosen such that phase margin isboosted atthecrossover\nfrequency without CFF.Asimple estimation forthecrossover frequency without CFF(fx)isshown inEquation 21,\nassuming COUThasvery small ESR.\n(21)\nEquation 22was tested forCFFwas tested:\n(22)\nEquation 22indicates that thecrossover frequency isgeometrically centered onthezero and pole frequencies\ncaused bytheCFFcapacitor.\nFordesigns with higher ESR, CFFisnotnecessary when COUThas very high ESR and CFFcalculated from\nEquation 22should bereduced with medium ESR. Table 2canbeused asaquick starting point.\nFortheapplication inthisdesign example, a47-pF COG capacitor isselected.\n8.2.2.8 Bootstrap Capacitors\nEvery LM46002 design requires abootstrap capacitor, CBOOT.The recommended bootstrap capacitor is0.47μF\nand rated at6.3Vorhigher. The bootstrap capacitor islocated between theSWpinand theCBOOT pin.The\nbootstrap capacitor must beahigh-quality ceramic type with X7R orX5R grade dielectric fortemperature\nstability.\nSS SSC SSC I t u \n30LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8.2.2.9 VCC Capacitor\nThe VCC pinistheoutput ofaninternal LDO forLM46002. The input forthisLDO comes from either VIN or\nBIAS (see Functional Block Diagram forLM46002). Toinsure stability ofthepart, place aminimum of2.2-µF,10-\nVcapacitor from thispintoground.\n8.2.2.10 BIAS Capacitors\nForanoutput voltage of3.3Vandgreater, theBIAS pincanbeconnected totheoutput inorder toincrease light\nload efficiency. This pinisaninput fortheVCC LDO. When BIAS isnotconnected, theinput fortheVCC LDO\nwillbeinternally connected into VIN. Because thisisanLDO, thevoltage differences between theinput and\noutput willaffect theefficiency oftheLDO. Ifnecessary, acapacitor with avalue of1μFcanbeadded close to\ntheBIAS pinasaninput capacitor fortheLDO.\n8.2.2.11 Soft-Start Capacitors\nThe user canleave theSS/TRK pinfloating, andtheLM46002 willimplement asoft-start time of4.1mstypically.\nInorder touseanexternal soft-start capacitor, size thecapacitor such thatthesoftstart time willbelonger than\n4.1ms.Use Equation 23tocalculate thesoft-start capacitor value:\nwhere\n•CSS=soft-start capacitor value (µF)\n•ISSC=soft-start charging current (µA)\n•tSS=desired soft-start time (s) (23)\nForthedesired softstart time of10msand soft-start charging current of2.2µA,Equation 23yield asoftstart\ncapacitor value of0.022 µF.\n8.2.2.12 Undervoltage Lockout Setpoint\nThe undervoltage lockout (UVLO) isadjusted using theexternal voltage divider network ofRENTand RENB.RENT\nisconnected between theVIN pinand theENpinoftheLM46002. RENBisconnected between theENpinand\ntheGND pin.The UVLO hastwothresholds, oneforpower upwhen theinput voltage isrising andoneforpower\ndown orbrown outs when theinput voltage isfalling. The following equation canbeused todetermine theVIN\nUVLO level.\nVIN-UVLO-RISING =VENH×(RENB+RENT)/RENB (24)\nThe ENrising threshold (VENH)forLM46002 issettobe2.1V(typical). Choose thevalue ofRENBtobe1MΩto\nminimize input current from thesupply. Ifthedesired VIN UVLO level isat5V,then thevalue ofRENTcanbe\ncalculated using Equation 25:\nRENT=(VIN-UVLO-RISING /VENH–1)×RENB (25)\nEquation 25yields avalue of1.38 MΩ.The resulting falling UVLO threshold, equals 4.3V,canbecalculated by\nbelow equation, where ENfalling threshold (VENL)is1.8V(typical).\nVIN-UVLO-FALLING =VENL×(RENB+RENT)/RENB (26)\n8.2.2.13 PGOOD\nAtypical pull-up resistor value is10kΩto100kΩfrom thePGOOD pintoavoltage nohigher than 12V.Ifitis\ndesired topullupthePGOOD pintoavoltage higher than 12V,aresistor canbeadded from thePGOOD pinto\nground todivide thevoltage seen bythePGOOD pintoavalue nohigher than 12V.\nVOUT (200 mV/DIV)\nVDROP-ON-0.75 \x9f-LOAD  (1 A/DIV)\nIINDUCTOR (1 A/DIV)\nTime (100 µs/DIV)\n0.00.51.01.52.02.5\n50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) R,JA=10\x83C/W \nR,JA=20\x83C/W \nR,JA=30\x83C/W \nC013 \n3.27 3.28 3.29 3.30 3.31 3.32 3.33 3.34 3.35 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nC001 \n2.32.52.72.93.13.33.5\n3.5 4.0 4.5 5.0VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC013 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nC001 \nSW\nCBOOT\nVCCBIASRT\nFBLM46002 VOUT\nRFBT\nRFBBCBIAS\n2.2 µF1 µF0.47 µFL=10 µH\n150 µF\n47 pF1 M\x9f \n432 \nk\x9f CFFCOUT CBOOT\nCVCCVOUT = 3.3 V F S = 500 kHz\n31LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8.2.3 Application Performance Curves\nPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=3.3V FS=500kHz VIN=24V\nFigure 47.BOM forVOUT=3.3VFS=500kHzVOUT=3.3V FS=500kHz\nFigure 48.Efficiency\nVOUT=3.3V FS=500kHz\nFigure 49.Output Voltage RegulationVOUT=3.3V FS=500kHz\nFigure 50.Drop-Out Curve\nVOUT=3.3V FS=500kHz VIN=24V\nFigure 51.Load Transient Between 0.1Aand2AVOUT=3.3V FS=500kHz VIN=24V\nFigure 52.Derating Curve\nTime (100 µs/DIV)VOUT (200 mV/DIV)\nVDROP-ON-0.75 \r-LOAD (2 V/DIV)IINDUCTOR (2 A/DIV)\n0.00.51.01.52.02.5\n50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) R,JA=10\x83C/W \nR,JA=20\x83C/W \nR,JA=30\x83C/W \nC013 \n4.95 4.97 4.99 5.01 5.03 5.05 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nC001 \n4.04.24.44.64.85.05.2\n5.0 5.2 5.4 5.6 5.8 6.0 6.2 6.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC003 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nC003 \nSW\nCBOOT\nVCCBIASRT\nFBLM46002 VOUT\nRFBT\nRFBBCBIAS\n2.2 µF1 µF0.47 µFL=15 µH\n100 µF\n47 pF1 M\x9f \n249 \nk\x9f CFFCOUT CBOOT\nCVCCVOUT = 5 V F S = 500 kHz\n32LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=5V FS=500kHz VIN=24V\nFigure 53.BOM forVOUT=5VFS=500kHzVOUT=5V FS=500kHz\nFigure 54.Efficiency\nVOUT=5V FS=500kHz\nFigure 55.Output Voltage RegulationVOUT=5V FS=500kHz\nFigure 56.Dropout Curve\nVOUT=5V FS=500kHz VIN=24V\nFigure 57.Load Transient Between 0.1Aand2AVOUT=5V FS=500kHz VIN=24V\nFigure 58.Derating Curve\nTime (100 µs/DIV)VOUT (200 mV/DIV)\nVDROP-ON-0.75 \r-LOAD (2 V/DIV)IINDUCTOR (2 A/DIV)\n0.00.51.01.52.02.5\n50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) R,JA=10\x83C/W \nR,JA=20\x83C/W \nR,JA=30\x83C/W \nC013 \n4.99 5.00 5.01 5.02 5.03 5.04 5.05 5.06 5.07 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nVIN = 60V \nC008 \n4.04.24.44.64.85.05.2\n5.0 5.2 5.4 5.6 5.8 6.0 6.2 6.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC002 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nC002 \nSW\nCBOOT\nVCCBIASRT\nFBLM46002VOUT\nRFBT\nRFBBCBIAS\n2.2 µF1 µF0.47 µFL=33 µH\n200 µF\n68 pF1 M\x9f \n249 \nk\x9f CFFCOUT CBOOT\nCVCC200 \nk\x9f RTVOUT = 5 V F S = 200 kHz\n33LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=5V FS=200kHz VIN=24V\nFigure 59.BOM forVOUT=5VFS=200kHzVOUT=5V FS=200kHz\nFigure 60.Efficiency\nVOUT=5V FS=200kHz\nFigure 61.Output Voltage RegulationVOUT=5V FS=200kHz\nFigure 62.Dropout Curve\nVOUT=5V FS=200kHz VIN=24V\nFigure 63.Load Transient Between 0.1Aand2AVOUT=5V FS=200kHz\nFigure 64.Derating Curve\nTime (100 µs/DIV)VOUT (200 mV/DIV)\nVDROP-ON-0.75 \r-LOAD (2 V/DIV)IINDUCTOR (2 A/DIV)\n0.00.51.01.52.02.5\n40 50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) R,JA=10\x83C/W \nR,JA=20\x83C/W \nR,JA=30\x83C/W \nC013 \n4.97 4.98 4.99 5.00 5.01 5.02 5.03 5.04 5.05 5.06 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nVIN = 36V \nC001 \n4.04.24.44.64.85.05.2\n5.0 5.2 5.4 5.6 5.8 6.0 6.2 6.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC004 \n0 10 20 30 40 50 60 70 80 90 100 \n0.001 0.01 0.1 1 Efficiency (%) \nLoad Current (A) VIN = 12V \nVIN = 18V \nVIN = 24V \nVIN = 28V \nC004 \nSW\nCBOOT\nVCCBIASRT\nFBLM46002VOUT\nRFBT\nRFBBCBIAS\n2.2 µF1 µF0.47 µFL=6.8 µH\n47 µF\n47 pF1 M\x9f \n249 \nk\x9f CFFCOUT CBOOT\nCVCC39.2 \nk\x9f RTVOUT = 5 V F S = 1 MHz\n34LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=5V FS=1MHz VIN=24V\nFigure 65.BOM forVOUT=5VFS=1MHzVOUT=5V FS=1MHz VIN=24V\nFigure 66.Efficiency\nVOUT=5V FS=1MHz\nFigure 67.Output Voltage RegulationVOUT=5V FS=1MHz\nFigure 68.Dropout Curve\nVOUT=5V FS=1MHz VIN=24V\nFigure 69.Load Transient Between 0.1Aand2AVOUT=5V FS=1MHz VIN=24V\nFigure 70.Derating Curve\nVOUT (1 V/DIV)\nILOAD (1 A/DIV)IINDUCTOR (1 A/DIV)\nTime (200 µs/DIV)\n0.000.501.001.502.002.50\n40 50 60 70 80 90 100 110 120 130Current (A) \nTa  (deg C)  ,JA=10C/W \n,JA=20C/W \n,JA=30C/W \nC001 \n11.85 11.90 11.95 12.00 12.05 12.10 12.15 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 24V \nVIN = 28V \nVIN = 36V \nVIN = 42V \nVIN = 48V \nVIN = 60V \nC001 \n11.011.211.411.611.812.012.2\n12.0 12.2 12.4 12.6 12.8 13.0 13.2 13.4VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC005 \n0102030405060708090100\n0.001 0.01 0.1 1Efficiency (%) \nLoad Current (A) VIN = 24V\nVIN = 28V\nVIN = 36V\nVIN = 42V\nVIN = 48V\nVIN = 60V\nC005 \nSW\nCBOOT\nVCCBIASRT\nFBLM46002 VOUT\nRFBT\nRFBBCBIAS\n2.2 µF1 µF0.47 µFL=22 µH\n47 µF\n68 pF1 M\x9f \n90.9 \nk\x9f CFFCOUT CBOOT\nCVCCVOUT = 12 V F S = 500 kHz\n35LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=12V FS=500kHz VIN=24V\nFigure 71.BOM forVOUT=12VFS=500kHzVOUT=12V FS=500kHz\nFigure 72.Efficiency\nVOUT=12V FS=500kHz\nFigure 73.Output Voltage RegulationVOUT=12V FS=500kHz\nFigure 74.Dropout Curve\nVOUT=12V FS=500kHz VIN=24V\nFigure 75.Load Transient Between 0.1Aand2AVOUT=12V FS=500kHz VIN=24V\nFigure 76.Derating Curve\nTime (200 µs/DIV)VOUT (2 V/DIV)\nILOAD (1 A/DIV)IINDUCTOR (1 A/DIV)\n0.000.501.001.502.002.50\n40 50 60 70 80 90 100 110 120 130Current (A) \nTa  (\x83C)  R,JA=10\x83C/W \nR,JA=20\x83C/W \nC001 \n23.90 24.00 24.10 24.20 24.30 24.40 24.50 24.60 \n0.001 0.01 0.1 1 VOUT (V) \nCurrent (A) VIN = 36V \nVIN = 42V \nVIN = 48V \nVIN = 60V \nC001 \n22.422.622.823.023.223.423.623.824.024.224.4\n24.0 24.5 25.0 25.5 26.0VOUT (V) \nVIN (V) IOUT = 0.1A\nIOUT = 0.5A\nIOUT = 1A\nIOUT = 1.5A\nIOUT = 2A\nC006 \n0102030405060708090100\n0.001 0.01 0.1 1Efficiency (%) \nLoad Current (A) VIN = 36V\nVIN = 42V\nVIN = 48V\nVIN = 60V\nC006 \nSW\nCBOOT\nVCCBIASRT\nFBLM46002 VOUT\nRFBT\nRFBBCBIAS\n2.2 µF1 µF0.47 µFL = 47 µH\n47 µF\n1 M\x9f \n43.2 \nk\x9f COUT CBOOT\nCVCCVOUT = 24 V F S = 500 kHz\n36LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=24V FS=500kHz VIN=48V\nFigure 77.BOM forVOUT=24VFS=500kHzVOUT=24V FS=500kHz\nFigure 78.Efficiency\nVOUT=24V FS=500kHz\nFigure 79.Output Voltage RegulationVOUT=24V FS=500kHz\nFigure 80.Dropout Curve\nVOUT=24V FS=500kHz VIN=48V\nFigure 81.Load Transient Between 0.1Aand2AVOUT=24V FS=500kHz VIN=48V\nFigure 82.Derating Curve\n1.E+031.E+041.E+051.E+06\n0.001 0.010 0.100 1.000Switching Frequency (Hz) \nLOAD CURRENT (A) VIN = 8V\nVIN = 12V\nVIN = 24V\nC006 \n1.E+031.E+041.E+051.E+06\n0.001 0.010 0.100 1.000Switching Frequency (Hz) \nLOAD CURRENT (A) VIN = 12V\nVIN = 24V\nVIN = 36V\nC007 \n0.00.51.01.52.02.5\n50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) VIN=12V\nVIN=24V\nVIN=36V\nC013 \n0.00.51.01.52.02.5\n40 50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) VIN=12V\nVIN=24V\nVIN=36V\nC013 \n0.00.51.01.52.02.5\n50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) VIN=12V\nVIN=24V\nVIN=36V\nC013 \n0.00.51.01.52.02.5\n50 60 70 80 90 100 110 120Current (A) \nTa (\x83C) VIN=12V\nVIN=24V\nVIN=36V\nC013 \n37LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=3.3V FS=500kHz RθJA=20°C/W\nFigure 83.Derating Curve with RθJA=20°C/WVOUT=5V FS=500kHz RθJA=20°C/W\nFigure 84.Derating Curve with RθJA=20°C/W\nVOUT=5V FS=200kHz RθJA=20°C/W\nFigure 85.Derating Curve with RθJA=20°C/WVOUT=5V FS=1MHz RθJA=20°C/W\nFigure 86.Derating Curve with RθJA=20°C/W\nVOUT=3.3V FS=500kHz\nFigure 87.Switching Frequency vsIOUTinPFM OperationVOUT=5V FS=1MHz\nFigure 88.Switching Frequency vsIOUTinPFM Operation\nTime (1 ms/DIV)VOUT (2 V/DIV)\nIINDUCTOR (1 A/DIV)\nPGOOD (5 V/DIV)\nTime (1 ms/DIV)VOUT (2 V/DIV)\nIINDUCTOR (500 mA/DIV)\nPGOOD (5 V/DIV)\nTime (50 µs/DIV)IINDUCTOR \n(0.5 A/DIV)VOUT Ripple \n(5 mV/DIV)SW Node \n(10 V/DIV)\nTime (1 ms/DIV)VOUT (2 V/DIV)\nIINDUCTOR (1 A/DIV)\nPGOOD (5 V/DIV)\nTime (2 µs/DIV)IINDUCTOR \n(2 A/DIV)VOUT Ripple \n(5 mV/DIV)SW Node \n(10 V/DIV)\nTime (2 µs/DIV)IINDUCTOR \n(2 A/DIV)VOUT Ripple \n(5 mV/DIV)SW Node \n(10 V/DIV)\n38LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVOUT=3.3V FS=500kHz IOUT=2A\nFigure 89.Switching Waveform inCCM OperationVOUT=3.3V FS=500kHz IOUT=130mA\nFigure 90.Switching Waveform inDCM Operation\nVOUT=3.3V FS=500kHz IOUT=5mA\nFigure 91.Switching Waveform inPFM OperationVIN=24V VOUT=3.3V RLOAD =1.65Ω\nFigure 92.Startup IntoFullLoad with Internal Soft-Start\nRate\nVIN=24V VOUT=3.3V RLOAD =3.3Ω\nFigure 93.Startup IntoHalf Load with Internal Soft-Start\nRateVIN=24V VOUT=3.3V RLOAD =33Ω\nFigure 94.Startup Into100mAwith Internal Soft-Start Rate\nTime (2 ms/DIV)VOUT (2 V/DIV)\nPGOOD (5 V/DIV)\nIINDUCTOR (2 A/DIV)\nTime (200 µs/DIV)VOUT (200 mV/DIV)\nVIN (20 V/DIV)\nIINDUCTOR (1 A/DIV)\nTime (500 µs/DIV)VOUT (200 mV/DIV)\nVIN (20 V/DIV)\nIINDUCTOR (1 A/DIV)\nTime (1 ms/DIV)VOUT (2 V/DIV)\nIINDUCTOR (500 mA/DIV)\nPGOOD (5 V/DIV)\nTime (2 ms/DIV)VOUT (5 V/DIV)\nIINDUCTOR (1 A/DIV)\nPGOOD (5 V/DIV)\n39LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedPlease refer toTable 2forbillofmaterials foreach VOUTandFScombination. Unless otherwise stated, application\nperformance curves were taken atTA=25°C.\nVIN=24V VOUT=3.3V RLOAD =Open\nFigure 95.Startup Into1.5VPre-biased VoltageVIN=24V VOUT=12V RLOAD =6Ω\nFigure 96.Startup with External Capacitor CSS\nVOUT=3.3V FS=500kHz IOUT=2A\nFigure 97.Line Transient: VINTransitions Between 12V\nand36V,1V/µsSlew RateVOUT=3.3V FS=500kHz IOUT=0.5A\nFigure 98.Line Transient: VINTransitions Between 12V\nand36V,1V/µsSlew Rate\nVOUT=3.3V FS=500kHz VIN=24V\nFigure 99.Short Circuit Protection andRecover\nSW VIN\nPGND PGNDCINVIN\nCOUTVOUTL\nHigh di/dt \ncurrentBUCK \nCONVERTER\n40LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nThe LM46002 isdesigned tooperate from aninput voltage supply range between 3.5Vand 60V.This input\nsupply must beable towithstand themaximum input current andmaintain avoltage above 3.5V.The resistance\noftheinput supply railmust belowenough thataninput current transient does notcause ahigh enough drop at\ntheLM46002 supply voltage thatcancause afalse UVLO fault triggering andsystem reset.\nIftheinput supply islocated more than afew inches from theLM46002 additional bulk capacitance may be\nrequired inaddition totheceramic bypass capacitors. The amount ofbulk capacitance isnotcritical, buta47-µF\nor100-µFelectrolytic capacitor isatypical choice.\n10Layout\nThe performance ofany switching converter depends asmuch upon thelayout ofthePCB asthecomponent\nselection. The following guidelines willhelp users design aPCB with thebest power conversion performance,\nthermal performance, andminimized generation ofunwanted EMI.\n10.1 Layout Guidelines\n1.Place ceramic high frequency bypass CINasclose aspossible totheLM46002 VIN and PGND pins.\nGrounding forboth theinput and output capacitors must consist oflocalized topside planes that connect to\nthePGND pins andPAD.\n2.Place bypass capacitors forVCC and BIAS close tothepins and ground thebypass capacitors todevice\nground.\n3.Minimize trace length totheFBpin.Both feedback resistors, RFBTand RFBBshould belocated close tothe\nFBpin. Place CFFdirectly inparallel with RFBT.IfVOUTaccuracy attheload isimportant, make sure VOUT\nsense ismade attheload. Route VOUTsense path away from noisy nodes andpreferably through alayer on\ntheother side ofashieldig layer.\n4.Use ground plane inoneofthemiddle layers asnoise shielding andheat dissipation path.\n5.Have asingle point ground connection totheplane. Route theground connections forthefeedback, soft\nstart, andenable components totheground plane. This prevents anyswitched orload currents from flowing\nintheanalog ground traces. Ifnotproperly handled, poor grounding canresult indegraded load regulation or\nerratic output voltage ripple behavior.\n6.Make VIN,VOUTand ground bus connections aswide aspossible. This reduces any voltage drops onthe\ninput oroutput paths oftheconverter andmaximizes efficiency.\n7.Provide adequate device heat sinking. Use anarray ofheat-sinking vias toconnect theexposed pad tothe\nground plane onthebottom PCB layer. IfthePCB hasmultiple copper layers, these thermal vias canalso be\nconnected toinner layer heat-spreading ground planes. Ensure enough copper area isused forheat sinking\ntokeep thejunction temperature below 125°C.\n10.1.1 Compact Layout forEMIReduction\nRadiated EMI isgenerated bythehigh di/dt components inpulsing currents inswitching converters. The larger\narea covered bythepath ofapulsing current, themore electromagnetic emission isgenerated. The key to\nminimize radiated EMI istoidentify thepulsing current path and minimize thearea ofthepath. InBuck\nconverters,the pulsing current path isfrom theVINside oftheinput capacitors toHSswitch, totheLSswitch, and\nthen return totheground oftheinput capacitors, asshown inFigure 100.\nFigure 100. Buck Converter High di/dtPath\n41LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\nHigh frequency ceramic bypass capacitors attheinput side provide primary path forthehigh di/dt components of\nthepulsing current. Placing ceramic bypass capacitor(s) asclose aspossible totheVIN and PGND pins isthe\nkeytoEMI reduction.\nThe SW pinconnecting totheinductor must beasshort aspossible and justwide enough tocarry theload\ncurrent without excessive heating. Short, thick traces orcopper pours (shapes) should beused forhigh current\ncondution path tominimize parasitic resistance. The output capacitors should beplace close totheVOUTend of\ntheinductor andclosely grounded toPGND pinandexposed PAD.\nPlace thebypass capacitors onVCC and BIAS pins asclose aspossible tothepins respectively and closely\ngrounded toPGND andtheexposed PAD.\n10.1.2 Ground Plane andThermal Considerations\nTIrecommends using one ofthemiddle layers asasolid ground plane. Ground plane provides shielding for\nsensitive circuits and traces. Italso provides aquiet reference potential forthecontrol circuitry. The AGND and\nPGND pins should beconnected totheground plane using vias right next tothebypass capacitors. PGND pins\nareconnected tothesource oftheinternal LSswitch. They should beconnected directly tothegrounds ofthe\ninput and output capacitors. The PGND netcontains noise attheswitching frequency and may bounce due to\nload variations. The PGND trace, aswell asPVIN and SW traces, should beconstrained toone side ofthe\nground plane. The other side oftheground plane contains much less noise and should beused forsensitive\nroutes.\nItisrecommended toprovide adequate device heat sinking byutilizing thePAD oftheICastheprimary thermal\npath. Use aminimum 4by4array of10milthermal vias toconnect thePAD tothesystem ground plane forheat\nsinking. The vias should beevenly distributed under thePAD. Use asmuch copper aspossible forsystem\nground plane onthetopand bottom layers forthebest heat dissipation. Itisrecommended touseafour-layer\nboard with thecopper thickness, forthefour layers, starting from thetopone, 2oz/1oz/1oz/2oz.Four layer\nboards with enough copper thickness and proper layout provides lowcurrent conduction impedance, proper\nshielding andlower thermal resistance.\nThe thermal characteristics oftheLM46002 arespecified using theparameter RθJA,which characterize the\njunction temperature ofthesilicon totheambient temperature inaspecific system. Although thevalue ofRθJAis\ndependant onmany variables, itstillcan beused toapproximate theoperating junction temperature ofthe\ndevice. Toobtain anestimate ofthedevice junction temperature, onemay usethefollowing relationship:\nTJ=PD×RθJA+TA\nwhere\n•TJ=junction temperature in°C\n•PD=VINxIINx(1−Efficiency) −1.1×IOUTxDCR\n•DCR =inductor DCparasitic resistance inΩ\n•RθJA=junction-to-ambient thermal resistance ofthedevice in°C/W\n•TA=ambient temperature in°C.\n• (27)\nThe maximum operating junction temperature oftheLM46002 is125°C.RθJAishighly related toPCB size and\nlayout, aswell asenviromental factors such asheat sinking and airflow. Figure 101 shows measured results of\nRθJAwith different copper area ona2-layer board anda4-layer board.\n20.025.030.035.040.045.050.0\n20mm x 20mm 30mm x 30mm 40mm x 40mm 50mm x 50mmR,JA (\x83C/W) \n \nCopper Area 1W @ 0fpm - 2 layer\n2W @ 0fpm - 2 layer\n1W @ 0fpm - 4 layer\n2W @ 0fpm - 4 layer\nC007 \n42LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 101. Measured RθJAvsPCB Copper Area ona2-layer Board anda4-layer Board\n10.1.3 Feedback Resistors\nToreduce noise sensitivity oftheoutput voltage feedback path, itisimportant toplace theresistor divider and\nCFFclose totheFBpin,rather than close totheload. The FBpinistheinput totheerror amplifier, soitisahigh\nimpedance node andvery sensitive tonoise. Placing theresistor divider andCFFcloser totheFBpinreduces the\ntrace length ofFBsignal and reduces noise coupling. The output node isalowimpedance node, sothetrace\nfrom VOUTtotheresistor divider canbelong ifshort path isnotavailable.\nIfvoltage accuracy attheload isimportant, make sure voltage sense ismade attheload. Doing sowillcorrect\nforvoltage drops along thetraces andprovide thebest output accuracy. The voltage sense trace from theload to\nthefeedback resistor divider should berouted away from theSWnode path, theinductor and VINpath toavoid\ncontaminating thefeedback signal with switch noise, while also minimizing thetrace length. This ismost\nimportant when high value resistors areused tosettheoutput voltage. TIrecommends routing thevoltage sense\ntrace onadifferent layer than theinductor, SWnode andVINpath, such thatthere isaground plane inbetween\nthefeedback trace andinductor /SWnode /VINpolygon. This provides further shielding forthevoltage feedback\npath from switching noises.\nAGND1\n2\n3\n4\n5\n6\n8710VINCOUTVOUT\nCBIAS\nRFBTRFBB\nCFFL\nGND\nCVCC\nGND\n++\nSW\nCBOOT\nVCC\nBIAS\nSYNC\nRT\nPGOODSW\nVINPGND\nEN\nSS/TRK\nFBPGND\nVINGND\nVOUT \nsensePAD (17)CIN16\n915\n14\n13\n12\n11Place bypass \ncaps close to \npins \nGround \nbypass caps \nto DAP\nAs much copper area as possible, for better thermal performance\nPreferably use GND Plane as a middle layer for shielding and he at dissipation\nPreferably place and route on top layer and use solid copper on  bottom layer for heat dissipationVOUT sense point is away \nfrom inductor and past C OUT   \nAs much copper area as possible, \nfor better thermal performanceVOUT distribution point \nis away from inductor \nand past C OUT  \nRoute V OUT \nsense trace \naway from \nSW and VIN \nnodes.\nPreferably \nshielded in an \nalternative \nlayer CBOOTPlace C BOOT \nclose to pins GND\nPlace ceramic bypass caps \nclose to VIN and PGND pins\nPlace R FBB \nclose to FB \nand AGND\nTrace to \nFB short \nand thin\n43LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated10.2 Layout Example\nFigure 102. LM46002 PCB Layout Example andGuidelines\n44LM46002\nSNVSA13C –APRIL 2014 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM46002 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n45LM46002\nwww.ti.com SNVSA13C –APRIL 2014 –REVISED APRIL 2019\nProduct Folder Links: LM46002Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM46002PWP ACTIVE HTSSOP PWP 1690RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 LM46002\nLM46002PWPR ACTIVE HTSSOP PWP 162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 LM46002\nLM46002PWPT ACTIVE HTSSOP PWP 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 LM46002\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LM46002 :\n•Automotive: LM46002-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM46002PWPR HTSSOP PWP 162000 330.0 12.4 6.95.61.68.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM46002PWPR HTSSOP PWP 162000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLM46002PWP PWP HTSSOP 16 90 530 10.2 3600 3.5PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX14X 0.65\n16X 0.300.192X\n4.55\n TYP0.180.12\n0- 80.150.05\n2.411.773.292.712X 0.56 MAX\nNOTE 6\n(1)0.25\nGAGE PLANE\n0.750.50A\nNOTE 35.1\n4.9\nB\nNOTE 44.5\n4.3\n2X 0.24 MAXNOTE 6\n4218975/B   01/2016PowerPAD     TSSOP - 1.2 mm max height PWP0016G\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153.6. Features may not present. PowerPAD is a trademark of Texas Instruments.TM\n116\n0.1 CA B98PIN 1 IDAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.400\nTHERMALPAD\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)(3.4)\nNOTE 10\n(5)(2.41)\n(3.29)\nSOLDER MASK\nOPENING\n( ) TYP\nVIA0.2(0.95) TYP(0.95)\nTYP\n4218975/B   01/2016PowerPAD     TSSOP - 1.2 mm max height PWP0016G\nPLASTIC SMALL OUTLINE\nSYMM\nSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:10X1\n8916SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PAD\nNOTES: (continued)  7. Publication IPC-7351 may have alternate designs.  8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.  9. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature     numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).10. Size of metal pad may vary due to creepage requirement. TM\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nPADS 1-16SOLDER MASK\nDEFINEDSOLDER MASKMETAL UNDERSOLDER MASKOPENING\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)(2.41)\n(3.29)\nBASED ON\n0.127 THICK\nSTENCIL\n(5.8)14X (0.65)\n(R )0.05\n4218975/B   01/2016PowerPAD     TSSOP - 1.2 mm max height PWP0016G\nPLASTIC SMALL OUTLINE\n2.04 X 2.78 0.1782.20 X 3.00 0.1522.41 X 3.29 (SHOWN) 0.1272.69 X 3.68 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   12. Board assembly site may have different recommendations for stencil design. TM\nSYMMSYMM1\n8 916BASED ON\n0.127 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM46002PWP

**Manufacturer:** Texas Instruments  
**Product Code:** LM46002PWP  
**Description:** The LM46002 is a synchronous step-down DC-DC converter designed to efficiently convert a higher DC voltage to a lower DC voltage, capable of delivering up to 2A of load current.

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 3.5V to 60V
  - Output Voltage (VOUT): 1V to 28V
- **Current Ratings:**
  - Maximum Output Current (IOUT): 2A
- **Power Consumption:**
  - Quiescent Current: 27 µA (in regulation)
  - Shutdown Quiescent Current: 2.3 µA to 5 µA
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to +125°C
- **Package Type:**
  - 16-Pin HTSSOP (PWP) with dimensions 6.6 mm x 5.1 mm x 1.2 mm
- **Special Features:**
  - Integrated synchronous rectification
  - Adjustable frequency range: 200 kHz to 2.2 MHz (default 500 kHz)
  - Frequency synchronization capability
  - Internal soft-start (4.1 ms) with extendable time via external capacitor
  - Power-good flag
  - Output short-circuit protection with hiccup mode
  - Overtemperature thermal shutdown protection
- **Moisture Sensitive Level (MSL):** Level 2, according to JEDEC J-STD-020E

#### Description:
The LM46002 is a highly efficient synchronous step-down voltage regulator that utilizes peak-current-mode control to provide a stable output voltage with minimal external components. It is designed for applications requiring high efficiency and compact size, making it suitable for various power management tasks.

#### Typical Applications:
- **Industrial Power Supplies:** Used in systems requiring reliable voltage regulation from a wide input range.
- **Telecommunications Systems:** Provides stable power for communication devices.
- **Automotive Applications:** Suitable for sub-AM band automotive power supplies.
- **Commercial Vehicle Power Supplies:** Ensures efficient power conversion in heavy-duty vehicles.
- **General-Purpose Voltage Regulation:** Ideal for applications needing high-efficiency point-of-load regulation.

The LM46002 is particularly advantageous in scenarios where space is limited and efficiency is critical, such as in portable devices and embedded systems. Its features like soft-start and power-good indication enhance its usability in complex power management systems.