# 6502 Illegal Opcodes - RLA, RRA, SLO, SRE, Unstable Opcodes

                      X AND (H+1) -> M
                                                         N Z C I D V
                                                         - - - - - -
                      addressing     assembler       opc bytes cycles
                      absolute,Y     SHX oper,Y       9E   3      5   †
                 SHY (A11, SYA, SAY)
                      Stores Y AND (high-byte of addr. + 1) at addr.
                      unstable: sometimes 'AND (H+1)' is dropped, page boundary
                      crossings may not work (with the high-byte of the value
                      used as the high-byte of the address)
                      Y AND (H+1) -> M
                                                         N Z C I D V
                                                         - - - - - -
                      addressing     assembler       opc bytes cycles
                      absolute,X     SHY oper,X       9C   3      5   †
                 SLO (ASO)
                      ASL oper + ORA oper
                      M = C <- [76543210] <- 0, A OR M -> A
                                                         N Z C I D V
                                                         + + + - - -
                      addressing     assembler       opc bytes cycles
                      zeropage       SLO oper         07   2      5
                      zeropage,X     SLO oper,X       17   2      6
                      absolute       SLO oper         0F   3      6
                      absolute,X     SLO oper,X       1F   3      7
                      absolute,Y     SLO oper,Y       1B   3      7
                      (indirect,X)   SLO (oper,X)     03   2      8
                      (indirect),Y   SLO (oper),Y     13   2      8
                 SRE (LSE)
                      LSR oper + EOR oper
                      M = 0 -> [76543210] -> C, A EOR M -> A
                                                         N Z C I D V
                                                         + + + - - -
                      addressing     assembler       opc bytes cycles
                      zeropage       SRE oper         47   2      5
                      zeropage,X     SRE oper,X       57   2      6
                      absolute       SRE oper         4F   3      6
                      absolute,X     SRE oper,X       5F   3      7
                      absolute,Y     SRE oper,Y       5B   3      7
                      (indirect,X)   SRE (oper,X)     43   2      8
                                                               6502 Instruction Set
                      (indirect),Y    SRE (oper),Y    53     2      8
                 TAS (XAS, SHS)
                      Puts A AND X in SP and stores A AND X AND (high-byte of
                      addr. + 1) at addr.
                      unstable: sometimes 'AND (H+1)' is dropped, page boundary
                      crossings may not work (with the high-byte of the value
                      used as the high-byte of the address)
                      A AND X -> SP, A AND X AND (H+1) -> M
                                                           N Z C I D V
                                                           - - - - - -
                      addressing      assembler      opc   bytes cycles
                      absolute,Y      TAS oper,Y      9B     3      5   †
                 USBC (SBC)
                      SBC oper + NOP
                      effectively same as normal SBC immediate, instr. E9.
                      A - M - C̅ -> A
                                                           N Z C I D V
                                                           + + + - - +
                      addressing      assembler      opc   bytes cycles
                      immediate       USBC #oper      EB     2      2
                 NOPs (including DOP, TOP)
                      Instructions effecting in 'no operations' in various
                      address modes. Operands are ignored.
                                                           N Z C I D V
                                                           - - - - - -
                      opc   addressing      bytes     cycles
                      1A    implied            1         2
                      3A    implied            1         2
                      5A    implied            1         2
                      7A    implied            1         2
                      DA    implied            1         2
                      FA    implied            1         2
                      80    immediate          2         2
                      82    immediate          2         2
                      89    immediate          2         2
                      C2    immediate          2         2
                      E2    immediate          2         2
                      04    zeropage           2         3
                      44    zeropage           2         3
                      64    zeropage           2         3
                      14    zeropage,X         2         4
                      34    zeropage,X         2         4
                      54    zeropage,X         2         4
                                                                        6502 Instruction Set
                      74    zeropage,X         2      4
                      D4    zeropage,X         2      4
                      F4    zeropage,X         2      4
                      0C    absolute           3      4
                      1C    absolute,X         3      4*
                      3C    absolute,X         3      4*
                      5C    absolute,X         3      4*
                      7C    absolute,X         3      4*
                      DC    absolute,X         3      4*
                      FC    absolute,X         3      4*
                 JAM (KIL, HLT)
                      These instructions freeze the CPU.
                      The processor will be trapped infinitely in T1 phase with
