<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/apic/src/lib.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lib.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../apic/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../apic/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../apic/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
</pre><pre class="rust"><code><span class="attribute">#![<span class="ident">no_std</span>]</span>

<span class="kw">extern</span> <span class="kw">crate</span> <span class="ident">alloc</span>;

<span class="kw">use</span> <span class="ident">core</span>::{<span class="ident">fmt</span>, <span class="ident">sync::atomic</span>::{<span class="ident">AtomicU8</span>, <span class="ident">Ordering</span>}};
<span class="kw">use</span> <span class="ident">volatile</span>::{<span class="ident">Volatile</span>, <span class="ident">ReadOnly</span>, <span class="ident">WriteOnly</span>};
<span class="kw">use</span> <span class="ident">zerocopy::FromBytes</span>;
<span class="kw">use</span> <span class="ident">alloc::boxed::Box</span>;
<span class="kw">use</span> <span class="ident">owning_ref::BoxRefMut</span>;
<span class="kw">use</span> <span class="ident">spin::Once</span>;
<span class="kw">use</span> <span class="ident">raw_cpuid::CpuId</span>;
<span class="kw">use</span> <span class="ident">msr</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident">irq_safety::RwLockIrqSafe</span>;
<span class="kw">use</span> <span class="ident">memory</span>::{<span class="ident">PageTable</span>, <span class="ident">PhysicalAddress</span>, <span class="ident">EntryFlags</span>, <span class="ident">MappedPages</span>, <span class="ident">allocate_pages</span>, <span class="ident">allocate_frames_at</span>};
<span class="kw">use</span> <span class="ident">kernel_config::time::CONFIG_TIMESLICE_PERIOD_MICROSECONDS</span>;
<span class="kw">use</span> <span class="ident">atomic_linked_list::atomic_map::AtomicMap</span>;
<span class="kw">use</span> <span class="ident">crossbeam_utils::atomic::AtomicCell</span>;
<span class="kw">use</span> <span class="ident">pit_clock_basic::pit_wait</span>;
<span class="kw">use</span> <span class="ident">bit_field::BitField</span>;
<span class="kw">use</span> <span class="ident">static_assertions</span>::{<span class="ident">const_assert</span>, <span class="ident">const_assert_eq</span>};
<span class="kw">use</span> <span class="ident">log</span>::{<span class="ident">error</span>, <span class="ident">info</span>, <span class="ident">debug</span>, <span class="ident">trace</span>};

<span class="doccomment">/// The IRQ number reserved for Local APIC timer interrupts in the IDT.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LOCAL_APIC_LVT_IRQ</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0x22</span>;
<span class="doccomment">/// The IRQ number reserved for spurious APIC interrupts (as recommended by OS dev wiki).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">APIC_SPURIOUS_INTERRUPT_IRQ</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0xFF</span>;

<span class="doccomment">/// The interrupt chip that is currently configured on this machine. </span>
<span class="doccomment">/// The default is `InterruptChip::PIC`, but the typical case is `APIC` or `X2APIC`,</span>
<span class="doccomment">/// which will be set once those chips have been initialized.</span>
<span class="kw">pub</span> <span class="kw">static</span> <span class="ident">INTERRUPT_CHIP</span>: <span class="ident">AtomicCell</span><span class="op">&lt;</span><span class="ident">InterruptChip</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">AtomicCell::new</span>(<span class="ident">InterruptChip::PIC</span>);

<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">PartialEq</span>, <span class="ident">Debug</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">u8</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">InterruptChip</span> {
    <span class="ident">APIC</span>,
    <span class="ident">X2APIC</span>,
    <span class="ident">PIC</span>,
}

<span class="comment">// Ensure that `AtomicCell&lt;InterruptChip&gt;` is actually a lock-free atomic.</span>
<span class="macro">const_assert!</span>(<span class="ident">AtomicCell</span>::<span class="op">&lt;</span><span class="ident">InterruptChip</span><span class="op">&gt;</span><span class="ident">::is_lock_free</span>());

<span class="doccomment">/// The set of system-wide `LocalApic`s, one per CPU core.</span>
<span class="kw">static</span> <span class="ident">LOCAL_APICS</span>: <span class="ident">AtomicMap</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">RwLockIrqSafe</span><span class="op">&lt;</span><span class="ident">LocalApic</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">AtomicMap::new</span>();

<span class="doccomment">/// The number of CPUs currently initialized in the system.</span>
<span class="doccomment">/// This must match the number of Local APICs initialized in the system.</span>
<span class="kw">static</span> <span class="ident">CPU_COUNT</span>: <span class="ident">AtomicU8</span> <span class="op">=</span> <span class="ident">AtomicU8::new</span>(<span class="number">0</span>);

<span class="doccomment">/// The processor id (from the ACPI MADT table) of the bootstrap CPU.</span>
<span class="kw">static</span> <span class="ident">BSP_PROCESSOR_ID</span>: <span class="ident">Once</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Once::new</span>(); 

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_bsp_id</span>() -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> {
    <span class="ident">BSP_PROCESSOR_ID</span>.<span class="ident">get</span>().<span class="ident">cloned</span>()
}

<span class="doccomment">/// Returns true if the currently executing processor core is the bootstrap processor, </span>
<span class="doccomment">/// i.e., the first procesor to run </span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_bsp</span>() -&gt; <span class="ident">bool</span> {
    <span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>) <span class="op">&amp;</span> <span class="ident">IA32_APIC_BASE_MSR_IS_BSP</span> <span class="op">==</span> <span class="ident">IA32_APIC_BASE_MSR_IS_BSP</span>
}

<span class="doccomment">/// Returns true if the machine has support for x2apic</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">has_x2apic</span>() -&gt; <span class="ident">bool</span> {
    <span class="kw">static</span> <span class="ident">IS_X2APIC</span>: <span class="ident">Once</span><span class="op">&lt;</span><span class="ident">bool</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Once::new</span>(); <span class="comment">// caches the result</span>
    <span class="kw">let</span> <span class="ident">res</span>: <span class="kw-2">&amp;</span><span class="ident">bool</span> <span class="op">=</span> <span class="ident">IS_X2APIC</span>.<span class="ident">call_once</span>( <span class="op">|</span><span class="op">|</span> {
        <span class="ident">CpuId::new</span>().<span class="ident">get_feature_info</span>().<span class="ident">expect</span>(<span class="string">&quot;Couldn&#39;t get CpuId feature info&quot;</span>).<span class="ident">has_x2apic</span>()
    });
    <span class="kw-2">*</span><span class="ident">res</span> <span class="comment">// because call_once returns a reference to the cached IS_X2APIC value</span>
}

<span class="doccomment">/// Returns a reference to the list of LocalApics, one per CPU core.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_lapics</span>() -&gt; <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">AtomicMap</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">RwLockIrqSafe</span><span class="op">&lt;</span><span class="ident">LocalApic</span><span class="op">&gt;</span><span class="op">&gt;</span> {
	<span class="kw-2">&amp;</span><span class="ident">LOCAL_APICS</span>
}

<span class="doccomment">/// Returns the number of CPUs (cores, or local APICs) that exist </span>
<span class="doccomment">/// and are currently initialized on this system.</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">alias</span> <span class="op">=</span> <span class="string">&quot;cpus&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">cpu_count</span>() -&gt; <span class="ident">u8</span> {
    <span class="ident">CPU_COUNT</span>.<span class="ident">load</span>(<span class="ident">Ordering::Relaxed</span>)
}

<span class="doccomment">/// Returns the APIC ID of the currently executing CPU core.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_my_apic_id</span>() -&gt; <span class="ident">u8</span> {
    <span class="ident">rdmsr</span>(<span class="ident">IA32_TSC_AUX</span>) <span class="kw">as</span> <span class="ident">u8</span>
}

<span class="doccomment">/// Returns a reference to the LocalApic for the currently executing CPU core.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_my_apic</span>() -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">RwLockIrqSafe</span><span class="op">&lt;</span><span class="ident">LocalApic</span><span class="op">&gt;</span><span class="op">&gt;</span> {
    <span class="ident">LOCAL_APICS</span>.<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">get_my_apic_id</span>())
}


<span class="doccomment">/// The possible destination shorthand values for IPI ICR.</span>
<span class="doccomment">/// </span>
<span class="doccomment">/// See Intel manual Figure 10-28, Vol. 3A, 10-45. (PDF page 3079) </span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">LapicIpiDestination</span> {
    <span class="doccomment">/// Send IPI to a specific APIC </span>
    <span class="ident">One</span>(<span class="ident">u8</span>),
    <span class="doccomment">/// Send IPI to my own (the current) APIC  </span>
    <span class="ident">Me</span>,
    <span class="doccomment">/// Send IPI to all APICs, including myself</span>
    <span class="ident">All</span>,
    <span class="doccomment">/// Send IPI to all APICs except for myself</span>
    <span class="ident">AllButMe</span>,
}
<span class="kw">impl</span> <span class="ident">LapicIpiDestination</span> {
    <span class="doccomment">/// Convert the enum to a bitmask value to be used in the interrupt command register</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">as_icr_value</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u64</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="kw-2">&amp;</span><span class="ident">LapicIpiDestination::One</span>(<span class="ident">apic_id</span>) =&gt; { 
                <span class="kw">if</span> <span class="ident">has_x2apic</span>() {
                    (<span class="ident">apic_id</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">32</span>
                } <span class="kw">else</span> {
                    (<span class="ident">apic_id</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">56</span>
                }
            }
            <span class="kw-2">&amp;</span><span class="ident">LapicIpiDestination::Me</span>       =&gt; <span class="number">0b01</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>, <span class="comment">// 0x4_0000</span>
            <span class="kw-2">&amp;</span><span class="ident">LapicIpiDestination::All</span>      =&gt; <span class="number">0b10</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>, <span class="comment">// 0x8_0000</span>
            <span class="kw-2">&amp;</span><span class="ident">LapicIpiDestination::AllButMe</span> =&gt; <span class="number">0b11</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>, <span class="comment">// 0xC_0000</span>
        }
    }
}


<span class="doccomment">/// Initially maps the base APIC MMIO register frames so that we can know which LAPIC (core) we are.</span>
<span class="doccomment">/// This only does something for apic/xapic systems, it does nothing for x2apic systems, as required.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init</span>(<span class="ident">_page_table</span>: <span class="kw-2">&amp;mut</span> <span class="ident">PageTable</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">str</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">is_x2apic</span> <span class="op">=</span> <span class="ident">has_x2apic</span>();
    <span class="macro">debug!</span>(<span class="string">&quot;is x2apic? {}. IA32_APIC_BASE (phys addr): {:X?}&quot;</span>, <span class="ident">is_x2apic</span>, <span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>));

    <span class="kw">if</span> <span class="op">!</span><span class="ident">is_x2apic</span> {
        <span class="comment">// Ensure the local apic is enabled in xapic mode, otherwise we&#39;ll get a General Protection fault</span>
        <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_APIC_BASE</span>, <span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>) <span class="op">|</span> <span class="ident">IA32_APIC_XAPIC_ENABLE</span>); }
    }

    <span class="prelude-val">Ok</span>(())
}


<span class="doccomment">/// return a mapping of APIC memory-mapped I/O registers </span>
<span class="kw">fn</span> <span class="ident">map_apic</span>(<span class="ident">page_table</span>: <span class="kw-2">&amp;mut</span> <span class="ident">PageTable</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">MappedPages</span>, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">str</span><span class="op">&gt;</span> {
    <span class="kw">if</span> <span class="ident">has_x2apic</span>() { <span class="kw">return</span> <span class="prelude-val">Err</span>(<span class="string">&quot;map_apic() is only for use in apic/xapic systems, not x2apic.&quot;</span>); }
    
    <span class="kw">let</span> <span class="ident">phys_addr</span> <span class="op">=</span> <span class="ident">PhysicalAddress::new</span>(<span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>) <span class="kw">as</span> <span class="ident">usize</span>)
        .<span class="ident">ok_or</span>(<span class="string">&quot;APIC physical address was invalid&quot;</span>)<span class="question-mark">?</span>;
    <span class="kw">let</span> <span class="ident">new_page</span> <span class="op">=</span> <span class="ident">allocate_pages</span>(<span class="number">1</span>).<span class="ident">ok_or</span>(<span class="string">&quot;out of virtual address space!&quot;</span>)<span class="question-mark">?</span>;
    <span class="kw">let</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">EntryFlags::WRITABLE</span> <span class="op">|</span> <span class="ident">EntryFlags::NO_CACHE</span> <span class="op">|</span> <span class="ident">EntryFlags::NO_EXECUTE</span>;
    <span class="kw">let</span> <span class="ident">apic_mapped_page</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Ok</span>(<span class="ident">allocated_frame</span>) <span class="op">=</span> <span class="ident">allocate_frames_at</span>(<span class="ident">phys_addr</span>, <span class="number">1</span>) {
        <span class="ident">page_table</span>.<span class="ident">map_allocated_pages_to</span>(<span class="ident">new_page</span>, <span class="ident">allocated_frame</span>, <span class="ident">flags</span>)<span class="question-mark">?</span>
    } <span class="kw">else</span> {
        <span class="comment">// The APIC frame is the same actual physical address across all CPU cores,</span>
        <span class="comment">// but they&#39;re actually completely independent pieces of hardware that share one address.</span>
        <span class="comment">// Therefore, there&#39;s no way to represent that to the Rust language or MappedPages/AllocatedFrames types,</span>
        <span class="comment">// so we must use unsafe code, at least for now.</span>
        <span class="kw">unsafe</span> {
            <span class="ident">memory::Mapper::map_to_non_exclusive</span>(
                <span class="ident">page_table</span>,
                <span class="ident">new_page</span>,
                <span class="ident">memory::FrameRange::from_phys_addr</span>(<span class="ident">phys_addr</span>, <span class="number">1</span>),
                <span class="ident">flags</span>,
            )<span class="question-mark">?</span>
        } 
    };
    <span class="prelude-val">Ok</span>(<span class="ident">apic_mapped_page</span>)
}



<span class="kw">const</span> <span class="ident">IA32_APIC_XAPIC_ENABLE</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>; <span class="comment">// 0x800</span>
<span class="kw">const</span> <span class="ident">IA32_APIC_X2APIC_ENABLE</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>; <span class="comment">// 0x400</span>
<span class="kw">const</span> <span class="ident">IA32_APIC_BASE_MSR_IS_BSP</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>; <span class="comment">// 0x100</span>
<span class="kw">const</span> <span class="ident">APIC_SW_ENABLE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;
<span class="kw">const</span> <span class="ident">APIC_TIMER_PERIODIC</span>:  <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2_0000</span>;
<span class="kw">const</span> <span class="ident">APIC_DISABLE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x1_0000</span>;
<span class="kw">const</span> <span class="ident">APIC_NMI</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">4</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;



<span class="doccomment">/// A structure that offers access to APIC/xAPIC through its I/O registers.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Definitions are based on Intel&#39;s x86 Manual Vol 3a, Table 10-1. </span>
<span class="doccomment">/// [Link to the manual](https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf).</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ApicRegisters</span> {
    <span class="ident">_padding0</span>:                        [<span class="ident">u32</span>; <span class="number">8</span>],
    <span class="doccomment">/// This Lapic&#39;s ID. Some systems allow setting the ID, but it is typically read-only.</span>
    <span class="doccomment">/// Only the top 8 bits are relevant, so bit shift it to the right by 24 bits to get the actual ID.</span>
    <span class="kw">pub</span> <span class="ident">lapic_id</span>:                     <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x20</span>
    <span class="ident">_padding1</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">lapic_version</span>:                <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x30</span>
    <span class="ident">_padding2</span>:                        [<span class="ident">u32</span>; <span class="number">3</span> <span class="op">+</span> <span class="number">4</span><span class="kw-2">*</span><span class="number">4</span>],
    <span class="kw">pub</span> <span class="ident">task_priority</span>:                <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x80</span>
    <span class="ident">_padding3</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">arbitration_priority</span>:         <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x90</span>
    <span class="ident">_padding4</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">processor_priority</span>:           <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0xA0</span>
    <span class="ident">_padding5</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">eoi</span>:                          <span class="ident">WriteOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0xB0</span>
    <span class="ident">_padding6</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">remote_read</span>:                  <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0xC0</span>
    <span class="ident">_padding7</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">logical_destination</span>:          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0xD0</span>
    <span class="ident">_padding8</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">destination_format</span>:           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0xE0</span>
    <span class="ident">_padding9</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">spurious_interrupt_vector</span>:    <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0xF0</span>
    <span class="ident">_padding10</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">in_service_registers</span>:         <span class="ident">RegisterArray</span>,         <span class="comment">// 0x100</span>
    <span class="kw">pub</span> <span class="ident">trigger_mode_registers</span>:       <span class="ident">RegisterArray</span>,         <span class="comment">// 0x180</span>
    <span class="kw">pub</span> <span class="ident">interrupt_request_registers</span>:  <span class="ident">RegisterArray</span>,         <span class="comment">// 0x200</span>
    <span class="kw">pub</span> <span class="ident">error_status</span>:                 <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x280</span>
    <span class="ident">_padding11</span>:                       [<span class="ident">u32</span>; <span class="number">3</span> <span class="op">+</span> <span class="number">6</span><span class="kw-2">*</span><span class="number">4</span>],        
    <span class="kw">pub</span> <span class="ident">lvt_cmci</span>:                     <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x2F0</span>
    <span class="ident">_padding12</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],  
    <span class="kw">pub</span> <span class="ident">interrupt_command_low</span>:        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x300</span>
    <span class="ident">_padding13</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">interrupt_command_high</span>:       <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x310</span>
    <span class="ident">_padding14</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">lvt_timer</span>:                    <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x320</span>
    <span class="ident">_padding15</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">lvt_thermal</span>:                  <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x330</span>
    <span class="ident">_padding16</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">lvt_perf_monitor</span>:             <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x340</span>
    <span class="ident">_padding17</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">lvt_lint0</span>:                    <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x350</span>
    <span class="ident">_padding18</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">lvt_lint1</span>:                    <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x360</span>
    <span class="ident">_padding19</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">lvt_error</span>:                    <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x370</span>
    <span class="ident">_padding20</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">timer_initial_count</span>:          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x380</span>
    <span class="ident">_padding21</span>:                       [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="kw">pub</span> <span class="ident">timer_current_count</span>:          <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x390</span>
    <span class="ident">_padding22</span>:                       [<span class="ident">u32</span>; <span class="number">3</span> <span class="op">+</span> <span class="number">4</span><span class="kw-2">*</span><span class="number">4</span>],
    <span class="kw">pub</span> <span class="ident">timer_divide</span>:                 <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x3E0</span>
    <span class="ident">_padding23</span>:                       [<span class="ident">u32</span>; <span class="number">3</span> <span class="op">+</span> <span class="number">1</span><span class="kw-2">*</span><span class="number">4</span>],
    <span class="comment">// ends at 0x400</span>
}
<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">ApicRegisters</span><span class="op">&gt;</span>(), <span class="number">0x400</span>);


<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterArray</span> {
    <span class="ident">reg0</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding0</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="ident">reg1</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding1</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="ident">reg2</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding2</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="ident">reg3</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding3</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="ident">reg4</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding4</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="ident">reg5</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding5</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="ident">reg6</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding6</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
    <span class="ident">reg7</span>:                             <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_padding7</span>:                        [<span class="ident">u32</span>; <span class="number">3</span>],
}
<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">RegisterArray</span><span class="op">&gt;</span>(), <span class="number">8</span> <span class="op">*</span> (<span class="number">4</span> <span class="op">+</span> <span class="number">12</span>));

<span class="doccomment">/// The Local APIC&#39;s vector table local interrupt pins.</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">alias</span>(<span class="string">&quot;lvt&quot;</span>, <span class="string">&quot;lint&quot;</span>, <span class="string">&quot;lint0&quot;</span>, <span class="string">&quot;lint1&quot;</span>))]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">LvtLint</span> {
    <span class="ident">Pin0</span>,
    <span class="ident">Pin1</span>,
}
<span class="kw">impl</span> <span class="ident">LvtLint</span> {
    <span class="doccomment">/// Returns the MSR used to access this LvtLint pin.</span>
    <span class="attribute">#[<span class="ident">inline</span>]</span>
    <span class="kw">fn</span> <span class="ident">msr</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u32</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident"><span class="self">Self</span>::Pin0</span> =&gt; <span class="ident">IA32_X2APIC_LVT_LINT0</span>,
            <span class="ident"><span class="self">Self</span>::Pin1</span> =&gt; <span class="ident">IA32_X2APIC_LVT_LINT1</span>,
        }
    }
}

<span class="doccomment">/// The inner type of the Local APIC (xapic or x2apic)</span>
<span class="doccomment">/// used within the [`LocalApic`] struct.</span>
<span class="kw">enum</span> <span class="ident">LapicType</span> {
    <span class="ident">X2Apic</span>,
    <span class="ident">XApic</span>(<span class="ident">BoxRefMut</span><span class="op">&lt;</span><span class="ident">MappedPages</span>, <span class="ident">ApicRegisters</span><span class="op">&gt;</span>),
}
<span class="kw">impl</span> <span class="ident">fmt::Debug</span> <span class="kw">for</span> <span class="ident">LapicType</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="macro">write!</span>(<span class="ident">f</span>, <span class="string">&quot;{}&quot;</span>,
            <span class="kw">match</span> <span class="self">self</span> {
                <span class="ident"><span class="self">Self</span>::X2Apic</span>   =&gt; <span class="string">&quot;x2apic&quot;</span>,
                <span class="ident"><span class="self">Self</span>::XApic</span>(<span class="kw">_</span>) =&gt; <span class="string">&quot;xapic&quot;</span>,
            }
        )
    }
}


<span class="doccomment">/// This structure represents a single APIC in the system, there is one per core. </span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">alias</span> <span class="op">=</span> <span class="string">&quot;lapic&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">LocalApic</span> {
    <span class="doccomment">/// The inner lapic object that disambiguates between xapic and x2apic.</span>
    <span class="ident">inner</span>: <span class="ident">LapicType</span>,
    <span class="doccomment">/// The processor id of this APIC,</span>
    <span class="doccomment">/// obtained from the `MADT` ACPI table entry.</span>
    <span class="ident">processor</span>: <span class="ident">u8</span>,
    <span class="doccomment">/// The APIC system id of this APIC,</span>
    <span class="doccomment">/// obtained from the `MADT` ACPI table entry.</span>
    <span class="ident">apic_id</span>: <span class="ident">u8</span>,
    <span class="doccomment">/// Whether this `LocalApic` is the bootstrap processor (the first processor to boot up).</span>
    <span class="ident">is_bsp</span>: <span class="ident">bool</span>,
}
<span class="kw">impl</span> <span class="ident">fmt::Debug</span> <span class="kw">for</span> <span class="ident">LocalApic</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="ident">f</span>.<span class="ident">debug_struct</span>(<span class="string">&quot;LocalApic&quot;</span>)
            .<span class="ident">field</span>(<span class="string">&quot;type&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">inner</span>)
            .<span class="ident">field</span>(<span class="string">&quot;apic_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">apic_id</span>)
            .<span class="ident">field</span>(<span class="string">&quot;processor&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">processor</span>)
            .<span class="ident">field</span>(<span class="string">&quot;is_bsp&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">is_bsp</span>)
            .<span class="ident">finish</span>()
    }
}
<span class="kw">impl</span> <span class="ident">Drop</span> <span class="kw">for</span> <span class="ident">LocalApic</span> {
    <span class="kw">fn</span> <span class="ident">drop</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="macro">error!</span>(<span class="string">&quot;Unexpected: dropping {:?}&quot;</span>, <span class="self">self</span>);
        <span class="ident">CPU_COUNT</span>.<span class="ident">fetch_sub</span>(<span class="number">1</span>, <span class="ident">Ordering::Relaxed</span>);
    }
}
<span class="kw">impl</span> <span class="ident">LocalApic</span> {
    <span class="doccomment">/// Creates and initializes a new `LocalApic` for the current CPU core</span>
    <span class="doccomment">/// and adds it to the global set of initialized local APICs.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// ## Important Usage Note</span>
    <span class="doccomment">/// This MUST be invoked from the AP core itself when it is booting up.</span>
    <span class="doccomment">/// The BSP cannot invoke this for other APs (it can only invoke it for itself).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init</span>(
        <span class="ident">page_table</span>: <span class="kw-2">&amp;mut</span> <span class="ident">PageTable</span>,
        <span class="ident">processor</span>: <span class="ident">u8</span>,
        <span class="ident">apic_id</span>: <span class="ident">u8</span>,
        <span class="ident">is_bsp</span>: <span class="ident">bool</span>,
        <span class="ident">nmi_lint</span>: <span class="ident">u8</span>,
        <span class="ident">nmi_flags</span>: <span class="ident">u16</span>
    ) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">str</span><span class="op">&gt;</span> {

        <span class="macro">trace!</span>(<span class="string">&quot;size of LocalApic: {}&quot;</span>, <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">LocalApic</span><span class="op">&gt;</span>());

        <span class="kw">let</span> <span class="ident">nmi_lint</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">nmi_lint</span> {
            <span class="number">0</span> =&gt; <span class="ident">LvtLint::Pin0</span>,
            <span class="number">1</span> =&gt; <span class="ident">LvtLint::Pin1</span>,
            <span class="ident">_invalid</span> =&gt; {
                <span class="macro">error!</span>(<span class="string">&quot;BUG: invalid `nmi_lint` value (must be `0` or `1`) in \
                    LocalApic::init(processor: {}, apic_id: {}, is_bsp: {}, nmi_lint: {}, nmi_flags: {}&quot;</span>,
                    <span class="ident">processor</span>, <span class="ident">apic_id</span>, <span class="ident">is_bsp</span>, <span class="ident">nmi_lint</span>, <span class="ident">nmi_flags</span>
                );
                <span class="kw">return</span> <span class="prelude-val">Err</span>(<span class="string">&quot;BUG: invalid `nmi_lint` value, must be `0` or `1`&quot;</span>);
            }
        };

        <span class="comment">// Theseus uses this MSR to hold each CPU&#39;s ID (which is an OS-chosen value).</span>
        <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_TSC_AUX</span>, <span class="ident">apic_id</span> <span class="kw">as</span> <span class="ident">u64</span>); }

        <span class="kw">if</span> <span class="ident">is_bsp</span> {
            <span class="ident">BSP_PROCESSOR_ID</span>.<span class="ident">call_once</span>(<span class="op">|</span><span class="op">|</span> <span class="ident">apic_id</span>); 
        }

        <span class="kw">let</span> <span class="ident">inner</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">has_x2apic</span>() {
            <span class="ident">LapicType::X2Apic</span>
        } <span class="kw">else</span> {
            <span class="ident">LapicType::XApic</span>(
                <span class="ident">BoxRefMut::new</span>(<span class="ident">Box::new</span>(<span class="ident">map_apic</span>(<span class="ident">page_table</span>)<span class="question-mark">?</span>))
                    .<span class="ident">try_map_mut</span>(<span class="op">|</span><span class="ident">mp</span><span class="op">|</span> <span class="ident">mp</span>.<span class="ident">as_type_mut</span>::<span class="op">&lt;</span><span class="ident">ApicRegisters</span><span class="op">&gt;</span>(<span class="number">0</span>))<span class="question-mark">?</span>
            )
        };
		<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">lapic</span> <span class="op">=</span> <span class="ident">LocalApic</span> {
            <span class="ident">inner</span>,
            <span class="ident">processor</span>,
            <span class="ident">apic_id</span>,
            <span class="ident">is_bsp</span>,
        };

        <span class="ident">lapic</span>.<span class="ident">enable</span>();
        <span class="ident">lapic</span>.<span class="ident">init_lvt_timer</span>();
        <span class="ident">lapic</span>.<span class="ident">set_nmi</span>(<span class="ident">nmi_lint</span>, <span class="ident">nmi_flags</span>);
        <span class="macro">info!</span>(<span class="string">&quot;Found new processor core ({:?})&quot;</span>, <span class="ident">lapic</span>);

        <span class="kw">let</span> <span class="ident">_existing</span> <span class="op">=</span> <span class="ident">LOCAL_APICS</span>.<span class="ident">insert</span>(<span class="ident">apic_id</span>, <span class="ident">RwLockIrqSafe::new</span>(<span class="ident">lapic</span>));
        <span class="macro">assert!</span>(<span class="ident">_existing</span>.<span class="ident">is_none</span>(), <span class="string">&quot;Local APIC should not already exist&quot;</span>);
        <span class="ident">CPU_COUNT</span>.<span class="ident">fetch_add</span>(<span class="number">1</span>, <span class="ident">Ordering::Relaxed</span>);
		<span class="prelude-val">Ok</span>(())      
    }


    <span class="doccomment">/// Returns the APIC ID of this lapic.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// This value comes from the `MADT` ACPI table entry that was used</span>
    <span class="doccomment">/// to boot up this CPU core.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// Currently this returns the same value as [`LocalApic::id()`].</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">apic_id</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> { <span class="self">self</span>.<span class="ident">apic_id</span> }

    <span class="doccomment">/// Returns the &quot;processor ID&quot; of this lapic,</span>
    <span class="doccomment">/// which is usually a meaningless value.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// This value comes from the `MADT` ACPI table entry that was used</span>
    <span class="doccomment">/// to boot up this CPU core.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">processor</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> { <span class="self">self</span>.<span class="ident">processor</span> }

    <span class="doccomment">/// Returns `true` if this CPU core was the BootStrap Processor (BSP),</span>
    <span class="doccomment">/// i.e., the first CPU to boot and run the OS code.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// There is only one BSP per system.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_bsp</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">bool</span> { <span class="self">self</span>.<span class="ident">is_bsp</span> }

    <span class="doccomment">/// Enable this lapic by initializing it to a clean state</span>
    <span class="doccomment">/// and enabling its spurious interrupt vector.</span>
    <span class="kw">fn</span> <span class="ident">enable</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">is_bsp</span> <span class="op">=</span> <span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>) <span class="op">&amp;</span> <span class="ident">IA32_APIC_BASE_MSR_IS_BSP</span> <span class="op">==</span> <span class="ident">IA32_APIC_BASE_MSR_IS_BSP</span>;

        <span class="comment">// Globally enable the xapic/x2apic by setting the XAPIC_ENABLE (and optionally X2APIC_ENABLE) bits</span>
        <span class="kw">let</span> <span class="ident">enable_bitmask</span> <span class="op">=</span> <span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>) <span class="op">|</span> <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span>   =&gt; <span class="ident">IA32_APIC_XAPIC_ENABLE</span> <span class="op">|</span> <span class="ident">IA32_APIC_X2APIC_ENABLE</span>,
            <span class="ident">LapicType::XApic</span>(<span class="kw">_</span>) =&gt; <span class="ident">IA32_APIC_XAPIC_ENABLE</span>
        };
        <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_APIC_BASE</span>, <span class="ident">enable_bitmask</span>); }

        <span class="kw">let</span> <span class="ident">id</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">id</span>();
        <span class="kw">let</span> <span class="ident">version</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">version</span>();

        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; {
                <span class="macro">info!</span>(<span class="string">&quot;LAPIC x2 ID {:#x}, version: {:#x}, is_bsp: {}&quot;</span>, <span class="ident">id</span>, <span class="ident">version</span>, <span class="ident">is_bsp</span>);
                <span class="kw">if</span> <span class="ident">is_bsp</span> {
                    <span class="ident">INTERRUPT_CHIP</span>.<span class="ident">store</span>(<span class="ident">InterruptChip::X2APIC</span>);
                }

                <span class="comment">// Init x2APIC to a known clean state.</span>
                <span class="comment">// Note: in x2apic, there is no DFR reg because only cluster mode is enabled; </span>
                <span class="comment">//       there is no flat logical mode, and the IA32_X2APIC_LDR is read-only.</span>
                <span class="kw">let</span> <span class="ident">ldr</span> <span class="op">=</span> <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_LDR</span>);
                <span class="kw">let</span> <span class="ident">cluster_id</span> <span class="op">=</span> (<span class="ident">ldr</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">16</span>) <span class="op">&amp;</span> <span class="number">0xFFFF</span>; <span class="comment">// highest 16 bits</span>
                <span class="kw">let</span> <span class="ident">logical_id</span> <span class="op">=</span> <span class="ident">ldr</span> <span class="op">&amp;</span> <span class="number">0xFFFF</span>; <span class="comment">// lowest 16 bits</span>
                <span class="macro">info!</span>(<span class="string">&quot;x2LAPIC ID {:#x}, version {:#X}, (cluster {:#X} logical {:#X}), is_bsp: {}&quot;</span>,
                    <span class="ident">id</span>, <span class="ident">version</span>, <span class="ident">cluster_id</span>, <span class="ident">logical_id</span>, <span class="ident">is_bsp</span>
                );
                <span class="comment">// NOTE: we&#39;re not yet using logical or cluster mode APIC addressing, only physical APIC addressing.</span>
                
                <span class="kw">unsafe</span> {
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_TIMER</span>,  <span class="ident">APIC_DISABLE</span> <span class="kw">as</span> <span class="ident">u64</span>);
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_PMI</span>,    <span class="ident">APIC_NMI</span> <span class="kw">as</span> <span class="ident">u64</span>);
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_LINT0</span>,  <span class="ident">APIC_DISABLE</span> <span class="kw">as</span> <span class="ident">u64</span>);
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_LINT1</span>,  <span class="ident">APIC_DISABLE</span> <span class="kw">as</span> <span class="ident">u64</span>);
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_TPR</span>,        <span class="number">0</span>);
                    
                    <span class="comment">// set bit 8 to start receiving interrupts (still need to &quot;sti&quot;)</span>
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_SIVR</span>, (<span class="ident">APIC_SPURIOUS_INTERRUPT_IRQ</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">|</span> <span class="ident">APIC_SW_ENABLE</span>) <span class="kw">as</span> <span class="ident">u64</span>); 
                }
            }
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; {
                <span class="comment">// Globally enable the apic by setting the XAPIC_ENABLE bit</span>
                <span class="kw">let</span> <span class="ident">enable_bitmask</span> <span class="op">=</span> <span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>) <span class="op">|</span> <span class="ident">IA32_APIC_XAPIC_ENABLE</span>;
                <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_APIC_BASE</span>, <span class="ident">enable_bitmask</span>); }
                <span class="macro">info!</span>(<span class="string">&quot;LAPIC ID {:#x}, version: {:#x}, is_bsp: {}&quot;</span>, <span class="ident">id</span>, <span class="ident">version</span>, <span class="ident">is_bsp</span>);
                <span class="kw">if</span> <span class="ident">is_bsp</span> {
                    <span class="ident">INTERRUPT_CHIP</span>.<span class="ident">store</span>(<span class="ident">InterruptChip::APIC</span>);
                }

                <span class="comment">// Init APIC to a clean known state.</span>
                <span class="comment">// See &lt;http://wiki.osdev.org/APIC#Logical_Destination_Mode&gt;</span>
                <span class="ident">regs</span>.<span class="ident">destination_format</span>.<span class="ident">write</span>(<span class="number">0xFFFF_FFFF</span>);
                <span class="ident">regs</span>.<span class="ident">lvt_timer</span>.<span class="ident">write</span>(<span class="ident">APIC_DISABLE</span>);
                <span class="ident">regs</span>.<span class="ident">lvt_perf_monitor</span>.<span class="ident">write</span>(<span class="ident">APIC_NMI</span>);
                <span class="ident">regs</span>.<span class="ident">lvt_lint0</span>.<span class="ident">write</span>(<span class="ident">APIC_DISABLE</span>);
                <span class="ident">regs</span>.<span class="ident">lvt_lint1</span>.<span class="ident">write</span>(<span class="ident">APIC_DISABLE</span>);
                <span class="ident">regs</span>.<span class="ident">task_priority</span>.<span class="ident">write</span>(<span class="number">0</span>);

                <span class="comment">// set bit 8 to allow receiving interrupts (still need to &quot;sti&quot;)</span>
                <span class="ident">regs</span>.<span class="ident">spurious_interrupt_vector</span>.<span class="ident">write</span>(<span class="ident">APIC_SPURIOUS_INTERRUPT_IRQ</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">|</span> <span class="ident">APIC_SW_ENABLE</span>);   
            }
        }
    }

    <span class="doccomment">/// Returns the number of APIC ticks that occurred during the given number of `microseconds`.</span>
    <span class="kw">fn</span> <span class="ident">calibrate_lapic_timer</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">microseconds</span>: <span class="ident">u32</span>) -&gt; <span class="ident">u64</span> {
        <span class="comment">// Start with the max counter value, since we&#39;re counting down</span>
        <span class="kw">const</span> <span class="ident">INITIAL_COUNT</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0xFFFF_FFFF</span>;

        <span class="kw">let</span> <span class="ident">end_count</span> <span class="op">=</span> <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; {
                <span class="kw">unsafe</span> { 
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_DIV_CONF</span>, <span class="number">3</span>); <span class="comment">// set divide value to 16</span>
                    <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_INIT_COUNT</span>, <span class="ident">INITIAL_COUNT</span>);
                }

                <span class="comment">// wait for the given period using the PIT clock</span>
                <span class="ident">pit_wait</span>(<span class="ident">microseconds</span>).<span class="ident">unwrap</span>();

                <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_TIMER</span>, <span class="ident">APIC_DISABLE</span> <span class="kw">as</span> <span class="ident">u64</span>); } <span class="comment">// stop apic timer</span>
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_CUR_COUNT</span>)
            }
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; {
                <span class="ident">regs</span>.<span class="ident">timer_divide</span>.<span class="ident">write</span>(<span class="number">3</span>); <span class="comment">// set divide value to 16</span>
                <span class="ident">regs</span>.<span class="ident">timer_initial_count</span>.<span class="ident">write</span>(<span class="ident">INITIAL_COUNT</span> <span class="kw">as</span> <span class="ident">u32</span>);

                <span class="comment">// wait for the given period using the PIT clock</span>
                <span class="ident">pit_wait</span>(<span class="ident">microseconds</span>).<span class="ident">unwrap</span>();

                <span class="ident">regs</span>.<span class="ident">lvt_timer</span>.<span class="ident">write</span>(<span class="ident">APIC_DISABLE</span>); <span class="comment">// stop apic timer</span>
                <span class="ident">regs</span>.<span class="ident">timer_current_count</span>.<span class="ident">read</span>() <span class="kw">as</span> <span class="ident">u64</span>
            }
        };
        
        <span class="ident">INITIAL_COUNT</span> <span class="op">-</span> <span class="ident">end_count</span>
    }

    <span class="doccomment">/// After this lapic has been enabled, initialize its LVT timer.</span>
    <span class="kw">fn</span> <span class="ident">init_lvt_timer</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">apic_period</span> <span class="op">=</span> <span class="kw">if</span> <span class="macro">cfg!</span>(<span class="ident">apic_timer_fixed</span>) {
            <span class="macro">info!</span>(<span class="string">&quot;apic_timer_fixed config: overriding LocalAPIC LVT timer period to {}&quot;</span>, <span class="number">0x10000</span>);
            <span class="number">0x10000</span> <span class="comment">// for bochs, which doesn&#39;t do apic periods right</span>
        } <span class="kw">else</span> {
            <span class="self">self</span>.<span class="ident">calibrate_lapic_timer</span>(<span class="ident">CONFIG_TIMESLICE_PERIOD_MICROSECONDS</span>)
        };
        <span class="macro">trace!</span>(<span class="string">&quot;LocalApic {}, timer period count: {} ({:#X})&quot;</span>, <span class="self">self</span>.<span class="ident">apic_id</span>, <span class="ident">apic_period</span>, <span class="ident">apic_period</span>);

        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="kw">unsafe</span> {
                <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_DIV_CONF</span>, <span class="number">3</span>); <span class="comment">// set divide value to 16 ( ... how does 3 =&gt; 16 )</span>
                
                <span class="comment">// map X2APIC timer to the `LOCAL_APIC_LVT_IRQ` interrupt handler in the IDT</span>
                <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_TIMER</span>, <span class="ident">LOCAL_APIC_LVT_IRQ</span> <span class="kw">as</span> <span class="ident">u64</span> <span class="op">|</span> <span class="ident">APIC_TIMER_PERIODIC</span> <span class="kw">as</span> <span class="ident">u64</span>); 
                <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_INIT_COUNT</span>, <span class="ident">apic_period</span>); 
    
                <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_THERMAL</span>, <span class="number">0</span>);
                <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_ESR</span>, <span class="number">0</span>);
    
                <span class="comment">// os dev wiki guys say that setting this again as a last step helps on some strange hardware.</span>
                <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_DIV_CONF</span>, <span class="number">3</span>);
            }
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; {
                <span class="ident">regs</span>.<span class="ident">timer_divide</span>.<span class="ident">write</span>(<span class="number">3</span>); <span class="comment">// set divide value to 16 ( ... how does 3 =&gt; 16 )</span>
                <span class="comment">// map APIC timer to an interrupt handler in the IDT</span>
                <span class="ident">regs</span>.<span class="ident">lvt_timer</span>.<span class="ident">write</span>(<span class="ident">LOCAL_APIC_LVT_IRQ</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">|</span> <span class="ident">APIC_TIMER_PERIODIC</span>); 
                <span class="ident">regs</span>.<span class="ident">timer_initial_count</span>.<span class="ident">write</span>(<span class="ident">apic_period</span> <span class="kw">as</span> <span class="ident">u32</span>); 

                <span class="ident">regs</span>.<span class="ident">lvt_thermal</span>.<span class="ident">write</span>(<span class="number">0</span>);
                <span class="ident">regs</span>.<span class="ident">lvt_error</span>.<span class="ident">write</span>(<span class="number">0</span>);

                <span class="comment">// os dev wiki guys say that setting this again as a last step helps on some strange hardware.</span>
                <span class="ident">regs</span>.<span class="ident">timer_divide</span>.<span class="ident">write</span>(<span class="number">3</span>);
            }
        }
    }

    <span class="doccomment">/// Enable (unmask) or disable (mask) the LVT timer interrupt on this lapic.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// This does **not** modify the timer&#39;s current count value.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">enable_lvt_timer</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">enable</span>: <span class="ident">bool</span>) {
        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">enable</span> {
            <span class="ident">LOCAL_APIC_LVT_IRQ</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">|</span> <span class="ident">APIC_TIMER_PERIODIC</span>
        } <span class="kw">else</span> {
            <span class="ident">APIC_DISABLE</span>
        };
        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="kw">unsafe</span> {
                <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_TIMER</span>, <span class="ident">value</span> <span class="kw">as</span> <span class="ident">u64</span>)
            },
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; <span class="ident">regs</span>.<span class="ident">lvt_timer</span>.<span class="ident">write</span>(<span class="ident">value</span>),
        }
    }

    <span class="doccomment">/// Reads the hardware-provided ID of this lapic (from its registers).</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// Currently, this matches the value returned by [`LocalApic::apic_id()`].</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">id</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_APICID</span>) <span class="kw">as</span> <span class="ident">u32</span> <span class="kw">as</span> <span class="ident">u8</span>,
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; {
                <span class="kw">let</span> <span class="ident">raw</span> <span class="op">=</span> <span class="ident">regs</span>.<span class="ident">lapic_id</span>.<span class="ident">read</span>();
                (<span class="ident">raw</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">24</span>) <span class="kw">as</span> <span class="ident">u8</span>
            }
        }
    }

    <span class="doccomment">/// Returns the version of this lapic.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">version</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u32</span> {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; (<span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_VERSION</span>) <span class="op">&amp;</span> <span class="number">0xFFFF_FFFF</span>) <span class="kw">as</span> <span class="ident">u32</span>,
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; <span class="ident">regs</span>.<span class="ident">lapic_version</span>.<span class="ident">read</span>()
        }
    }

    <span class="doccomment">/// Returns the value of this lapic&#39;s error register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">error</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u32</span> {
        <span class="kw">let</span> <span class="ident">raw</span> <span class="op">=</span> <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; (<span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ESR</span>) <span class="op">&amp;</span> <span class="number">0xFFFF_FFFF</span>) <span class="kw">as</span> <span class="ident">u32</span>,
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; <span class="ident">regs</span>.<span class="ident">error_status</span>.<span class="ident">read</span>(),
        };
        <span class="ident">raw</span> <span class="op">&amp;</span> <span class="number">0x0000_00F0</span>
    }

    <span class="doccomment">/// Clears/resets this lapic&#39;s error register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_error</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_ESR</span>, <span class="number">0</span>) },
            <span class="ident">LapicType::XApic</span>(<span class="ident">_regs</span>) =&gt; {
                <span class="comment">// a no-op, since apic/xapic cannot write to the error status register</span>
            }
        }
    }

    <span class="doccomment">/// Reads the current value of this lapic&#39;s Interrupt Control Register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">icr</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u64</span> {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ICR</span>),
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; {
                <span class="kw">let</span> <span class="ident">high</span> <span class="op">=</span> <span class="ident">regs</span>.<span class="ident">interrupt_command_high</span>.<span class="ident">read</span>();
                <span class="kw">let</span> <span class="ident">low</span>  <span class="op">=</span> <span class="ident">regs</span>.<span class="ident">interrupt_command_low</span>.<span class="ident">read</span>();
                ((<span class="ident">high</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">32</span>) <span class="op">|</span> (<span class="ident">low</span> <span class="kw">as</span> <span class="ident">u64</span>)
            }
        }
    }

    <span class="doccomment">/// Writes `value` to this lapic&#39;s Interrupt Control Register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_icr</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">value</span>: <span class="ident">u64</span>) {
        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_ICR</span>, <span class="ident">value</span>) },
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; {
                <span class="kw">const</span> <span class="ident">ICR_DELIVERY_STATUS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
                <span class="kw">while</span> <span class="ident">regs</span>.<span class="ident">interrupt_command_low</span>.<span class="ident">read</span>() <span class="op">&amp;</span> <span class="ident">ICR_DELIVERY_STATUS</span> <span class="op">==</span> <span class="ident">ICR_DELIVERY_STATUS</span> {} <span class="comment">// wait until ready</span>
                <span class="kw">let</span> <span class="ident">high</span> <span class="op">=</span> (<span class="ident">value</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>;
                <span class="ident">regs</span>.<span class="ident">interrupt_command_high</span>.<span class="ident">write</span>(<span class="ident">high</span>); <span class="comment">// sets part of ICR register, but doesn&#39;t yet issue the IPI</span>
                <span class="kw">let</span> <span class="ident">low</span> <span class="op">=</span> <span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span>;
                <span class="ident">regs</span>.<span class="ident">interrupt_command_low</span>.<span class="ident">write</span>(<span class="ident">low</span>); <span class="comment">// this actually issues the IPI</span>
                <span class="kw">while</span> <span class="ident">regs</span>.<span class="ident">interrupt_command_low</span>.<span class="ident">read</span>() <span class="op">&amp;</span> <span class="ident">ICR_DELIVERY_STATUS</span> <span class="op">==</span> <span class="ident">ICR_DELIVERY_STATUS</span> {} <span class="comment">// wait until finished</span>
            }
        }
    }

    <span class="doccomment">/// Send an IPI to the cores specified by the given destination</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">send_ipi</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">u8</span>, <span class="ident">destination</span>: <span class="ident">LapicIpiDestination</span>) {
        <span class="kw">const</span> <span class="ident">NORMAL_IPI_ICR</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0x4000</span>;
        
        <span class="kw">let</span> <span class="ident">dest</span> <span class="op">=</span> <span class="ident">destination</span>.<span class="ident">as_icr_value</span>();
        <span class="kw">let</span> <span class="ident">icr</span> <span class="op">=</span> <span class="ident">NORMAL_IPI_ICR</span> <span class="op">|</span> (<span class="ident">irq</span> <span class="kw">as</span> <span class="ident">u64</span>) <span class="op">|</span> <span class="ident">dest</span>;

        <span class="comment">// trace!(&quot;send_ipi(): setting icr value to {:#X}&quot;, icr);</span>
        <span class="self">self</span>.<span class="ident">set_icr</span>(<span class="ident">icr</span>);
    }


    <span class="doccomment">/// Send a NMI IPI to the cores specified by the given destination</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">send_nmi_ipi</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">destination</span>: <span class="ident">LapicIpiDestination</span>) {
        <span class="kw">const</span> <span class="ident">NORMAL_IPI_ICR</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0x4000</span>;
        <span class="kw">const</span> <span class="ident">NMI_DELIVERY_MODE</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0b100</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;
        
        <span class="kw">let</span> <span class="ident">dest</span> <span class="op">=</span> <span class="ident">destination</span>.<span class="ident">as_icr_value</span>();
        <span class="kw">let</span> <span class="ident">icr</span> <span class="op">=</span> <span class="ident">NORMAL_IPI_ICR</span> <span class="op">|</span> <span class="ident">NMI_DELIVERY_MODE</span> <span class="op">|</span> <span class="ident">dest</span>;

        <span class="comment">// trace!(&quot;send_ipi(): setting icr value to {:#X}&quot;, icr);</span>
        <span class="self">self</span>.<span class="ident">set_icr</span>(<span class="ident">icr</span>);
    }

    <span class="doccomment">/// Send an End Of Interrupt (EOI) signal to this local APIC,</span>
    <span class="doccomment">/// which indicates that the calling interrupt handler has finished handling the current interrupt.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">eoi</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="comment">// 0 is the only valid value to write to the EOI register/msr, others cause General Protection Fault</span>
        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_EOI</span>, <span class="number">0</span>) },
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; <span class="ident">regs</span>.<span class="ident">eoi</span>.<span class="ident">write</span>(<span class="number">0</span>),
        }
    }

    <span class="doccomment">/// Set the NonMaskableInterrupt redirect for this LocalApic.</span>
    <span class="doccomment">/// Argument `lint` can be either 0 or 1, since each local APIC has two LVT LINTs</span>
    <span class="doccomment">/// (Local Vector Table Local INTerrupts)</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_nmi</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">lint</span>: <span class="ident">LvtLint</span>, <span class="ident">flags</span>: <span class="ident">u16</span>) {
        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> (<span class="ident">flags</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>) <span class="kw">as</span> <span class="ident">u32</span> <span class="op">|</span> <span class="ident">APIC_NMI</span>; <span class="comment">// or APIC_NMI | 0x2000 ??</span>
        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">lint</span>.<span class="ident">msr</span>(), <span class="ident">value</span> <span class="kw">as</span> <span class="ident">u64</span>) },
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; <span class="kw">match</span> <span class="ident">lint</span> {
                <span class="ident">LvtLint::Pin0</span> =&gt; <span class="ident">regs</span>.<span class="ident">lvt_lint0</span>.<span class="ident">write</span>(<span class="ident">value</span>),
                <span class="ident">LvtLint::Pin1</span> =&gt; <span class="ident">regs</span>.<span class="ident">lvt_lint1</span>.<span class="ident">write</span>(<span class="ident">value</span>),
            }
        }
    }

    <span class="doccomment">/// Returns the values of the 8 in-service registers for this APIC,</span>
    <span class="doccomment">/// which is a series of bitmasks that shows which interrupt lines are currently being serviced. </span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_isr</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; [<span class="ident">u32</span>; <span class="number">8</span>] {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; [
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR0</span>) <span class="kw">as</span> <span class="ident">u32</span>, 
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR1</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR2</span>) <span class="kw">as</span> <span class="ident">u32</span>, 
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR3</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR4</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR5</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR6</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_ISR7</span>) <span class="kw">as</span> <span class="ident">u32</span>,
            ],
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; [
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg0</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg1</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg2</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg3</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg4</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg5</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg6</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">in_service_registers</span>.<span class="ident">reg7</span>.<span class="ident">read</span>(),
            ]
        }
    }

    <span class="doccomment">/// Returns the values of the 8 request registers for this APIC,</span>
    <span class="doccomment">/// which is a series of bitmasks that shows which interrupt lines are currently raised, </span>
    <span class="doccomment">/// but not yet being serviced.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_irr</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; [<span class="ident">u32</span>; <span class="number">8</span>] {
        <span class="kw">match</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; [ 
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR0</span>) <span class="kw">as</span> <span class="ident">u32</span>, 
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR1</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR2</span>) <span class="kw">as</span> <span class="ident">u32</span>, 
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR3</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR4</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR5</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR6</span>) <span class="kw">as</span> <span class="ident">u32</span>,
                <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_IRR7</span>) <span class="kw">as</span> <span class="ident">u32</span>,
            ],
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; [
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg0</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg1</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg2</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg3</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg4</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg5</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg6</span>.<span class="ident">read</span>(),
                <span class="ident">regs</span>.<span class="ident">interrupt_request_registers</span>.<span class="ident">reg7</span>.<span class="ident">read</span>(),
            ]
        }
    }

    <span class="doccomment">/// Clears the interrupt mask bit in the apic performance monitor register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_pmi_mask</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="comment">// The 16th bit is set to 1 whenever a performance monitoring interrupt occurs. </span>
        <span class="comment">// It needs to be reset for another interrupt to occur.</span>
        <span class="kw">const</span> <span class="ident">INT_MASK_BIT</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">16</span>;

        <span class="kw">match</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">inner</span> {
            <span class="ident">LapicType::X2Apic</span> =&gt; {
                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">rdmsr</span>(<span class="ident">IA32_X2APIC_LVT_PMI</span>);
                <span class="ident">value</span>.<span class="ident">set_bit</span>(<span class="ident">INT_MASK_BIT</span>, <span class="bool-val">false</span>);
                <span class="kw">unsafe</span> { <span class="ident">wrmsr</span>(<span class="ident">IA32_X2APIC_LVT_PMI</span>, <span class="ident">value</span>) };
            }
            <span class="ident">LapicType::XApic</span>(<span class="ident">regs</span>) =&gt; {
                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">regs</span>.<span class="ident">lvt_perf_monitor</span>.<span class="ident">read</span>();
                <span class="ident">value</span>.<span class="ident">set_bit</span>(<span class="ident">INT_MASK_BIT</span>, <span class="bool-val">false</span>);
                <span class="ident">regs</span>.<span class="ident">lvt_perf_monitor</span>.<span class="ident">write</span>(<span class="ident">value</span>);
            }
        }
    }
}

<span class="comment">// Below: temporary functions for reading MSRs that aren&#39;t yet in the `x86_64` crate.</span>

<span class="kw">fn</span> <span class="ident">rdmsr</span>(<span class="ident">msr</span>: <span class="ident">u32</span>) -&gt; <span class="ident">u64</span> {
    <span class="kw">unsafe</span> { <span class="ident">x86_64::registers::model_specific::Msr::new</span>(<span class="ident">msr</span>).<span class="ident">read</span>() }
}

<span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">wrmsr</span>(<span class="ident">msr</span>: <span class="ident">u32</span>, <span class="ident">value</span>: <span class="ident">u64</span>) {
    <span class="ident">x86_64::registers::model_specific::Msr::new</span>(<span class="ident">msr</span>).<span class="ident">write</span>(<span class="ident">value</span>)
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="apic" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0-nightly (f8588549c 2022-07-18)" ></div>
</body></html>