// Seed: 3444994443
module module_0 (
    input id_0,
    input logic id_1,
    output reg id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5
);
  always @(posedge (id_1))
    if (1) id_2 <= id_0;
    else id_2 <= id_0;
endmodule
