Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45tfgg484-3
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\system.vhd" Line 1498: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\system.vhd" Line 1507: <ibufgds> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_4Bit>.
    Set property "BOX_TYPE = user_black_box" for instance <Push_Buttons_4Bit>.
    Set property "BOX_TYPE = user_black_box" for instance <DIP_Switches_4Bit>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <funprof_0>.
    Set property "BOX_TYPE = user_black_box" for instance <chipscope_ila_0>.
    Set property "BOX_TYPE = user_black_box" for instance <chipscope_icon_0>.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 1732: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <MPLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2328: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_SSize> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_MBusy> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_BRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_RDATA> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_RRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <Interrupt> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_addrAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_wrComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_rdComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_AWREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_WREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_BVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_ARREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2487: Output port <S_AXI_CTRL_RVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_SSize> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_MBusy> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_BRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_RDATA> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_RRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <Interrupt> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_addrAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_wrComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_rdComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_AWREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_WREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_BVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_ARREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2571: Output port <S_AXI_CTRL_RVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2673: Output port <Interrupt> of the instance <RS232_Uart_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2722: Output port <GPIO2_IO_O> of the instance <LEDs_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2722: Output port <GPIO2_IO_T> of the instance <LEDs_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2722: Output port <IP2INTC_Irpt> of the instance <LEDs_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2775: Output port <GPIO2_IO_O> of the instance <Push_Buttons_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2775: Output port <GPIO2_IO_T> of the instance <Push_Buttons_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2775: Output port <IP2INTC_Irpt> of the instance <Push_Buttons_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2828: Output port <GPIO2_IO_O> of the instance <DIP_Switches_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2828: Output port <GPIO2_IO_T> of the instance <DIP_Switches_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2828: Output port <IP2INTC_Irpt> of the instance <DIP_Switches_4Bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT1> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT2> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2881: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_BRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_RDATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_RRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_AWREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_WREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_BVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_ARREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <S_AXI_RVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 2910: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <Interconnect_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3059: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3133: Output port <TRIG_OUT> of the instance <chipscope_ila_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control1> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control2> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control3> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control4> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control5> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control6> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control7> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control8> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control9> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control10> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control11> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control12> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control13> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control14> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/pavan_fpga_projects/prj_funprof_v1.0/hdl/system.vhd" line 3157: Output port <control15> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/push_buttons_4bit_wrapper.ngc>.
Reading core <../implementation/dip_switches_4bit_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/funprof_0_wrapper.ngc>.
Reading core <../implementation/chipscope_ila_0_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/chipscope_icon_0_wrapper.ngc>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <LEDs_4Bit>.
Loading core <push_buttons_4bit_wrapper> for timing and area information for instance <Push_Buttons_4Bit>.
Loading core <dip_switches_4bit_wrapper> for timing and area information for instance <DIP_Switches_4Bit>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <funprof_0_wrapper> for timing and area information for instance <funprof_0>.
Loading core <chipscope_ila_0_wrapper> for timing and area information for instance <chipscope_ila_0>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/ex_valid> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/ex_valid_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 8 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> in Unit <funprof_0> is equivalent to the following 2 FFs/Latches : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_1> <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_2> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> in Unit <funprof_0> is equivalent to the following FF/Latch : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <funprof_0> is equivalent to the following FF/Latch : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <funprof_0> is equivalent to the following FF/Latch : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[21].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[21].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[16].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[16].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[26].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[26].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[31].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[31].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[7].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[7].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[20].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[20].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[15].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[15].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[30].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[30].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[25].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[25].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[6].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[6].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[14].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[14].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[0].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[0].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[24].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[24].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[19].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[19].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[5].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[5].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[13].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[13].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[23].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[23].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[18].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[18].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[4].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[4].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[12].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[12].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[22].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[22].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[17].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[17].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[3].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[3].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[11].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[11].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[2].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[2].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[29].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[29].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[10].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[10].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[1].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[1].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[28].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[28].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[9].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[9].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[27].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[27].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[8].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[8].U_IREG> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/ex_valid> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/ex_valid_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 8 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> in Unit <funprof_0> is equivalent to the following FF/Latch : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <funprof_0> is equivalent to the following FF/Latch : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <funprof_0> is equivalent to the following FF/Latch : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> in Unit <funprof_0> is equivalent to the following 2 FFs/Latches : <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_1> <funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[31].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[31].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[26].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[26].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[28].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[28].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[2].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[2].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[4].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[4].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[11].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[11].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[6].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[6].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[13].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[13].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[8].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[8].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[20].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[20].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[15].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[15].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[23].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[23].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[18].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[18].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[30].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[30].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[25].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[25].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[27].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[27].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[1].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[1].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[0].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[0].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[29].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[29].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[3].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[3].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[10].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[10].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[5].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[5].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[12].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[12].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[7].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[7].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[14].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[14].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[9].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[9].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[17].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[17].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[22].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[22].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[21].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[21].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[16].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[16].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[24].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[24].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[19].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[19].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[31].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[31].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[26].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[26].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[28].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[28].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[2].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[2].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[4].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[4].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[11].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[11].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[6].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[6].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[13].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[13].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[8].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[8].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[20].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[20].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[15].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[15].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[23].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[23].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[18].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[18].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[30].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[30].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[25].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[25].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[27].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[27].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[1].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[1].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[0].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[0].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[29].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[29].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[3].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[3].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[10].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[10].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[5].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[5].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[12].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[12].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[7].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[7].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[14].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[14].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[9].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[9].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[17].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[17].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[22].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[22].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[21].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[21].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[16].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[16].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[24].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[24].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[19].U_IREG> in Unit <chipscope_ila_0/i_chipscope_ila_0> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_YES_IREG.F_TW[19].U_IREG> 
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal mdm_0/mdm_0/update_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3384
#      GND                         : 25
#      INV                         : 41
#      LUT1                        : 145
#      LUT2                        : 208
#      LUT3                        : 445
#      LUT4                        : 464
#      LUT5                        : 454
#      LUT6                        : 777
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 111
#      MUXCY_L                     : 257
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 131
#      MUXF8                       : 2
#      VCC                         : 26
#      XORCY                       : 214
# FlipFlops/Latches                : 2675
#      FD                          : 370
#      FDC                         : 31
#      FDC_1                       : 5
#      FDCE                        : 30
#      FDE                         : 396
#      FDE_1                       : 8
#      FDP                         : 105
#      FDPE                        : 1
#      FDR                         : 838
#      FDRE                        : 778
#      FDRE_1                      : 1
#      FDS                         : 60
#      FDSE                        : 51
#      LDC                         : 1
# RAMS                             : 24
#      RAM32M                      : 16
#      RAMB16BWER                  : 8
# Shift Registers                  : 258
#      SRL16                       : 68
#      SRL16E                      : 33
#      SRLC16E                     : 122
#      SRLC32E                     : 35
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 81
#      IBUF                        : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 12
#      OBUF                        : 66
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 22
#      AND2B1L                     : 1
#      BSCAN_SPARTAN6              : 2
#      CFGLUT5                     : 16
#      PLL_ADV                     : 1
#      TIMESPEC                    : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2675  out of  54576     4%  
 Number of Slice LUTs:                 2935  out of  27288    10%  
    Number used as Logic:              2613  out of  27288     9%  
    Number used as Memory:              322  out of   6408     5%  
       Number used as RAM:               64
       Number used as SRL:              258

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4317
   Number with an unused Flip Flop:    1642  out of   4317    38%  
   Number with an unused LUT:          1382  out of   4317    32%  
   Number of fully used LUT-FF pairs:  1293  out of   4317    29%  
   Number of unique control sets:       200

IO Utilization: 
 Number of IOs:                          82
 Number of bonded IOBs:                  82  out of    296    27%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    116     6%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                          | Clock buffer(FF name)                                                                        | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_p_pin                                                                                                                                            | clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:CLKOUT0                               | 2577  |
mdm_0/mdm_0/drck_i                                                                                                                                                    | BUFG                                                                                         | 205   |
mdm_0/mdm_0/update                                                                                                                                                    | BUFG                                                                                         | 42    |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                           | BUFG                                                                                         | 138   |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT                                                                                                   | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)             | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.833ns (Maximum Frequency: 101.700MHz)
   Minimum input arrival time before clock: 7.508ns
   Maximum output required time after clock: 7.992ns
   Maximum combinational path delay: 1.466ns

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 4.947ns (frequency: 202.143MHz)
  Total number of paths / destination ports: 450 / 125
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  25.053ns
  Source:               chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.947ns (Levels of Logic = 4)
  Source Clock:         chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF) to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.447   1.382  U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>)
     LUT4:I1->O            1   0.205   0.808  U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[7].I_STAT.U_STAT (U0/I_NO_D.U_ILA/U_STAT/iSTAT<7>)
     LUT5:I2->O            1   0.205   0.808  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12)
     LUT6:I3->O            1   0.205   0.580  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13)
     LUT6:I5->O            1   0.205   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.102          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      4.947ns (1.369ns logic, 3.578ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  13.016ns
  Source:               chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF) to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.016ns
  Source:               chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF) to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 4.947ns (frequency: 202.143MHz)
  Total number of paths / destination ports: 85 / 84
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -25.053ns
  Source:               chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.947ns (Levels of Logic = 4)
  Source Clock:         chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF) to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.447   1.382  U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>)
     LUT4:I1->O            1   0.205   0.808  U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[7].I_STAT.U_STAT (U0/I_NO_D.U_ILA/U_STAT/iSTAT<7>)
     LUT5:I2->O            1   0.205   0.808  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12)
     LUT6:I3->O            1   0.205   0.580  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13)
     LUT6:I5->O            1   0.205   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.102          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      4.947ns (1.369ns logic, 3.578ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 4.945ns (frequency: 202.222MHz)
  Total number of paths / destination ports: 312 / 296
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -25.055ns
  Source:               chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Destination:          chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Data Path Delay:      4.945ns (Levels of Logic = 3)
  Source Clock:         chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF) to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   1.015  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<0>)
     LUT6:I0->O            1   0.203   0.684  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/tc_vec<0>)
     LUT2:I0->O           11   0.203   0.987  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en)
     LUT2:I0->O            7   0.203   0.773  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_rst (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst)
     FDRE:R                    0.430          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    ----------------------------------------
    Total                      4.945ns (1.486ns logic, 3.459ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.137|         |         |         |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT                        |    2.583|         |         |         |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>                          |         |    4.728|         |         |
fpga_0_clk_1_sys_clk_p_pin                                                                 |    4.506|         |         |         |
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT|    1.984|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|         |         |    1.948|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_p_pin
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.747|         |         |         |
fpga_0_clk_1_sys_clk_p_pin                                                                 |    7.829|         |         |         |
mdm_0/mdm_0/drck_i                                                                         |    4.486|         |         |         |
mdm_0/mdm_0/update                                                                         |    3.711|    2.923|         |         |
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/drck_i
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|    5.561|         |         |         |
mdm_0/mdm_0/drck_i        |    2.408|    3.840|    3.249|         |
mdm_0/mdm_0/update        |         |    5.147|    2.873|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/update
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|    1.733|         |         |         |
mdm_0/mdm_0/drck_i        |    1.263|         |         |         |
mdm_0/mdm_0/update        |         |    4.916|    7.868|         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.87 secs
 
--> 

Total memory usage is 194280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :  627 (   0 filtered)

