// Seed: 2917153358
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor sample,
    input tri1 id_7,
    output wor id_8,
    output wor id_9,
    input supply1 id_10,
    input wire id_11,
    output tri1 id_12,
    input uwire id_13,
    input supply1 id_14,
    input wor id_15,
    input tri id_16,
    input tri0 id_17,
    input wand id_18,
    input uwire id_19,
    input tri1 module_0,
    input supply1 id_21,
    output wand id_22,
    output wor id_23,
    input supply0 id_24,
    input wand id_25,
    output wor id_26
);
  always
    if (id_25) begin
      if (1'b0 !=? id_0) assert (1);
    end
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    output wor id_4,
    input supply0 id_5,
    output wor id_6,
    input wor id_7,
    output wor id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    output uwire id_13,
    output wire id_14
);
  assign id_14 = id_2;
  module_0(
      id_0,
      id_6,
      id_4,
      id_11,
      id_2,
      id_2,
      id_14,
      id_5,
      id_4,
      id_9,
      id_1,
      id_7,
      id_3,
      id_12,
      id_2,
      id_1,
      id_0,
      id_12,
      id_12,
      id_7,
      id_10,
      id_2,
      id_13,
      id_3,
      id_0,
      id_0,
      id_9
  );
endmodule
