<?xml version="1.0" encoding="UTF-8"?>
<pinplan
 variation_name="xcvr_fpll_s10_htile_0"
 megafunction_name="ALTERA_XCVR_FPLL_S10_HTILE"
 intended_family="Stratix 10"
 specifies="all_ports">
 <global>
  <pin name="pll_refclk0" direction="input" scope="external" />
  <pin name="tx_serial_clk" direction="output" scope="external" />
  <pin name="pll_locked" direction="output" scope="external" />
  <pin name="pll_cal_busy" direction="output" scope="external" />
  <pin name="mcgb_serial_clk" direction="output" scope="external" />
 </global>
</pinplan>
