// Seed: 2214709113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  id_6(
      1, 1, 1, id_4
  );
  wire id_7;
  supply1 id_8, id_9;
  assign module_1.id_0 = 0;
  always id_5[1] = 1;
  assign id_1 = 1'b0;
  uwire id_10, id_11;
  assign id_9 = id_10;
  wire id_12;
  wire id_13;
  integer id_14 = id_9, id_15;
  assign id_10 = 1;
  wire id_16;
  always id_5 = id_2;
endmodule
module module_1 (
    input uwire id_0
);
  tri1 id_2;
  assign id_2 = 1 + id_2;
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1] = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4
  );
  assign id_4 = id_4;
endmodule
