$date 2021-04-13 14:14:15.229653 $end
$timescale 1 ns $end
$scope module top $end
$var wire 1 ! n_rd $end
$var wire 1 " n_cs $end
$var wire 1 # addr $end
$var wire 1 $ u_output_port $end
$var wire 1 % pa_sel $end
$var wire 1 & u2_output_port $end
$var wire 1 ' u3_output_port $end
$var wire 1 ( u4_output_port $end
$var wire 1 ) pb_sel $end
$var wire 1 * u6_output_port $end
$var wire 1 + u7_output_port $end
$var wire 1 , u8_output_port $end
$var wire 1 - u9_output_port $end
$var wire 5 . u10_output_port $end
$var wire 1 / u11_output_port $end
$var wire 6 0 u12_output_port $end
$var wire 6 1 data_out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
b10001 .
0/
b100010 0
bX 1
$end
#20
0"
0!
1*
1&
1,
1(
1'
1-
b10001 1
#40
1!
0,
0(
0-
bX 1
#60
0!
1#
1$
1,
1(
1)
1+
0%
0'
1/
b100010 1
#80
0#
0$
0)
0+
1%
1'
0/
1-
b10001 1
#100
1#
1$
1)
1+
0%
0'
1/
0-
b100010 1
#120
1!
0,
0(
0/
bX 1
