(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (bvsle (bvshl bv_3 bv_4) (bvsub bv_4 bv_0)) (bvult (bvadd #xb30cee33  bv_1) (bvmul #xde2ae8a0  #xc0bbda07 ))))
(assert (bvsge (bvnor (bvand #x95ec9f79  bv_3) (bvlshr bv_3 bv_0)) (bvadd (bvadd bv_3 bv_4) (bvsrem #x2d94417a  #x65bf6883 ))))
(assert (bvsle (bvshl (bvnand #x54abcc69  #xd63b3b4a ) (bvxor bv_0 #x49fb1e77 )) (bvsmod (bvor #x318e8912  #x600ef6fe ) (bvxnor bv_4 #x9187bd86 ))))
(assert (and (bvult (bvudiv bv_0 #x4da1032d ) (bvadd bv_0 bv_4)) (and (and bool_3 bool_2) (bvule #x346f0a6c  bv_1))))
(assert (bvsge (bvudiv (bvsmod bv_4 #xcd0c89ab ) (bvsdiv #xab8b067c  bv_4)) (bvsrem (bvxnor bv_0 bv_1) (bvsrem #x5b68d49f  #xbad1485b ))))
(check-sat)
(exit)
