// Seed: 1431426665
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    input uwire id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_12 = id_5;
  wire id_13;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    output wor id_4,
    input wand id_5,
    output tri id_6,
    input tri1 id_7
);
  assign id_6 = 1;
  always #(id_2) @(posedge id_1 or posedge 1);
  id_9(
      .id_0(0), .id_1(1), .id_2(id_3), .id_3(1)
  );
  int id_10 (
      .id_0(1),
      .id_1((id_1 * 1)),
      .id_2(id_1)
  );
  module_0(
      id_1, id_6, id_4, id_1, id_5, id_5, id_1
  );
endmodule
