// Seed: 2359797437
module module_0 ();
  reg id_2;
  reg id_3 = {id_1, 1};
  always @(id_3 or 1'b0) begin
    if (id_1) begin
      id_3 <= 1 && id_2 && {1, id_2, 1};
      id_2 <= 1;
    end
  end
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input uwire id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri id_5,
    output wand id_6,
    output tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wor id_12,
    output tri0 id_13,
    input wand id_14
);
  timeprecision 1ps; module_0();
endmodule
