{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712251817825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712251817825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 13:30:17 2024 " "Processing started: Thu Apr 04 13:30:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712251817825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251817825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251817825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712251820253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712251820253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pingpong.sv(85) " "Verilog HDL information at pingpong.sv(85): always construct contains both blocking and non-blocking assignments" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712251843088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r pingpong.sv(11) " "Verilog HDL Declaration information at pingpong.sv(11): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712251843088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b pingpong.sv(11) " "Verilog HDL Declaration information at pingpong.sv(11): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712251843088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g pingpong.sv(11) " "Verilog HDL Declaration information at pingpong.sv(11): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712251843088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pingpong.sv(267) " "Verilog HDL information at pingpong.sv(267): always construct contains both blocking and non-blocking assignments" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 267 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712251843088 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 pingpong.sv " "Entity \"xor4\" obtained from \"pingpong.sv\" instead of from Quartus Prime megafunction library" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 167 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1712251843088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong.sv 6 6 " "Found 6 design units, including 6 entities, in source file pingpong.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pingpong " "Found entity 1: pingpong" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843088 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor4 " "Found entity 2: xor4" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843088 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_display_output " "Found entity 3: seg_display_output" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843088 ""} { "Info" "ISGN_ENTITY_NAME" "4 Clock_Divider " "Found entity 4: Clock_Divider" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843088 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843088 ""} { "Info" "ISGN_ENTITY_NAME" "6 egde_detect " "Found entity 6: egde_detect" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pingpong " "Elaborating entity \"pingpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712251843260 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED pingpong.sv(8) " "Output port \"LED\" at pingpong.sv(8) has no driver" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712251843291 "|pingpong"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio0 pingpong.sv(13) " "Output port \"gpio0\" at pingpong.sv(13) has no driver" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712251843291 "|pingpong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "pingpong.sv" "pll_inst" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712251843560 ""}  } { { "ip/pll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712251843560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712251843654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:div " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:div\"" {  } { { "pingpong.sv" "div" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4 xor4:xor4 " "Elaborating entity \"xor4\" for hierarchy \"xor4:xor4\"" {  } { { "pingpong.sv" "xor4" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "egde_detect egde_detect:detect " "Elaborating entity \"egde_detect\" for hierarchy \"egde_detect:detect\"" {  } { { "pingpong.sv" "detect" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843700 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "detect_edge pingpong.sv(267) " "Verilog HDL Always Construct warning at pingpong.sv(267): inferring latch(es) for variable \"detect_edge\", which holds its previous value in one or more paths through the always construct" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712251843716 "|pingpong|egde_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detect_edge\[0\] pingpong.sv(271) " "Inferred latch for \"detect_edge\[0\]\" at pingpong.sv(271)" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843716 "|pingpong|egde_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detect_edge\[1\] pingpong.sv(271) " "Inferred latch for \"detect_edge\[1\]\" at pingpong.sv(271)" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843716 "|pingpong|egde_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detect_edge\[2\] pingpong.sv(271) " "Inferred latch for \"detect_edge\[2\]\" at pingpong.sv(271)" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843716 "|pingpong|egde_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detect_edge\[3\] pingpong.sv(271) " "Inferred latch for \"detect_edge\[3\]\" at pingpong.sv(271)" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251843716 "|pingpong|egde_detect:detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:controller\"" {  } { { "pingpong.sv" "controller" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(47) " "Verilog HDL assignment warning at vga_controller.v(47): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712251843732 "|pingpong|vga_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(51) " "Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712251843732 "|pingpong|vga_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2_0 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2_0\"" {  } { { "pingpong.sv" "mux2_0" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display_output seg_display_output:seg_out_0 " "Elaborating entity \"seg_display_output\" for hierarchy \"seg_display_output:seg_out_0\"" {  } { { "pingpong.sv" "seg_out_0" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251843747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "egde_detect:detect\|detect_edge\[1\] " "Latch egde_detect:detect\|detect_edge\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA egde_detect:detect\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal egde_detect:detect\|LessThan1~synth" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712251844783 ""}  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712251844783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "egde_detect:detect\|detect_edge\[2\] " "Latch egde_detect:detect\|detect_edge\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rect_off_y\[1\] " "Ports D and ENA on the latch are fed by the same signal rect_off_y\[1\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712251844783 ""}  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712251844783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[0\] VCC " "Pin \"HEX\[0\]\[0\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[1\] VCC " "Pin \"HEX\[0\]\[1\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[2\] VCC " "Pin \"HEX\[0\]\[2\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[3\] VCC " "Pin \"HEX\[0\]\[3\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[5\] VCC " "Pin \"HEX\[0\]\[5\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[1\] VCC " "Pin \"HEX\[1\]\[1\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[2\] VCC " "Pin \"HEX\[1\]\[2\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[0\] VCC " "Pin \"HEX\[2\]\[0\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[1\] VCC " "Pin \"HEX\[2\]\[1\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[2\] VCC " "Pin \"HEX\[2\]\[2\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[3\] VCC " "Pin \"HEX\[2\]\[3\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[4\] VCC " "Pin \"HEX\[2\]\[4\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[5\] VCC " "Pin \"HEX\[2\]\[5\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[6\] VCC " "Pin \"HEX\[2\]\[6\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[7\] VCC " "Pin \"HEX\[2\]\[7\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[0\] VCC " "Pin \"HEX\[3\]\[0\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[1\] VCC " "Pin \"HEX\[3\]\[1\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[2\] VCC " "Pin \"HEX\[3\]\[2\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[3\] VCC " "Pin \"HEX\[3\]\[3\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[4\] VCC " "Pin \"HEX\[3\]\[4\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[5\] VCC " "Pin \"HEX\[3\]\[5\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[6\] VCC " "Pin \"HEX\[3\]\[6\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[7\] VCC " "Pin \"HEX\[3\]\[7\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[0\] VCC " "Pin \"HEX\[4\]\[0\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[1\] VCC " "Pin \"HEX\[4\]\[1\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[2\] VCC " "Pin \"HEX\[4\]\[2\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[3\] VCC " "Pin \"HEX\[4\]\[3\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[4\] VCC " "Pin \"HEX\[4\]\[4\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[5\] VCC " "Pin \"HEX\[4\]\[5\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[6\] VCC " "Pin \"HEX\[4\]\[6\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[7\] VCC " "Pin \"HEX\[4\]\[7\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[0\] VCC " "Pin \"HEX\[5\]\[0\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[1\] VCC " "Pin \"HEX\[5\]\[1\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[2\] VCC " "Pin \"HEX\[5\]\[2\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[3\] VCC " "Pin \"HEX\[5\]\[3\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[4\] VCC " "Pin \"HEX\[5\]\[4\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[5\] VCC " "Pin \"HEX\[5\]\[5\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[6\] VCC " "Pin \"HEX\[5\]\[6\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[7\] VCC " "Pin \"HEX\[5\]\[7\]\" is stuck at VCC" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|HEX[5][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio0 GND " "Pin \"gpio0\" is stuck at GND" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712251844942 "|pingpong|gpio0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712251844942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712251845050 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712251845708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg " "Generated suppressed messages file C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251845880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712251846335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712251846335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712251846601 "|pingpong|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712251846601 "|pingpong|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712251846601 "|pingpong|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712251846601 "|pingpong|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712251846601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "965 " "Implemented 965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712251846601 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712251846601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "878 " "Implemented 878 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712251846601 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712251846601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712251846601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712251846648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 13:30:46 2024 " "Processing ended: Thu Apr 04 13:30:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712251846648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712251846648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712251846648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712251846648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712251848875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712251848875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 13:30:47 2024 " "Processing started: Thu Apr 04 13:30:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712251848875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712251848875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712251848875 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712251850459 ""}
{ "Info" "0" "" "Project  = pingpong" {  } {  } 0 0 "Project  = pingpong" 0 0 "Fitter" 0 0 1712251850459 ""}
{ "Info" "0" "" "Revision = pingpong" {  } {  } 0 0 "Revision = pingpong" 0 0 "Fitter" 0 0 1712251850459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712251850615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712251850615 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pingpong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pingpong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712251850631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712251850678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712251850678 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712251850883 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1712251850883 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712251851265 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712251851284 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712251851588 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712251851588 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712251851603 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712251851603 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712251851619 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712251851619 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712251851619 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712251851619 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712251851619 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712251852952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712251852953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712251852953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712251852953 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: dataa  to: combout " "Cell: detect\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~16  from: dataa  to: combout " "Cell: detect\|Add3~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: cin  to: combout " "Cell: detect\|Add3~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: dataa  to: combout " "Cell: detect\|Add3~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: cin  to: combout " "Cell: detect\|Add3~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: dataa  to: combout " "Cell: detect\|Add3~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: cin  to: combout " "Cell: detect\|Add3~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: dataa  to: combout " "Cell: detect\|Add3~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: cin  to: combout " "Cell: detect\|Add3~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: dataa  to: combout " "Cell: detect\|Add3~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: cin  to: combout " "Cell: detect\|Add3~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: dataa  to: combout " "Cell: detect\|Add3~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: cin  to: combout " "Cell: detect\|Add3~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: dataa  to: combout " "Cell: detect\|Add3~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: cin  to: combout " "Cell: detect\|Add3~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: dataa  to: combout " "Cell: detect\|Add3~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: cin  to: combout " "Cell: detect\|Add3~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: dataa  to: combout " "Cell: detect\|Add3~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: cin  to: combout " "Cell: detect\|Add3~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: dataa  to: combout " "Cell: detect\|Add3~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: cin  to: combout " "Cell: detect\|Add3~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: dataa  to: combout " "Cell: detect\|Add3~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: cin  to: combout " "Cell: detect\|Add3~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: dataa  to: combout " "Cell: detect\|Add3~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: cin  to: combout " "Cell: detect\|Add3~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: dataa  to: combout " "Cell: detect\|Add3~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: cin  to: combout " "Cell: detect\|Add3~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: dataa  to: combout " "Cell: detect\|Add3~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: cin  to: combout " "Cell: detect\|Add3~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: dataa  to: combout " "Cell: detect\|Add3~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: cin  to: combout " "Cell: detect\|Add3~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: dataa  to: combout " "Cell: detect\|Add3~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: cin  to: combout " "Cell: detect\|Add3~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: dataa  to: combout " "Cell: detect\|Add3~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: cin  to: combout " "Cell: detect\|Add3~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: dataa  to: combout " "Cell: detect\|Add3~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: cin  to: combout " "Cell: detect\|Add3~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: dataa  to: combout " "Cell: detect\|Add3~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: cin  to: combout " "Cell: detect\|Add3~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: dataa  to: combout " "Cell: detect\|Add3~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: cin  to: combout " "Cell: detect\|Add3~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: dataa  to: combout " "Cell: detect\|Add3~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: cin  to: combout " "Cell: detect\|Add3~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: dataa  to: combout " "Cell: detect\|Add3~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251852953 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1712251852953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712251852953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712251852953 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712251852968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712251853031 ""}  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712251853031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712251853031 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712251853031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Divider:div\|clk_out  " "Automatically promoted node Clock_Divider:div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_y\[4\] " "Destination node rect_size_y\[4\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_y\[6\] " "Destination node rect_size_y\[6\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[2\] " "Destination node rect_size_x\[2\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[3\] " "Destination node rect_size_x\[3\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[4\] " "Destination node rect_size_x\[4\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[5\] " "Destination node rect_size_x\[5\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[6\] " "Destination node rect_size_x\[6\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[7\] " "Destination node rect_size_x\[7\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[8\] " "Destination node rect_size_x\[8\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rect_size_x\[9\] " "Destination node rect_size_x\[9\]" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712251853031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1712251853031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712251853031 ""}  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 214 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712251853031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712251853642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712251853720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712251853720 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712251853720 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712251853945 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712251853961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712251855963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712251856247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712251856301 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712251860432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712251860432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712251861267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712251863710 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712251863710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712251866516 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712251866516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712251866516 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.35 " "Total time spent on timing analysis during the Fitter is 1.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712251866767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712251866783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712251867581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712251867581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712251868695 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712251869619 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712251870044 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712251870091 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712251870091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.fit.smsg " "Generated suppressed messages file C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712251870216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5662 " "Peak virtual memory: 5662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712251870951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 13:31:10 2024 " "Processing ended: Thu Apr 04 13:31:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712251870951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712251870951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712251870951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712251870951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712251872537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712251872538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 13:31:12 2024 " "Processing started: Thu Apr 04 13:31:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712251872538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712251872538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712251872538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712251872960 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712251875029 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712251875195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712251876411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 13:31:16 2024 " "Processing ended: Thu Apr 04 13:31:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712251876411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712251876411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712251876411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712251876411 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712251877099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712251878057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712251878057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 13:31:17 2024 " "Processing started: Thu Apr 04 13:31:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712251878057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712251878057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pingpong -c pingpong " "Command: quartus_sta pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712251878057 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712251878228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712251878558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712251878558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251878605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251878605 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712251878909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712251878951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251878951 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251878951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251878951 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Divider:div\|clk_out Clock_Divider:div\|clk_out " "create_clock -period 1.000 -name Clock_Divider:div\|clk_out Clock_Divider:div\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rect_off_x\[10\] rect_off_x\[10\] " "create_clock -period 1.000 -name rect_off_x\[10\] rect_off_x\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251878951 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: datab  to: combout " "Cell: detect\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~16  from: datab  to: combout " "Cell: detect\|Add3~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: cin  to: combout " "Cell: detect\|Add3~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: datab  to: combout " "Cell: detect\|Add3~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: cin  to: combout " "Cell: detect\|Add3~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: datab  to: combout " "Cell: detect\|Add3~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: cin  to: combout " "Cell: detect\|Add3~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: datab  to: combout " "Cell: detect\|Add3~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: cin  to: combout " "Cell: detect\|Add3~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: dataa  to: combout " "Cell: detect\|Add3~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: cin  to: combout " "Cell: detect\|Add3~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: datab  to: combout " "Cell: detect\|Add3~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: cin  to: combout " "Cell: detect\|Add3~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: datab  to: combout " "Cell: detect\|Add3~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: cin  to: combout " "Cell: detect\|Add3~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: dataa  to: combout " "Cell: detect\|Add3~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: cin  to: combout " "Cell: detect\|Add3~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: dataa  to: combout " "Cell: detect\|Add3~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: cin  to: combout " "Cell: detect\|Add3~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: datab  to: combout " "Cell: detect\|Add3~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: cin  to: combout " "Cell: detect\|Add3~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: datab  to: combout " "Cell: detect\|Add3~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: cin  to: combout " "Cell: detect\|Add3~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: dataa  to: combout " "Cell: detect\|Add3~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: cin  to: combout " "Cell: detect\|Add3~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: datab  to: combout " "Cell: detect\|Add3~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: cin  to: combout " "Cell: detect\|Add3~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: dataa  to: combout " "Cell: detect\|Add3~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: cin  to: combout " "Cell: detect\|Add3~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: dataa  to: combout " "Cell: detect\|Add3~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: cin  to: combout " "Cell: detect\|Add3~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: datab  to: combout " "Cell: detect\|Add3~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: cin  to: combout " "Cell: detect\|Add3~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: datab  to: combout " "Cell: detect\|Add3~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: cin  to: combout " "Cell: detect\|Add3~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: datab  to: combout " "Cell: detect\|Add3~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: cin  to: combout " "Cell: detect\|Add3~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: datab  to: combout " "Cell: detect\|Add3~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: cin  to: combout " "Cell: detect\|Add3~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: dataa  to: combout " "Cell: detect\|Add3~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: cin  to: combout " "Cell: detect\|Add3~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: dataa  to: combout " "Cell: detect\|Add3~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: cin  to: combout " "Cell: detect\|Add3~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: datad  to: combout " "Cell: detect\|Add3~58  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251878951 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712251878951 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712251878967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251878967 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712251878967 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712251878982 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1712251878998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712251879014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.060 " "Worst-case setup slack is -11.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.060             -29.664 rect_off_x\[10\]  " "  -11.060             -29.664 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.913            -130.107 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.913            -130.107 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.329            -811.504 Clock_Divider:div\|clk_out  " "   -9.329            -811.504 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753              -1.753 MAX10_CLK1_50  " "   -1.753              -1.753 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251879014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 Clock_Divider:div\|clk_out  " "    0.334               0.000 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.502               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 rect_off_x\[10\]  " "    0.771               0.000 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 MAX10_CLK1_50  " "    1.009               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251879029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712251879045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712251879045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.862 " "Worst-case minimum pulse width slack is -2.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862            -331.275 rect_off_x\[10\]  " "   -2.862            -331.275 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -133.285 Clock_Divider:div\|clk_out  " "   -1.403            -133.285 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 MAX10_CLK1_50  " "    9.647               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.586               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.586               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251879061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251879061 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251879092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251879092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251879092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251879092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.296 ns " "Worst Case Available Settling Time: 37.296 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251879092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251879092 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251879092 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712251879092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712251879139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712251880439 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: datab  to: combout " "Cell: detect\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~16  from: datab  to: combout " "Cell: detect\|Add3~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: cin  to: combout " "Cell: detect\|Add3~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: datab  to: combout " "Cell: detect\|Add3~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: cin  to: combout " "Cell: detect\|Add3~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: datab  to: combout " "Cell: detect\|Add3~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: cin  to: combout " "Cell: detect\|Add3~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: datab  to: combout " "Cell: detect\|Add3~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: cin  to: combout " "Cell: detect\|Add3~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: dataa  to: combout " "Cell: detect\|Add3~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: cin  to: combout " "Cell: detect\|Add3~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: datab  to: combout " "Cell: detect\|Add3~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: cin  to: combout " "Cell: detect\|Add3~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: datab  to: combout " "Cell: detect\|Add3~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: cin  to: combout " "Cell: detect\|Add3~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: dataa  to: combout " "Cell: detect\|Add3~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: cin  to: combout " "Cell: detect\|Add3~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: dataa  to: combout " "Cell: detect\|Add3~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: cin  to: combout " "Cell: detect\|Add3~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: datab  to: combout " "Cell: detect\|Add3~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: cin  to: combout " "Cell: detect\|Add3~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: datab  to: combout " "Cell: detect\|Add3~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: cin  to: combout " "Cell: detect\|Add3~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: dataa  to: combout " "Cell: detect\|Add3~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: cin  to: combout " "Cell: detect\|Add3~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: datab  to: combout " "Cell: detect\|Add3~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: cin  to: combout " "Cell: detect\|Add3~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: dataa  to: combout " "Cell: detect\|Add3~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: cin  to: combout " "Cell: detect\|Add3~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: dataa  to: combout " "Cell: detect\|Add3~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: cin  to: combout " "Cell: detect\|Add3~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: datab  to: combout " "Cell: detect\|Add3~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: cin  to: combout " "Cell: detect\|Add3~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: datab  to: combout " "Cell: detect\|Add3~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: cin  to: combout " "Cell: detect\|Add3~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: datab  to: combout " "Cell: detect\|Add3~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: cin  to: combout " "Cell: detect\|Add3~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: datab  to: combout " "Cell: detect\|Add3~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: cin  to: combout " "Cell: detect\|Add3~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: dataa  to: combout " "Cell: detect\|Add3~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: cin  to: combout " "Cell: detect\|Add3~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: dataa  to: combout " "Cell: detect\|Add3~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: cin  to: combout " "Cell: detect\|Add3~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: datad  to: combout " "Cell: detect\|Add3~58  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880565 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712251880565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251880565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712251880597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.158 " "Worst-case setup slack is -10.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.158             -27.457 rect_off_x\[10\]  " "  -10.158             -27.457 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.687            -115.442 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.687            -115.442 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.431            -735.180 Clock_Divider:div\|clk_out  " "   -8.431            -735.180 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.555              -1.555 MAX10_CLK1_50  " "   -1.555              -1.555 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251880597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 Clock_Divider:div\|clk_out  " "    0.226               0.000 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 rect_off_x\[10\]  " "    0.589               0.000 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 MAX10_CLK1_50  " "    0.925               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251880612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712251880644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712251880644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.559 " "Worst-case minimum pulse width slack is -2.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559            -281.594 rect_off_x\[10\]  " "   -2.559            -281.594 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -133.285 Clock_Divider:div\|clk_out  " "   -1.403            -133.285 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 MAX10_CLK1_50  " "    9.655               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.569               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.569               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251880659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.411 ns " "Worst Case Available Settling Time: 37.411 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880675 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251880675 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712251880690 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: datab  to: combout " "Cell: detect\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~16  from: datab  to: combout " "Cell: detect\|Add3~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: cin  to: combout " "Cell: detect\|Add3~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~18  from: datab  to: combout " "Cell: detect\|Add3~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: cin  to: combout " "Cell: detect\|Add3~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~20  from: datab  to: combout " "Cell: detect\|Add3~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: cin  to: combout " "Cell: detect\|Add3~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~22  from: datab  to: combout " "Cell: detect\|Add3~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: cin  to: combout " "Cell: detect\|Add3~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~24  from: dataa  to: combout " "Cell: detect\|Add3~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: cin  to: combout " "Cell: detect\|Add3~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~26  from: datab  to: combout " "Cell: detect\|Add3~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: cin  to: combout " "Cell: detect\|Add3~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~28  from: datab  to: combout " "Cell: detect\|Add3~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: cin  to: combout " "Cell: detect\|Add3~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~30  from: dataa  to: combout " "Cell: detect\|Add3~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: cin  to: combout " "Cell: detect\|Add3~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~32  from: dataa  to: combout " "Cell: detect\|Add3~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: cin  to: combout " "Cell: detect\|Add3~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~34  from: datab  to: combout " "Cell: detect\|Add3~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: cin  to: combout " "Cell: detect\|Add3~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~36  from: datab  to: combout " "Cell: detect\|Add3~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: cin  to: combout " "Cell: detect\|Add3~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~38  from: dataa  to: combout " "Cell: detect\|Add3~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: cin  to: combout " "Cell: detect\|Add3~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~40  from: datab  to: combout " "Cell: detect\|Add3~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: cin  to: combout " "Cell: detect\|Add3~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~42  from: dataa  to: combout " "Cell: detect\|Add3~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: cin  to: combout " "Cell: detect\|Add3~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~44  from: dataa  to: combout " "Cell: detect\|Add3~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: cin  to: combout " "Cell: detect\|Add3~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~46  from: datab  to: combout " "Cell: detect\|Add3~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: cin  to: combout " "Cell: detect\|Add3~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~48  from: datab  to: combout " "Cell: detect\|Add3~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: cin  to: combout " "Cell: detect\|Add3~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~50  from: datab  to: combout " "Cell: detect\|Add3~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: cin  to: combout " "Cell: detect\|Add3~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~52  from: datab  to: combout " "Cell: detect\|Add3~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: cin  to: combout " "Cell: detect\|Add3~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~54  from: dataa  to: combout " "Cell: detect\|Add3~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: cin  to: combout " "Cell: detect\|Add3~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~56  from: dataa  to: combout " "Cell: detect\|Add3~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: cin  to: combout " "Cell: detect\|Add3~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add3~58  from: datad  to: combout " "Cell: detect\|Add3~58  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712251880909 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712251880909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251880925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712251880925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.748 " "Worst-case setup slack is -4.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.748             -12.734 rect_off_x\[10\]  " "   -4.748             -12.734 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.624             -55.020 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.624             -55.020 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.478            -300.004 Clock_Divider:div\|clk_out  " "   -3.478            -300.004 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -0.685 MAX10_CLK1_50  " "   -0.685              -0.685 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251880925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 Clock_Divider:div\|clk_out  " "    0.015               0.000 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.220               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 MAX10_CLK1_50  " "    0.390               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 rect_off_x\[10\]  " "    0.596               0.000 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251880940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712251880956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712251880956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -95.000 Clock_Divider:div\|clk_out  " "   -1.000             -95.000 Clock_Divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915             -47.985 rect_off_x\[10\]  " "   -0.915             -47.985 rect_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.328               0.000 MAX10_CLK1_50  " "    9.328               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.633               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.633               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712251880972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712251880972 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.575 ns " "Worst Case Available Settling Time: 38.575 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712251880988 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712251880988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712251882228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712251882228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712251882338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 13:31:22 2024 " "Processing ended: Thu Apr 04 13:31:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712251882338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712251882338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712251882338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712251882338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712251883673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712251883674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 13:31:23 2024 " "Processing started: Thu Apr 04 13:31:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712251883674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712251883674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712251883674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712251884276 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[0\] HEX_0_0 HEX " "Port \"HEX\[0\]\[0\]\" is changed into \"HEX_0_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884288 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[1\] HEX_0_1 HEX " "Port \"HEX\[0\]\[1\]\" is changed into \"HEX_0_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[2\] HEX_0_2 HEX " "Port \"HEX\[0\]\[2\]\" is changed into \"HEX_0_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[3\] HEX_0_3 HEX " "Port \"HEX\[0\]\[3\]\" is changed into \"HEX_0_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[4\] HEX_0_4 HEX " "Port \"HEX\[0\]\[4\]\" is changed into \"HEX_0_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[5\] HEX_0_5 HEX " "Port \"HEX\[0\]\[5\]\" is changed into \"HEX_0_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[6\] HEX_0_6 HEX " "Port \"HEX\[0\]\[6\]\" is changed into \"HEX_0_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[7\] HEX_0_7 HEX " "Port \"HEX\[0\]\[7\]\" is changed into \"HEX_0_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[0\] HEX_1_0 HEX " "Port \"HEX\[1\]\[0\]\" is changed into \"HEX_1_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884289 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[1\] HEX_1_1 HEX " "Port \"HEX\[1\]\[1\]\" is changed into \"HEX_1_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[2\] HEX_1_2 HEX " "Port \"HEX\[1\]\[2\]\" is changed into \"HEX_1_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[3\] HEX_1_3 HEX " "Port \"HEX\[1\]\[3\]\" is changed into \"HEX_1_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[4\] HEX_1_4 HEX " "Port \"HEX\[1\]\[4\]\" is changed into \"HEX_1_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[5\] HEX_1_5 HEX " "Port \"HEX\[1\]\[5\]\" is changed into \"HEX_1_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[6\] HEX_1_6 HEX " "Port \"HEX\[1\]\[6\]\" is changed into \"HEX_1_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[7\] HEX_1_7 HEX " "Port \"HEX\[1\]\[7\]\" is changed into \"HEX_1_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[0\] HEX_2_0 HEX " "Port \"HEX\[2\]\[0\]\" is changed into \"HEX_2_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[1\] HEX_2_1 HEX " "Port \"HEX\[2\]\[1\]\" is changed into \"HEX_2_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[2\] HEX_2_2 HEX " "Port \"HEX\[2\]\[2\]\" is changed into \"HEX_2_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[3\] HEX_2_3 HEX " "Port \"HEX\[2\]\[3\]\" is changed into \"HEX_2_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[4\] HEX_2_4 HEX " "Port \"HEX\[2\]\[4\]\" is changed into \"HEX_2_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[5\] HEX_2_5 HEX " "Port \"HEX\[2\]\[5\]\" is changed into \"HEX_2_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[6\] HEX_2_6 HEX " "Port \"HEX\[2\]\[6\]\" is changed into \"HEX_2_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[7\] HEX_2_7 HEX " "Port \"HEX\[2\]\[7\]\" is changed into \"HEX_2_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884290 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[0\] HEX_3_0 HEX " "Port \"HEX\[3\]\[0\]\" is changed into \"HEX_3_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[1\] HEX_3_1 HEX " "Port \"HEX\[3\]\[1\]\" is changed into \"HEX_3_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[2\] HEX_3_2 HEX " "Port \"HEX\[3\]\[2\]\" is changed into \"HEX_3_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[3\] HEX_3_3 HEX " "Port \"HEX\[3\]\[3\]\" is changed into \"HEX_3_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[4\] HEX_3_4 HEX " "Port \"HEX\[3\]\[4\]\" is changed into \"HEX_3_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[5\] HEX_3_5 HEX " "Port \"HEX\[3\]\[5\]\" is changed into \"HEX_3_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[6\] HEX_3_6 HEX " "Port \"HEX\[3\]\[6\]\" is changed into \"HEX_3_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[7\] HEX_3_7 HEX " "Port \"HEX\[3\]\[7\]\" is changed into \"HEX_3_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[0\] HEX_4_0 HEX " "Port \"HEX\[4\]\[0\]\" is changed into \"HEX_4_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[1\] HEX_4_1 HEX " "Port \"HEX\[4\]\[1\]\" is changed into \"HEX_4_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[2\] HEX_4_2 HEX " "Port \"HEX\[4\]\[2\]\" is changed into \"HEX_4_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[3\] HEX_4_3 HEX " "Port \"HEX\[4\]\[3\]\" is changed into \"HEX_4_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[4\] HEX_4_4 HEX " "Port \"HEX\[4\]\[4\]\" is changed into \"HEX_4_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[5\] HEX_4_5 HEX " "Port \"HEX\[4\]\[5\]\" is changed into \"HEX_4_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884291 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[6\] HEX_4_6 HEX " "Port \"HEX\[4\]\[6\]\" is changed into \"HEX_4_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[7\] HEX_4_7 HEX " "Port \"HEX\[4\]\[7\]\" is changed into \"HEX_4_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[0\] HEX_5_0 HEX " "Port \"HEX\[5\]\[0\]\" is changed into \"HEX_5_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[1\] HEX_5_1 HEX " "Port \"HEX\[5\]\[1\]\" is changed into \"HEX_5_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[2\] HEX_5_2 HEX " "Port \"HEX\[5\]\[2\]\" is changed into \"HEX_5_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[3\] HEX_5_3 HEX " "Port \"HEX\[5\]\[3\]\" is changed into \"HEX_5_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[4\] HEX_5_4 HEX " "Port \"HEX\[5\]\[4\]\" is changed into \"HEX_5_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[5\] HEX_5_5 HEX " "Port \"HEX\[5\]\[5\]\" is changed into \"HEX_5_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[6\] HEX_5_6 HEX " "Port \"HEX\[5\]\[6\]\" is changed into \"HEX_5_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[7\] HEX_5_7 HEX " "Port \"HEX\[5\]\[7\]\" is changed into \"HEX_5_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "pingpong.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/pingpong.sv" 7 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712251884292 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pingpong.vo C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/simulation/modelsim/ simulation " "Generated file pingpong.vo in folder \"C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712251884498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712251884561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 13:31:24 2024 " "Processing ended: Thu Apr 04 13:31:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712251884561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712251884561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712251884561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712251884561 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712251885258 ""}
