# Analyzing Behaviour of CPU Cache

We tried to experiment with different levels of cache memory and evaluate latency differences for various scenarios by iterating over a linked list.   

## Machine specifications

![Picture1](https://user-images.githubusercontent.com/13406071/74397311-34556b80-4dc9-11ea-925d-d28979bf32af.png)

## Results for Sequential read

![image](https://user-images.githubusercontent.com/13406071/74397440-84ccc900-4dc9-11ea-8e80-6e21e0e77b07.png)

## Results for one item per memory page

![image](https://user-images.githubusercontent.com/13406071/74397480-9f9f3d80-4dc9-11ea-9fc4-bd80f82797b9.png)

