{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 04:23:03 2013 " "Info: Processing started: Tue Mar 05 04:23:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw4 -c hw4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw4 -c hw4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:state_machine\|operation_DIV " "Warning: Node \"FSM:state_machine\|operation_DIV\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:state_machine\|operation_MULT " "Warning: Node \"FSM:state_machine\|operation_MULT\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_resultRDYb " "Warning: Node \"data_resultRDYb\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[30\] " "Warning: Node \"product_in\[30\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[0\] " "Warning: Node \"product_in\[0\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 124 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[15\] " "Warning: Node \"adder_out\[15\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[13\] " "Warning: Node \"adder_out\[13\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_add_sub " "Warning: Node \"ctrl_add_sub\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[29\] " "Warning: Node \"product_in\[29\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[26\] " "Warning: Node \"product_in\[26\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[17\] " "Warning: Node \"product_in\[17\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[20\] " "Warning: Node \"product_in\[20\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[19\] " "Warning: Node \"product_in\[19\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[18\] " "Warning: Node \"product_in\[18\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[25\] " "Warning: Node \"product_in\[25\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[24\] " "Warning: Node \"product_in\[24\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[23\] " "Warning: Node \"product_in\[23\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[27\] " "Warning: Node \"product_in\[27\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[28\] " "Warning: Node \"product_in\[28\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[22\] " "Warning: Node \"product_in\[22\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[21\] " "Warning: Node \"product_in\[21\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[16\] " "Warning: Node \"product_in\[16\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[1\] " "Warning: Node \"product_in\[1\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[31\] " "Warning: Node \"product_in\[31\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 102 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[14\] " "Warning: Node \"adder_out\[14\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[12\] " "Warning: Node \"adder_out\[12\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[9\] " "Warning: Node \"adder_out\[9\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[11\] " "Warning: Node \"adder_out\[11\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[2\] " "Warning: Node \"adder_out\[2\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[0\] " "Warning: Node \"adder_out\[0\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[3\] " "Warning: Node \"adder_out\[3\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[5\] " "Warning: Node \"adder_out\[5\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[4\] " "Warning: Node \"adder_out\[4\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[1\] " "Warning: Node \"adder_out\[1\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[8\] " "Warning: Node \"adder_out\[8\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[10\] " "Warning: Node \"adder_out\[10\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[7\] " "Warning: Node \"adder_out\[7\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[6\] " "Warning: Node \"adder_out\[6\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[15\] " "Warning: Node \"product_in\[15\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 116 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[2\] " "Warning: Node \"product_in\[2\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[14\] " "Warning: Node \"product_in\[14\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[3\] " "Warning: Node \"product_in\[3\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[13\] " "Warning: Node \"product_in\[13\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[4\] " "Warning: Node \"product_in\[4\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[12\] " "Warning: Node \"product_in\[12\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[5\] " "Warning: Node \"product_in\[5\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[11\] " "Warning: Node \"product_in\[11\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[6\] " "Warning: Node \"product_in\[6\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[10\] " "Warning: Node \"product_in\[10\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[7\] " "Warning: Node \"product_in\[7\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[9\] " "Warning: Node \"product_in\[9\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[8\] " "Warning: Node \"product_in\[8\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[0\]\$latch " "Warning: Node \"data_result\[0\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[1\]\$latch " "Warning: Node \"data_result\[1\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[2\]\$latch " "Warning: Node \"data_result\[2\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[3\]\$latch " "Warning: Node \"data_result\[3\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[4\]\$latch " "Warning: Node \"data_result\[4\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[5\]\$latch " "Warning: Node \"data_result\[5\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[6\]\$latch " "Warning: Node \"data_result\[6\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[7\]\$latch " "Warning: Node \"data_result\[7\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[8\]\$latch " "Warning: Node \"data_result\[8\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[9\]\$latch " "Warning: Node \"data_result\[9\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[10\]\$latch " "Warning: Node \"data_result\[10\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[11\]\$latch " "Warning: Node \"data_result\[11\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[12\]\$latch " "Warning: Node \"data_result\[12\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[13\]\$latch " "Warning: Node \"data_result\[13\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[14\]\$latch " "Warning: Node \"data_result\[14\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[15\]\$latch " "Warning: Node \"data_result\[15\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[16\]\$latch " "Warning: Node \"data_result\[16\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[17\]\$latch " "Warning: Node \"data_result\[17\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[18\]\$latch " "Warning: Node \"data_result\[18\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[19\]\$latch " "Warning: Node \"data_result\[19\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[20\]\$latch " "Warning: Node \"data_result\[20\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[21\]\$latch " "Warning: Node \"data_result\[21\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[22\]\$latch " "Warning: Node \"data_result\[22\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[23\]\$latch " "Warning: Node \"data_result\[23\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[24\]\$latch " "Warning: Node \"data_result\[24\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[25\]\$latch " "Warning: Node \"data_result\[25\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[26\]\$latch " "Warning: Node \"data_result\[26\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[27\]\$latch " "Warning: Node \"data_result\[27\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[28\]\$latch " "Warning: Node \"data_result\[28\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[29\]\$latch " "Warning: Node \"data_result\[29\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[30\]\$latch " "Warning: Node \"data_result\[30\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "47 " "Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "data_resultRDYb " "Info: Detected ripple clock \"data_resultRDYb\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 80 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_resultRDYb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM:state_machine\|operation_MULT " "Info: Detected ripple clock \"FSM:state_machine\|operation_MULT\" as buffer" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM:state_machine\|operation_MULT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM:state_machine\|operation_DIV " "Info: Detected ripple clock \"FSM:state_machine\|operation_DIV\" as buffer" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM:state_machine\|operation_DIV" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "data_result\[15\]~1 " "Info: Detected gated clock \"data_result\[15\]~1\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 152 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_result\[15\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "product_in\[0\]~3 " "Info: Detected gated clock \"product_in\[0\]~3\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 124 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "product_in\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "data_result\[31\]~20 " "Info: Detected gated clock \"data_result\[31\]~20\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 142 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_result\[31\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[29\] " "Info: Detected ripple clock \"counter:count16\|cnt\[29\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[30\] " "Info: Detected ripple clock \"counter:count16\|cnt\[30\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[28\] " "Info: Detected ripple clock \"counter:count16\|cnt\[28\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[31\] " "Info: Detected ripple clock \"counter:count16\|cnt\[31\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[17\] " "Info: Detected ripple clock \"counter:count16\|cnt\[17\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[22\] " "Info: Detected ripple clock \"counter:count16\|cnt\[22\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[20\] " "Info: Detected ripple clock \"counter:count16\|cnt\[20\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[19\] " "Info: Detected ripple clock \"counter:count16\|cnt\[19\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[18\] " "Info: Detected ripple clock \"counter:count16\|cnt\[18\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[21\] " "Info: Detected ripple clock \"counter:count16\|cnt\[21\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[10\] " "Info: Detected ripple clock \"counter:count16\|cnt\[10\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[6\] " "Info: Detected ripple clock \"counter:count16\|cnt\[6\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[5\] " "Info: Detected ripple clock \"counter:count16\|cnt\[5\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[8\] " "Info: Detected ripple clock \"counter:count16\|cnt\[8\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[9\] " "Info: Detected ripple clock \"counter:count16\|cnt\[9\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[7\] " "Info: Detected ripple clock \"counter:count16\|cnt\[7\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[11\] " "Info: Detected ripple clock \"counter:count16\|cnt\[11\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[13\] " "Info: Detected ripple clock \"counter:count16\|cnt\[13\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[12\] " "Info: Detected ripple clock \"counter:count16\|cnt\[12\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[16\] " "Info: Detected ripple clock \"counter:count16\|cnt\[16\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[14\] " "Info: Detected ripple clock \"counter:count16\|cnt\[14\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[15\] " "Info: Detected ripple clock \"counter:count16\|cnt\[15\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|counting~0 " "Info: Detected gated clock \"counter:count16\|counting~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|counting~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|LessThan0~0 " "Info: Detected gated clock \"counter:count16\|LessThan0~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 45 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[25\] " "Info: Detected ripple clock \"counter:count16\|cnt\[25\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[27\] " "Info: Detected ripple clock \"counter:count16\|cnt\[27\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[26\] " "Info: Detected ripple clock \"counter:count16\|cnt\[26\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[24\] " "Info: Detected ripple clock \"counter:count16\|cnt\[24\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[0\] " "Info: Detected ripple clock \"counter:count16\|cnt\[0\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[3\] " "Info: Detected ripple clock \"counter:count16\|cnt\[3\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[4\] " "Info: Detected ripple clock \"counter:count16\|cnt\[4\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[1\] " "Info: Detected ripple clock \"counter:count16\|cnt\[1\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[2\] " "Info: Detected ripple clock \"counter:count16\|cnt\[2\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~0 " "Info: Detected gated clock \"counter:count16\|Equal2~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~1 " "Info: Detected gated clock \"counter:count16\|Equal2~1\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[23\] " "Info: Detected ripple clock \"counter:count16\|cnt\[23\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~2 " "Info: Detected gated clock \"counter:count16\|Equal2~2\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|counting~1 " "Info: Detected gated clock \"counter:count16\|counting~1\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|counting~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|LessThan1~1 " "Info: Detected gated clock \"counter:count16\|LessThan1~1\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 45 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|LessThan1~0 " "Info: Detected gated clock \"counter:count16\|LessThan1~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 45 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~3 " "Info: Detected gated clock \"counter:count16\|Equal2~3\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register FSM:state_machine\|cnt\[11\] register FSM:state_machine\|cnt\[11\] 101.4 MHz 9.862 ns Internal " "Info: Clock \"clock\" has Internal fmax of 101.4 MHz between source register \"FSM:state_machine\|cnt\[11\]\" and destination register \"FSM:state_machine\|cnt\[11\]\" (period= 9.862 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.678 ns + Longest register register " "Info: + Longest register to register delay is 9.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:state_machine\|cnt\[11\] 1 REG LCFF_X3_Y13_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[11\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:state_machine|cnt[11] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.378 ns) 0.933 ns FSM:state_machine\|process_0~5 2 COMB LCCOMB_X2_Y13_N4 1 " "Info: 2: + IC(0.555 ns) + CELL(0.378 ns) = 0.933 ns; Loc. = LCCOMB_X2_Y13_N4; Fanout = 1; COMB Node = 'FSM:state_machine\|process_0~5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { FSM:state_machine|cnt[11] FSM:state_machine|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.357 ns) 1.536 ns FSM:state_machine\|process_0~6 3 COMB LCCOMB_X2_Y13_N10 2 " "Info: 3: + IC(0.246 ns) + CELL(0.357 ns) = 1.536 ns; Loc. = LCCOMB_X2_Y13_N10; Fanout = 2; COMB Node = 'FSM:state_machine\|process_0~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { FSM:state_machine|process_0~5 FSM:state_machine|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.309 ns) 2.145 ns FSM:state_machine\|Add0~2 4 COMB LCCOMB_X1_Y13_N0 2 " "Info: 4: + IC(0.300 ns) + CELL(0.309 ns) = 2.145 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { FSM:state_machine|process_0~6 FSM:state_machine|Add0~2 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.180 ns FSM:state_machine\|Add0~6 5 COMB LCCOMB_X1_Y13_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.180 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~2 FSM:state_machine|Add0~6 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.215 ns FSM:state_machine\|Add0~10 6 COMB LCCOMB_X1_Y13_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y13_N4; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~10'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~6 FSM:state_machine|Add0~10 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.340 ns FSM:state_machine\|Add0~13 7 COMB LCCOMB_X1_Y13_N6 3 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.340 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 3; COMB Node = 'FSM:state_machine\|Add0~13'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { FSM:state_machine|Add0~10 FSM:state_machine|Add0~13 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.272 ns) 3.442 ns FSM:state_machine\|process_0~10 8 COMB LCCOMB_X2_Y12_N12 1 " "Info: 8: + IC(0.830 ns) + CELL(0.272 ns) = 3.442 ns; Loc. = LCCOMB_X2_Y12_N12; Fanout = 1; COMB Node = 'FSM:state_machine\|process_0~10'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { FSM:state_machine|Add0~13 FSM:state_machine|process_0~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 3.960 ns FSM:state_machine\|process_0~11 9 COMB LCCOMB_X2_Y12_N18 2 " "Info: 9: + IC(0.246 ns) + CELL(0.272 ns) = 3.960 ns; Loc. = LCCOMB_X2_Y12_N18; Fanout = 2; COMB Node = 'FSM:state_machine\|process_0~11'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { FSM:state_machine|process_0~10 FSM:state_machine|process_0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.154 ns) 4.339 ns FSM:state_machine\|process_0~12DUPLICATE 10 COMB LCCOMB_X2_Y12_N6 1 " "Info: 10: + IC(0.225 ns) + CELL(0.154 ns) = 4.339 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 1; COMB Node = 'FSM:state_machine\|process_0~12DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { FSM:state_machine|process_0~11 FSM:state_machine|process_0~12DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.154 ns) 4.706 ns FSM:state_machine\|process_0~16 11 COMB LCCOMB_X2_Y12_N30 2 " "Info: 11: + IC(0.213 ns) + CELL(0.154 ns) = 4.706 ns; Loc. = LCCOMB_X2_Y12_N30; Fanout = 2; COMB Node = 'FSM:state_machine\|process_0~16'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { FSM:state_machine|process_0~12DUPLICATE FSM:state_machine|process_0~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.309 ns) 5.581 ns FSM:state_machine\|Add1~2 12 COMB LCCOMB_X3_Y13_N0 2 " "Info: 12: + IC(0.566 ns) + CELL(0.309 ns) = 5.581 ns; Loc. = LCCOMB_X3_Y13_N0; Fanout = 2; COMB Node = 'FSM:state_machine\|Add1~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { FSM:state_machine|process_0~16 FSM:state_machine|Add1~2 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.616 ns FSM:state_machine\|Add1~6 13 COMB LCCOMB_X3_Y13_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.616 ns; Loc. = LCCOMB_X3_Y13_N2; Fanout = 2; COMB Node = 'FSM:state_machine\|Add1~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add1~2 FSM:state_machine|Add1~6 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.741 ns FSM:state_machine\|Add1~9 14 COMB LCCOMB_X3_Y13_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 5.741 ns; Loc. = LCCOMB_X3_Y13_N4; Fanout = 2; COMB Node = 'FSM:state_machine\|Add1~9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { FSM:state_machine|Add1~6 FSM:state_machine|Add1~9 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.357 ns) 7.080 ns FSM:state_machine\|Equal3~3 15 COMB LCCOMB_X5_Y12_N0 1 " "Info: 15: + IC(0.982 ns) + CELL(0.357 ns) = 7.080 ns; Loc. = LCCOMB_X5_Y12_N0; Fanout = 1; COMB Node = 'FSM:state_machine\|Equal3~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { FSM:state_machine|Add1~9 FSM:state_machine|Equal3~3 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.357 ns) 7.689 ns FSM:state_machine\|Equal3~4 16 COMB LCCOMB_X5_Y12_N4 1 " "Info: 16: + IC(0.252 ns) + CELL(0.357 ns) = 7.689 ns; Loc. = LCCOMB_X5_Y12_N4; Fanout = 1; COMB Node = 'FSM:state_machine\|Equal3~4'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { FSM:state_machine|Equal3~3 FSM:state_machine|Equal3~4 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 8.200 ns FSM:state_machine\|Equal3~5 17 COMB LCCOMB_X5_Y12_N24 3 " "Info: 17: + IC(0.239 ns) + CELL(0.272 ns) = 8.200 ns; Loc. = LCCOMB_X5_Y12_N24; Fanout = 3; COMB Node = 'FSM:state_machine\|Equal3~5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { FSM:state_machine|Equal3~4 FSM:state_machine|Equal3~5 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 8.573 ns FSM:state_machine\|Equal3~9 18 COMB LCCOMB_X5_Y12_N12 31 " "Info: 18: + IC(0.219 ns) + CELL(0.154 ns) = 8.573 ns; Loc. = LCCOMB_X5_Y12_N12; Fanout = 31; COMB Node = 'FSM:state_machine\|Equal3~9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { FSM:state_machine|Equal3~5 FSM:state_machine|Equal3~9 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.397 ns) 9.678 ns FSM:state_machine\|cnt\[11\] 19 REG LCFF_X3_Y13_N23 3 " "Info: 19: + IC(0.708 ns) + CELL(0.397 ns) = 9.678 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[11\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { FSM:state_machine|Equal3~9 FSM:state_machine|cnt[11] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.097 ns ( 42.33 % ) " "Info: Total cell delay = 4.097 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.581 ns ( 57.67 % ) " "Info: Total interconnect delay = 5.581 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.678 ns" { FSM:state_machine|cnt[11] FSM:state_machine|process_0~5 FSM:state_machine|process_0~6 FSM:state_machine|Add0~2 FSM:state_machine|Add0~6 FSM:state_machine|Add0~10 FSM:state_machine|Add0~13 FSM:state_machine|process_0~10 FSM:state_machine|process_0~11 FSM:state_machine|process_0~12DUPLICATE FSM:state_machine|process_0~16 FSM:state_machine|Add1~2 FSM:state_machine|Add1~6 FSM:state_machine|Add1~9 FSM:state_machine|Equal3~3 FSM:state_machine|Equal3~4 FSM:state_machine|Equal3~5 FSM:state_machine|Equal3~9 FSM:state_machine|cnt[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.678 ns" { FSM:state_machine|cnt[11] {} FSM:state_machine|process_0~5 {} FSM:state_machine|process_0~6 {} FSM:state_machine|Add0~2 {} FSM:state_machine|Add0~6 {} FSM:state_machine|Add0~10 {} FSM:state_machine|Add0~13 {} FSM:state_machine|process_0~10 {} FSM:state_machine|process_0~11 {} FSM:state_machine|process_0~12DUPLICATE {} FSM:state_machine|process_0~16 {} FSM:state_machine|Add1~2 {} FSM:state_machine|Add1~6 {} FSM:state_machine|Add1~9 {} FSM:state_machine|Equal3~3 {} FSM:state_machine|Equal3~4 {} FSM:state_machine|Equal3~5 {} FSM:state_machine|Equal3~9 {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.555ns 0.246ns 0.300ns 0.000ns 0.000ns 0.000ns 0.830ns 0.246ns 0.225ns 0.213ns 0.566ns 0.000ns 0.000ns 0.982ns 0.252ns 0.239ns 0.219ns 0.708ns } { 0.000ns 0.378ns 0.357ns 0.309ns 0.035ns 0.035ns 0.125ns 0.272ns 0.272ns 0.154ns 0.154ns 0.309ns 0.035ns 0.125ns 0.357ns 0.357ns 0.272ns 0.154ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 83 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns FSM:state_machine\|cnt\[11\] 3 REG LCFF_X3_Y13_N23 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[11\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl FSM:state_machine|cnt[11] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl FSM:state_machine|cnt[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 83 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns FSM:state_machine\|cnt\[11\] 3 REG LCFF_X3_Y13_N23 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[11\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl FSM:state_machine|cnt[11] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl FSM:state_machine|cnt[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl FSM:state_machine|cnt[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.678 ns" { FSM:state_machine|cnt[11] FSM:state_machine|process_0~5 FSM:state_machine|process_0~6 FSM:state_machine|Add0~2 FSM:state_machine|Add0~6 FSM:state_machine|Add0~10 FSM:state_machine|Add0~13 FSM:state_machine|process_0~10 FSM:state_machine|process_0~11 FSM:state_machine|process_0~12DUPLICATE FSM:state_machine|process_0~16 FSM:state_machine|Add1~2 FSM:state_machine|Add1~6 FSM:state_machine|Add1~9 FSM:state_machine|Equal3~3 FSM:state_machine|Equal3~4 FSM:state_machine|Equal3~5 FSM:state_machine|Equal3~9 FSM:state_machine|cnt[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.678 ns" { FSM:state_machine|cnt[11] {} FSM:state_machine|process_0~5 {} FSM:state_machine|process_0~6 {} FSM:state_machine|Add0~2 {} FSM:state_machine|Add0~6 {} FSM:state_machine|Add0~10 {} FSM:state_machine|Add0~13 {} FSM:state_machine|process_0~10 {} FSM:state_machine|process_0~11 {} FSM:state_machine|process_0~12DUPLICATE {} FSM:state_machine|process_0~16 {} FSM:state_machine|Add1~2 {} FSM:state_machine|Add1~6 {} FSM:state_machine|Add1~9 {} FSM:state_machine|Equal3~3 {} FSM:state_machine|Equal3~4 {} FSM:state_machine|Equal3~5 {} FSM:state_machine|Equal3~9 {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.555ns 0.246ns 0.300ns 0.000ns 0.000ns 0.000ns 0.830ns 0.246ns 0.225ns 0.213ns 0.566ns 0.000ns 0.000ns 0.982ns 0.252ns 0.239ns 0.219ns 0.708ns } { 0.000ns 0.378ns 0.357ns 0.309ns 0.035ns 0.035ns 0.125ns 0.272ns 0.272ns 0.154ns 0.154ns 0.309ns 0.035ns 0.125ns 0.357ns 0.357ns 0.272ns 0.154ns 0.397ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl FSM:state_machine|cnt[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[11] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:product\|dflipflop:\\G1:2:d\|output product_in\[3\] clock 6.235 ns " "Info: Found hold time violation between source  pin or register \"reg_32:product\|dflipflop:\\G1:2:d\|output\" and destination pin or register \"product_in\[3\]\" for clock \"clock\" (Hold time is 6.235 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.264 ns + Largest " "Info: + Largest clock skew is 7.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.740 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.712 ns) 3.297 ns counter:count16\|cnt\[15\] 2 REG LCFF_X6_Y20_N31 3 " "Info: 2: + IC(1.731 ns) + CELL(0.712 ns) = 3.297 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.378 ns) 3.951 ns counter:count16\|Equal2~2 3 COMB LCCOMB_X6_Y20_N20 2 " "Info: 3: + IC(0.276 ns) + CELL(0.378 ns) = 3.951 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 2; COMB Node = 'counter:count16\|Equal2~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.346 ns) 5.139 ns counter:count16\|Equal2~3 4 COMB LCCOMB_X10_Y19_N4 5 " "Info: 4: + IC(0.842 ns) + CELL(0.346 ns) = 5.139 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 5; COMB Node = 'counter:count16\|Equal2~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { counter:count16|Equal2~2 counter:count16|Equal2~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.346 ns) 5.844 ns counter:count16\|counting~2 5 COMB LCCOMB_X9_Y19_N12 50 " "Info: 5: + IC(0.359 ns) + CELL(0.346 ns) = 5.844 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 50; COMB Node = 'counter:count16\|counting~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { counter:count16|Equal2~3 counter:count16|counting~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.053 ns) 7.050 ns product_in\[0\]~3 6 COMB LCCOMB_X21_Y19_N24 1 " "Info: 6: + IC(1.153 ns) + CELL(0.053 ns) = 7.050 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 1; COMB Node = 'product_in\[0\]~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { counter:count16|counting~2 product_in[0]~3 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.000 ns) 8.785 ns product_in\[0\]~3clkctrl 7 COMB CLKCTRL_G0 16 " "Info: 7: + IC(1.735 ns) + CELL(0.000 ns) = 8.785 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'product_in\[0\]~3clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { product_in[0]~3 product_in[0]~3clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.053 ns) 9.740 ns product_in\[3\] 8 REG LCCOMB_X11_Y18_N24 1 " "Info: 8: + IC(0.902 ns) + CELL(0.053 ns) = 9.740 ns; Loc. = LCCOMB_X11_Y18_N24; Fanout = 1; REG Node = 'product_in\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { product_in[0]~3clkctrl product_in[3] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 28.15 % ) " "Info: Total cell delay = 2.742 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.998 ns ( 71.85 % ) " "Info: Total interconnect delay = 6.998 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.740 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|Equal2~3 counter:count16|counting~2 product_in[0]~3 product_in[0]~3clkctrl product_in[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.740 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|Equal2~3 {} counter:count16|counting~2 {} product_in[0]~3 {} product_in[0]~3clkctrl {} product_in[3] {} } { 0.000ns 0.000ns 1.731ns 0.276ns 0.842ns 0.359ns 1.153ns 1.735ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.346ns 0.346ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 83 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns reg_32:product\|dflipflop:\\G1:2:d\|output 3 REG LCFF_X11_Y18_N21 6 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 6; REG Node = 'reg_32:product\|dflipflop:\\G1:2:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl reg_32:product|dflipflop:\G1:2:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl reg_32:product|dflipflop:\G1:2:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} reg_32:product|dflipflop:\G1:2:d|output {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.740 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|Equal2~3 counter:count16|counting~2 product_in[0]~3 product_in[0]~3clkctrl product_in[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.740 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|Equal2~3 {} counter:count16|counting~2 {} product_in[0]~3 {} product_in[0]~3clkctrl {} product_in[3] {} } { 0.000ns 0.000ns 1.731ns 0.276ns 0.842ns 0.359ns 1.153ns 1.735ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.346ns 0.346ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl reg_32:product|dflipflop:\G1:2:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} reg_32:product|dflipflop:\G1:2:d|output {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.935 ns - Shortest register register " "Info: - Shortest register to register delay is 0.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:product\|dflipflop:\\G1:2:d\|output 1 REG LCFF_X11_Y18_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 6; REG Node = 'reg_32:product\|dflipflop:\\G1:2:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:product|dflipflop:\G1:2:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.053 ns) 0.369 ns product_in\[3\]~6 2 COMB LCCOMB_X10_Y18_N6 1 " "Info: 2: + IC(0.316 ns) + CELL(0.053 ns) = 0.369 ns; Loc. = LCCOMB_X10_Y18_N6; Fanout = 1; COMB Node = 'product_in\[3\]~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { reg_32:product|dflipflop:\G1:2:d|output product_in[3]~6 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.228 ns) 0.935 ns product_in\[3\] 3 REG LCCOMB_X11_Y18_N24 1 " "Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 0.935 ns; Loc. = LCCOMB_X11_Y18_N24; Fanout = 1; REG Node = 'product_in\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { product_in[3]~6 product_in[3] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 30.05 % ) " "Info: Total cell delay = 0.281 ns ( 30.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 69.95 % ) " "Info: Total interconnect delay = 0.654 ns ( 69.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { reg_32:product|dflipflop:\G1:2:d|output product_in[3]~6 product_in[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.935 ns" { reg_32:product|dflipflop:\G1:2:d|output {} product_in[3]~6 {} product_in[3] {} } { 0.000ns 0.316ns 0.338ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.740 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|Equal2~3 counter:count16|counting~2 product_in[0]~3 product_in[0]~3clkctrl product_in[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.740 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|Equal2~3 {} counter:count16|counting~2 {} product_in[0]~3 {} product_in[0]~3clkctrl {} product_in[3] {} } { 0.000ns 0.000ns 1.731ns 0.276ns 0.842ns 0.359ns 1.153ns 1.735ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.346ns 0.346ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl reg_32:product|dflipflop:\G1:2:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} reg_32:product|dflipflop:\G1:2:d|output {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { reg_32:product|dflipflop:\G1:2:d|output product_in[3]~6 product_in[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.935 ns" { reg_32:product|dflipflop:\G1:2:d|output {} product_in[3]~6 {} product_in[3] {} } { 0.000ns 0.316ns 0.338ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_16:operandB\|dflipflop:\\G1:15:d\|output data_operandB\[4\] clock 5.618 ns register " "Info: tsu for register \"reg_16:operandB\|dflipflop:\\G1:15:d\|output\" (data pin = \"data_operandB\[4\]\", clock pin = \"clock\") is 5.618 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.003 ns + Longest pin register " "Info: + Longest pin to register delay is 8.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns data_operandB\[4\] 1 PIN PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 4; PIN Node = 'data_operandB\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandB[4] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.754 ns) + CELL(0.378 ns) 5.941 ns negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:11:IFF3:1:G2:halfadder3\|carryout 2 COMB LCCOMB_X23_Y19_N12 6 " "Info: 2: + IC(4.754 ns) + CELL(0.378 ns) = 5.941 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 6; COMB Node = 'negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:11:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { data_operandB[4] negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.272 ns) 6.840 ns negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:6:IFF3:1:G2:halfadder3\|carryout 3 COMB LCCOMB_X22_Y18_N22 5 " "Info: 3: + IC(0.627 ns) + CELL(0.272 ns) = 6.840 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 5; COMB Node = 'negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:6:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.357 ns) 7.848 ns negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:1:IFF3:1:G2:halfadder3\|sum 4 COMB LCCOMB_X23_Y19_N16 1 " "Info: 4: + IC(0.651 ns) + CELL(0.357 ns) = 7.848 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 1; COMB Node = 'negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:1:IFF3:1:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|sum } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.003 ns reg_16:operandB\|dflipflop:\\G1:15:d\|output 5 REG LCFF_X23_Y19_N17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 8.003 ns; Loc. = LCFF_X23_Y19_N17; Fanout = 2; REG Node = 'reg_16:operandB\|dflipflop:\\G1:15:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|sum reg_16:operandB|dflipflop:\G1:15:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.971 ns ( 24.63 % ) " "Info: Total cell delay = 1.971 ns ( 24.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 75.37 % ) " "Info: Total interconnect delay = 6.032 ns ( 75.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { data_operandB[4] negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|sum reg_16:operandB|dflipflop:\G1:15:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { data_operandB[4] {} data_operandB[4]~combout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|sum {} reg_16:operandB|dflipflop:\G1:15:d|output {} } { 0.000ns 0.000ns 4.754ns 0.627ns 0.651ns 0.000ns } { 0.000ns 0.809ns 0.378ns 0.272ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.475 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 83 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns reg_16:operandB\|dflipflop:\\G1:15:d\|output 3 REG LCFF_X23_Y19_N17 2 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y19_N17; Fanout = 2; REG Node = 'reg_16:operandB\|dflipflop:\\G1:15:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock~clkctrl reg_16:operandB|dflipflop:\G1:15:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl reg_16:operandB|dflipflop:\G1:15:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} reg_16:operandB|dflipflop:\G1:15:d|output {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { data_operandB[4] negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|sum reg_16:operandB|dflipflop:\G1:15:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { data_operandB[4] {} data_operandB[4]~combout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|sum {} reg_16:operandB|dflipflop:\G1:15:d|output {} } { 0.000ns 0.000ns 4.754ns 0.627ns 0.651ns 0.000ns } { 0.000ns 0.809ns 0.378ns 0.272ns 0.357ns 0.155ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl reg_16:operandB|dflipflop:\G1:15:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} reg_16:operandB|dflipflop:\G1:15:d|output {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_exception counter:count16\|cnt\[15\] 11.427 ns register " "Info: tco from clock \"clock\" to destination pin \"data_exception\" through register \"counter:count16\|cnt\[15\]\" is 11.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.203 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.618 ns) 3.203 ns counter:count16\|cnt\[15\] 2 REG LCFF_X6_Y20_N31 3 " "Info: 2: + IC(1.731 ns) + CELL(0.618 ns) = 3.203 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 45.96 % ) " "Info: Total cell delay = 1.472 ns ( 45.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.731 ns ( 54.04 % ) " "Info: Total interconnect delay = 1.731 ns ( 54.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} } { 0.000ns 0.000ns 1.731ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.130 ns + Longest register pin " "Info: + Longest register to pin delay is 8.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:count16\|cnt\[15\] 1 REG LCFF_X6_Y20_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.378 ns) 0.654 ns counter:count16\|Equal2~2 2 COMB LCCOMB_X6_Y20_N20 2 " "Info: 2: + IC(0.276 ns) + CELL(0.378 ns) = 0.654 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 2; COMB Node = 'counter:count16\|Equal2~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.346 ns) 1.842 ns counter:count16\|Equal2~3 3 COMB LCCOMB_X10_Y19_N4 5 " "Info: 3: + IC(0.842 ns) + CELL(0.346 ns) = 1.842 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 5; COMB Node = 'counter:count16\|Equal2~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { counter:count16|Equal2~2 counter:count16|Equal2~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.346 ns) 2.547 ns counter:count16\|counting~2 4 COMB LCCOMB_X9_Y19_N12 50 " "Info: 4: + IC(0.359 ns) + CELL(0.346 ns) = 2.547 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 50; COMB Node = 'counter:count16\|counting~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { counter:count16|Equal2~3 counter:count16|counting~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.272 ns) 4.997 ns data_exception~3 5 COMB LCCOMB_X19_Y17_N2 1 " "Info: 5: + IC(2.178 ns) + CELL(0.272 ns) = 4.997 ns; Loc. = LCCOMB_X19_Y17_N2; Fanout = 1; COMB Node = 'data_exception~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { counter:count16|counting~2 data_exception~3 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(2.008 ns) 8.130 ns data_exception 6 PIN PIN_B13 0 " "Info: 6: + IC(1.125 ns) + CELL(2.008 ns) = 8.130 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'data_exception'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { data_exception~3 data_exception } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.350 ns ( 41.21 % ) " "Info: Total cell delay = 3.350 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.780 ns ( 58.79 % ) " "Info: Total interconnect delay = 4.780 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.130 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|Equal2~3 counter:count16|counting~2 data_exception~3 data_exception } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.130 ns" { counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|Equal2~3 {} counter:count16|counting~2 {} data_exception~3 {} data_exception {} } { 0.000ns 0.276ns 0.842ns 0.359ns 2.178ns 1.125ns } { 0.000ns 0.378ns 0.346ns 0.346ns 0.272ns 2.008ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} } { 0.000ns 0.000ns 1.731ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.130 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|Equal2~3 counter:count16|counting~2 data_exception~3 data_exception } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.130 ns" { counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|Equal2~3 {} counter:count16|counting~2 {} data_exception~3 {} data_exception {} } { 0.000ns 0.276ns 0.842ns 0.359ns 2.178ns 1.125ns } { 0.000ns 0.378ns 0.346ns 0.346ns 0.272ns 2.008ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "product_in\[1\] data_operandA\[0\] clock 4.031 ns register " "Info: th for register \"product_in\[1\]\" (data pin = \"data_operandA\[0\]\", clock pin = \"clock\") is 4.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.723 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.712 ns) 3.297 ns counter:count16\|cnt\[15\] 2 REG LCFF_X6_Y20_N31 3 " "Info: 2: + IC(1.731 ns) + CELL(0.712 ns) = 3.297 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.378 ns) 3.951 ns counter:count16\|Equal2~2 3 COMB LCCOMB_X6_Y20_N20 2 " "Info: 3: + IC(0.276 ns) + CELL(0.378 ns) = 3.951 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 2; COMB Node = 'counter:count16\|Equal2~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.346 ns) 5.139 ns counter:count16\|Equal2~3 4 COMB LCCOMB_X10_Y19_N4 5 " "Info: 4: + IC(0.842 ns) + CELL(0.346 ns) = 5.139 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 5; COMB Node = 'counter:count16\|Equal2~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { counter:count16|Equal2~2 counter:count16|Equal2~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.346 ns) 5.844 ns counter:count16\|counting~2 5 COMB LCCOMB_X9_Y19_N12 50 " "Info: 5: + IC(0.359 ns) + CELL(0.346 ns) = 5.844 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 50; COMB Node = 'counter:count16\|counting~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { counter:count16|Equal2~3 counter:count16|counting~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.053 ns) 7.050 ns product_in\[0\]~3 6 COMB LCCOMB_X21_Y19_N24 1 " "Info: 6: + IC(1.153 ns) + CELL(0.053 ns) = 7.050 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 1; COMB Node = 'product_in\[0\]~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { counter:count16|counting~2 product_in[0]~3 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.000 ns) 8.785 ns product_in\[0\]~3clkctrl 7 COMB CLKCTRL_G0 16 " "Info: 7: + IC(1.735 ns) + CELL(0.000 ns) = 8.785 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'product_in\[0\]~3clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { product_in[0]~3 product_in[0]~3clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 9.723 ns product_in\[1\] 8 REG LCCOMB_X10_Y18_N10 1 " "Info: 8: + IC(0.885 ns) + CELL(0.053 ns) = 9.723 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 1; REG Node = 'product_in\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { product_in[0]~3clkctrl product_in[1] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 28.20 % ) " "Info: Total cell delay = 2.742 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.981 ns ( 71.80 % ) " "Info: Total interconnect delay = 6.981 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.723 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|Equal2~3 counter:count16|counting~2 product_in[0]~3 product_in[0]~3clkctrl product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.723 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|Equal2~3 {} counter:count16|counting~2 {} product_in[0]~3 {} product_in[0]~3clkctrl {} product_in[1] {} } { 0.000ns 0.000ns 1.731ns 0.276ns 0.842ns 0.359ns 1.153ns 1.735ns 0.885ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.346ns 0.346ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.692 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns data_operandA\[0\] 1 PIN PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D14; Fanout = 6; PIN Node = 'data_operandA\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandA[0] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.092 ns) + CELL(0.154 ns) 5.083 ns product_in\[1\]~2 2 COMB LCCOMB_X10_Y18_N0 1 " "Info: 2: + IC(4.092 ns) + CELL(0.154 ns) = 5.083 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 1; COMB Node = 'product_in\[1\]~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { data_operandA[0] product_in[1]~2 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.346 ns) 5.692 ns product_in\[1\] 3 REG LCCOMB_X10_Y18_N10 1 " "Info: 3: + IC(0.263 ns) + CELL(0.346 ns) = 5.692 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 1; REG Node = 'product_in\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { product_in[1]~2 product_in[1] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 23.49 % ) " "Info: Total cell delay = 1.337 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.355 ns ( 76.51 % ) " "Info: Total interconnect delay = 4.355 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.692 ns" { data_operandA[0] product_in[1]~2 product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.692 ns" { data_operandA[0] {} data_operandA[0]~combout {} product_in[1]~2 {} product_in[1] {} } { 0.000ns 0.000ns 4.092ns 0.263ns } { 0.000ns 0.837ns 0.154ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.723 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|Equal2~3 counter:count16|counting~2 product_in[0]~3 product_in[0]~3clkctrl product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.723 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|Equal2~3 {} counter:count16|counting~2 {} product_in[0]~3 {} product_in[0]~3clkctrl {} product_in[1] {} } { 0.000ns 0.000ns 1.731ns 0.276ns 0.842ns 0.359ns 1.153ns 1.735ns 0.885ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.346ns 0.346ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.692 ns" { data_operandA[0] product_in[1]~2 product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.692 ns" { data_operandA[0] {} data_operandA[0]~combout {} product_in[1]~2 {} product_in[1] {} } { 0.000ns 0.000ns 4.092ns 0.263ns } { 0.000ns 0.837ns 0.154ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 87 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 04:23:04 2013 " "Info: Processing ended: Tue Mar 05 04:23:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
