Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e0415ef00b784b3ea86e82f4a3c8f7ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_vanilla_behav xil_defaultlib.TD4_vanilla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:19]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <vanilla_decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
