{"vcs1":{"timestamp_begin":1746715952.714224233, "rt":6.72, "ut":6.39, "st":0.26}}
{"vcselab":{"timestamp_begin":1746715959.511568934, "rt":0.32, "ut":0.18, "st":0.14}}
{"link":{"timestamp_begin":1746715959.891662540, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746715952.395944046}
{"VCS_COMP_START_TIME": 1746715952.395944046}
{"VCS_COMP_END_TIME": 1746715960.248553237}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379424}}
{"vcselab": {"peak_mem": 174924}}
