<module name="MCU_CBASS0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Ipulsar_sl_mcu_0_cpu0_rmst_map0" acronym="QOS_REGS_Ipulsar_sl_mcu_0_cpu0_rmst_map0" offset="0x100" width="32" description="The Map Register defines the fields for the master Ipulsar_sl_mcu_0.cpu0_rmst per channel.">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_sl_mcu_0_cpu0_wmst_map0" acronym="QOS_REGS_Ipulsar_sl_mcu_0_cpu0_wmst_map0" offset="0x500" width="32" description="The Map Register defines the fields for the master Ipulsar_sl_mcu_0.cpu0_wmst per channel.">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_sl_mcu_0_cpu0_pmst_map0" acronym="QOS_REGS_Ipulsar_sl_mcu_0_cpu0_pmst_map0" offset="0x900" width="32" description="The Map Register defines the fields for the master Ipulsar_sl_mcu_0.cpu0_pmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_sl_mcu_0_cpu1_rmst_map0" acronym="QOS_REGS_Ipulsar_sl_mcu_0_cpu1_rmst_map0" offset="0x1100" width="32" description="The Map Register defines the fields for the master Ipulsar_sl_mcu_0.cpu1_rmst per channel.">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_sl_mcu_0_cpu1_wmst_map0" acronym="QOS_REGS_Ipulsar_sl_mcu_0_cpu1_wmst_map0" offset="0x1500" width="32" description="The Map Register defines the fields for the master Ipulsar_sl_mcu_0.cpu1_wmst per channel.">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_sl_mcu_0_cpu1_pmst_map0" acronym="QOS_REGS_Ipulsar_sl_mcu_0_cpu1_pmst_map0" offset="0x1900" width="32" description="The Map Register defines the fields for the master Ipulsar_sl_mcu_0.cpu1_pmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa3ss_am62_mcu_0_ctxcach_ext_dma_map0" acronym="QOS_REGS_Isa3ss_am62_mcu_0_ctxcach_ext_dma_map0" offset="0x3100" width="32" description="The Map Register defines the fields for the master Isa3ss_am62_mcu_0.ctxcach_ext_dma per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>