// Seed: 1119465115
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  output wire id_44;
  output wire id_43;
  input wire id_42;
  input wire id_41;
  input wire id_40;
  input wire id_39;
  output wire id_38;
  input wire id_37;
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  assign module_1.id_26 = 0;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_45;
endmodule
module module_1 #(
    parameter id_1 = 32'd85
) (
    input tri0 id_0,
    input tri _id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7,
    output tri1 id_8,
    input wire id_9,
    input wire id_10,
    output tri id_11,
    input tri1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wire id_15,
    output wire id_16,
    output wire id_17,
    input wor id_18,
    input uwire id_19,
    output wor id_20,
    input supply0 id_21,
    input tri0 id_22,
    input supply0 id_23,
    input wor id_24,
    output tri1 id_25,
    input supply0 id_26
);
  logic id_28[id_1 : 1];
  ;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
endmodule
