// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_fft_stage_clone_clone (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_0_address0,
        in_r_0_ce0,
        in_r_0_q0,
        in_r_0_address1,
        in_r_0_ce1,
        in_r_0_q1,
        in_r_1_address0,
        in_r_1_ce0,
        in_r_1_q0,
        in_r_1_address1,
        in_r_1_ce1,
        in_r_1_q1,
        in_r_2_address0,
        in_r_2_ce0,
        in_r_2_q0,
        in_r_2_address1,
        in_r_2_ce1,
        in_r_2_q1,
        in_r_3_address0,
        in_r_3_ce0,
        in_r_3_q0,
        in_r_3_address1,
        in_r_3_ce1,
        in_r_3_q1,
        in_i_0_address0,
        in_i_0_ce0,
        in_i_0_q0,
        in_i_0_address1,
        in_i_0_ce1,
        in_i_0_q1,
        in_i_1_address0,
        in_i_1_ce0,
        in_i_1_q0,
        in_i_1_address1,
        in_i_1_ce1,
        in_i_1_q1,
        in_i_2_address0,
        in_i_2_ce0,
        in_i_2_q0,
        in_i_2_address1,
        in_i_2_ce1,
        in_i_2_q1,
        in_i_3_address0,
        in_i_3_ce0,
        in_i_3_q0,
        in_i_3_address1,
        in_i_3_ce1,
        in_i_3_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1,
        out_i_address0,
        out_i_ce0,
        out_i_we0,
        out_i_d0,
        out_i_address1,
        out_i_ce1,
        out_i_we1,
        out_i_d1,
        grp_fu_186_p_din0,
        grp_fu_186_p_din1,
        grp_fu_186_p_opcode,
        grp_fu_186_p_dout0,
        grp_fu_186_p_ce,
        grp_fu_190_p_din0,
        grp_fu_190_p_din1,
        grp_fu_190_p_opcode,
        grp_fu_190_p_dout0,
        grp_fu_190_p_ce,
        grp_fu_194_p_din0,
        grp_fu_194_p_din1,
        grp_fu_194_p_opcode,
        grp_fu_194_p_dout0,
        grp_fu_194_p_ce,
        grp_fu_198_p_din0,
        grp_fu_198_p_din1,
        grp_fu_198_p_opcode,
        grp_fu_198_p_dout0,
        grp_fu_198_p_ce,
        grp_fu_202_p_din0,
        grp_fu_202_p_din1,
        grp_fu_202_p_opcode,
        grp_fu_202_p_dout0,
        grp_fu_202_p_ce,
        grp_fu_206_p_din0,
        grp_fu_206_p_din1,
        grp_fu_206_p_opcode,
        grp_fu_206_p_dout0,
        grp_fu_206_p_ce,
        grp_fu_210_p_din0,
        grp_fu_210_p_din1,
        grp_fu_210_p_dout0,
        grp_fu_210_p_ce,
        grp_fu_214_p_din0,
        grp_fu_214_p_din1,
        grp_fu_214_p_dout0,
        grp_fu_214_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] in_r_0_address0;
output   in_r_0_ce0;
input  [63:0] in_r_0_q0;
output  [6:0] in_r_0_address1;
output   in_r_0_ce1;
input  [63:0] in_r_0_q1;
output  [6:0] in_r_1_address0;
output   in_r_1_ce0;
input  [63:0] in_r_1_q0;
output  [6:0] in_r_1_address1;
output   in_r_1_ce1;
input  [63:0] in_r_1_q1;
output  [6:0] in_r_2_address0;
output   in_r_2_ce0;
input  [63:0] in_r_2_q0;
output  [6:0] in_r_2_address1;
output   in_r_2_ce1;
input  [63:0] in_r_2_q1;
output  [6:0] in_r_3_address0;
output   in_r_3_ce0;
input  [63:0] in_r_3_q0;
output  [6:0] in_r_3_address1;
output   in_r_3_ce1;
input  [63:0] in_r_3_q1;
output  [6:0] in_i_0_address0;
output   in_i_0_ce0;
input  [63:0] in_i_0_q0;
output  [6:0] in_i_0_address1;
output   in_i_0_ce1;
input  [63:0] in_i_0_q1;
output  [6:0] in_i_1_address0;
output   in_i_1_ce0;
input  [63:0] in_i_1_q0;
output  [6:0] in_i_1_address1;
output   in_i_1_ce1;
input  [63:0] in_i_1_q1;
output  [6:0] in_i_2_address0;
output   in_i_2_ce0;
input  [63:0] in_i_2_q0;
output  [6:0] in_i_2_address1;
output   in_i_2_ce1;
input  [63:0] in_i_2_q1;
output  [6:0] in_i_3_address0;
output   in_i_3_ce0;
input  [63:0] in_i_3_q0;
output  [6:0] in_i_3_address1;
output   in_i_3_ce1;
input  [63:0] in_i_3_q1;
output  [8:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [63:0] out_r_d0;
output  [8:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [63:0] out_r_d1;
output  [8:0] out_i_address0;
output   out_i_ce0;
output   out_i_we0;
output  [63:0] out_i_d0;
output  [8:0] out_i_address1;
output   out_i_ce1;
output   out_i_we1;
output  [63:0] out_i_d1;
output  [63:0] grp_fu_186_p_din0;
output  [63:0] grp_fu_186_p_din1;
output  [1:0] grp_fu_186_p_opcode;
input  [63:0] grp_fu_186_p_dout0;
output   grp_fu_186_p_ce;
output  [63:0] grp_fu_190_p_din0;
output  [63:0] grp_fu_190_p_din1;
output  [1:0] grp_fu_190_p_opcode;
input  [63:0] grp_fu_190_p_dout0;
output   grp_fu_190_p_ce;
output  [63:0] grp_fu_194_p_din0;
output  [63:0] grp_fu_194_p_din1;
output  [1:0] grp_fu_194_p_opcode;
input  [63:0] grp_fu_194_p_dout0;
output   grp_fu_194_p_ce;
output  [63:0] grp_fu_198_p_din0;
output  [63:0] grp_fu_198_p_din1;
output  [1:0] grp_fu_198_p_opcode;
input  [63:0] grp_fu_198_p_dout0;
output   grp_fu_198_p_ce;
output  [63:0] grp_fu_202_p_din0;
output  [63:0] grp_fu_202_p_din1;
output  [1:0] grp_fu_202_p_opcode;
input  [63:0] grp_fu_202_p_dout0;
output   grp_fu_202_p_ce;
output  [63:0] grp_fu_206_p_din0;
output  [63:0] grp_fu_206_p_din1;
output  [1:0] grp_fu_206_p_opcode;
input  [63:0] grp_fu_206_p_dout0;
output   grp_fu_206_p_ce;
output  [63:0] grp_fu_210_p_din0;
output  [63:0] grp_fu_210_p_din1;
input  [63:0] grp_fu_210_p_dout0;
output   grp_fu_210_p_ce;
output  [63:0] grp_fu_214_p_din0;
output  [63:0] grp_fu_214_p_din1;
input  [63:0] grp_fu_214_p_dout0;
output   grp_fu_214_p_ce;

reg ap_idle;
reg in_r_0_ce0;
reg in_r_0_ce1;
reg in_r_1_ce0;
reg in_r_1_ce1;
reg in_r_2_ce0;
reg in_r_2_ce1;
reg in_r_3_ce0;
reg in_r_3_ce1;
reg in_i_0_ce0;
reg in_i_0_ce1;
reg in_i_1_ce0;
reg in_i_1_ce1;
reg in_i_2_ce0;
reg in_i_2_ce1;
reg in_i_3_ce0;
reg in_i_3_ce1;
reg[8:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[8:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[8:0] out_i_address0;
reg out_i_ce0;
reg out_i_we0;
reg[8:0] out_i_address1;
reg out_i_ce1;
reg out_i_we1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_808;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [9:0] gm_re_tab_address0;
reg    gm_re_tab_ce0;
wire   [63:0] gm_re_tab_q0;
reg   [9:0] gm_im_tab_address0;
reg    gm_im_tab_ce0;
wire   [63:0] gm_im_tab_q0;
reg   [8:0] n_2_reg_803;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] n_2_reg_803_pp0_iter1_reg;
reg   [8:0] n_2_reg_803_pp0_iter2_reg;
reg   [8:0] n_2_reg_803_pp0_iter3_reg;
wire   [0:0] tmp_fu_554_p3;
wire   [7:0] i_gm_fu_562_p1;
reg   [7:0] i_gm_reg_812;
wire   [63:0] zext_ln86_1_fu_590_p1;
reg   [63:0] zext_ln86_1_reg_827;
reg   [63:0] zext_ln86_1_reg_827_pp0_iter1_reg;
reg   [63:0] zext_ln86_1_reg_827_pp0_iter2_reg;
wire   [7:0] i_gm_2_fu_598_p2;
reg   [7:0] i_gm_2_reg_855;
reg   [7:0] i_gm_2_reg_855_pp0_iter1_reg;
reg   [7:0] i_gm_2_reg_855_pp0_iter2_reg;
reg   [7:0] i_gm_2_reg_855_pp0_iter3_reg;
reg   [7:0] i_gm_2_reg_855_pp0_iter4_reg;
wire   [63:0] zext_ln86_4_fu_614_p1;
reg   [63:0] zext_ln86_4_reg_861;
reg   [63:0] zext_ln86_4_reg_861_pp0_iter1_reg;
reg   [63:0] zext_ln86_4_reg_861_pp0_iter2_reg;
wire   [7:0] i_gm_3_fu_620_p2;
reg   [7:0] i_gm_3_reg_877;
reg   [7:0] i_gm_3_reg_877_pp0_iter1_reg;
reg   [7:0] i_gm_3_reg_877_pp0_iter2_reg;
reg   [7:0] i_gm_3_reg_877_pp0_iter3_reg;
reg   [7:0] i_gm_3_reg_877_pp0_iter4_reg;
wire   [63:0] zext_ln86_6_fu_636_p1;
reg   [63:0] zext_ln86_6_reg_883;
reg   [63:0] zext_ln86_6_reg_883_pp0_iter1_reg;
reg   [63:0] zext_ln86_6_reg_883_pp0_iter2_reg;
reg   [63:0] gm_re_reg_899;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
reg   [63:0] gm_im_reg_905;
reg   [63:0] tmp_re_reg_911;
reg   [63:0] tmp_im_reg_917;
wire   [7:0] i_gm_1_fu_653_p2;
reg   [7:0] i_gm_1_reg_923;
reg   [7:0] i_gm_1_reg_923_pp0_iter1_reg;
reg   [7:0] i_gm_1_reg_923_pp0_iter2_reg;
reg   [7:0] i_gm_1_reg_923_pp0_iter3_reg;
reg   [63:0] tmp_re_1_reg_938;
reg   [63:0] tmp_im_1_reg_944;
reg   [63:0] tmp_re_2_reg_950;
reg   [63:0] tmp_im_2_reg_956;
reg   [63:0] tmp_re_3_reg_962;
reg   [63:0] tmp_im_3_reg_968;
reg   [63:0] gm_re_1_reg_974;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
reg   [63:0] gm_im_1_reg_980;
reg   [63:0] gm_re_2_reg_996;
wire    ap_block_pp0_stage3_11001;
reg   [63:0] gm_im_2_reg_1002;
reg   [63:0] gm_re_3_reg_1018;
reg   [63:0] gm_im_3_reg_1024;
reg   [63:0] mul_reg_1030;
reg   [63:0] mul1_reg_1035;
wire   [63:0] grp_fu_538_p2;
reg   [63:0] mul2_reg_1040;
wire   [63:0] grp_fu_542_p2;
reg   [63:0] mul3_reg_1045;
reg   [63:0] mul33_1_reg_1050;
reg   [63:0] mul34_1_reg_1055;
reg   [63:0] mul35_1_reg_1060;
reg   [63:0] mul36_1_reg_1065;
reg   [63:0] mul33_2_reg_1080;
reg   [63:0] mul34_2_reg_1085;
reg   [63:0] mul35_2_reg_1090;
reg   [63:0] mul36_2_reg_1095;
reg   [63:0] x_re_reg_1100;
reg   [63:0] x_im_reg_1106;
reg   [63:0] mul33_3_reg_1112;
reg   [63:0] mul34_3_reg_1117;
reg   [63:0] mul35_3_reg_1122;
reg   [63:0] mul36_3_reg_1127;
reg   [63:0] y_re_reg_1132;
reg   [63:0] y_im_reg_1138;
reg   [63:0] y_re_1_reg_1154;
reg   [63:0] y_im_1_reg_1160;
reg   [63:0] x_re_2_reg_1198;
reg   [63:0] x_im_2_reg_1204;
reg   [63:0] y_re_2_reg_1210;
reg   [63:0] y_im_2_reg_1216;
reg   [63:0] x_re_3_reg_1222;
reg   [63:0] x_im_3_reg_1228;
reg   [63:0] y_re_3_reg_1234;
reg   [63:0] y_im_3_reg_1240;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln84_fu_574_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln84_1_fu_666_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln84_2_fu_679_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln84_3_fu_692_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln86_fu_703_p1;
wire   [63:0] zext_ln88_fu_715_p1;
wire   [63:0] zext_ln86_2_fu_728_p1;
wire   [63:0] zext_ln88_1_fu_740_p1;
wire   [63:0] zext_ln86_3_fu_753_p1;
wire   [63:0] zext_ln88_2_fu_765_p1;
wire   [63:0] zext_ln86_5_fu_778_p1;
wire   [63:0] zext_ln88_3_fu_790_p1;
reg   [8:0] n_fu_74;
wire   [8:0] n_3_fu_642_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_n_2;
reg   [63:0] grp_fu_498_p0;
reg   [63:0] grp_fu_498_p1;
reg   [63:0] grp_fu_502_p0;
reg   [63:0] grp_fu_502_p1;
reg   [63:0] grp_fu_506_p0;
reg   [63:0] grp_fu_506_p1;
reg   [63:0] grp_fu_511_p0;
reg   [63:0] grp_fu_511_p1;
reg   [63:0] grp_fu_516_p0;
reg   [63:0] grp_fu_516_p1;
reg   [63:0] grp_fu_521_p0;
reg   [63:0] grp_fu_521_p1;
reg   [63:0] grp_fu_530_p0;
reg   [63:0] grp_fu_530_p1;
reg   [63:0] grp_fu_534_p0;
reg   [63:0] grp_fu_534_p1;
reg   [63:0] grp_fu_538_p0;
reg   [63:0] grp_fu_538_p1;
reg   [63:0] grp_fu_542_p0;
reg   [63:0] grp_fu_542_p1;
wire   [9:0] zext_ln84_cast_fu_566_p3;
wire   [6:0] lshr_ln_fu_580_p4;
wire   [6:0] lshr_ln86_1_fu_604_p4;
wire   [6:0] lshr_ln86_2_fu_626_p4;
wire   [9:0] zext_ln84_1_cast_fu_658_p3;
wire   [9:0] zext_ln84_2_cast_fu_672_p3;
wire   [9:0] zext_ln84_3_cast_fu_685_p3;
wire   [8:0] i_fu_698_p2;
wire   [8:0] or_ln88_fu_709_p2;
wire   [8:0] i_1_fu_721_p3;
wire   [8:0] or_ln88_1_fu_734_p2;
wire   [8:0] i_2_fu_746_p3;
wire   [8:0] or_ln88_2_fu_759_p2;
wire   [8:0] i_3_fu_771_p3;
wire   [8:0] or_ln88_3_fu_784_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FFT_fft_stage_clone_gm_re_tab6_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_re_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_re_tab_address0),
    .ce0(gm_re_tab_ce0),
    .q0(gm_re_tab_q0)
);

FFT_fft_stage_clone_gm_im_tab5_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_im_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_im_tab_address0),
    .ce0(gm_im_tab_ce0),
    .q0(gm_im_tab_q0)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_538_p0),
    .din1(grp_fu_538_p1),
    .ce(1'b1),
    .dout(grp_fu_538_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_542_p0),
    .din1(grp_fu_542_p1),
    .ce(1'b1),
    .dout(grp_fu_542_p2)
);

FFT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_554_p3 == 1'd0))) begin
            n_fu_74 <= n_3_fu_642_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_74 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gm_im_1_reg_980 <= gm_im_tab_q0;
        gm_re_1_reg_974 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        gm_im_2_reg_1002 <= gm_im_tab_q0;
        gm_re_2_reg_996 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gm_im_3_reg_1024 <= gm_im_tab_q0;
        gm_re_3_reg_1018 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gm_im_reg_905 <= gm_im_tab_q0;
        gm_re_reg_899 <= gm_re_tab_q0;
        tmp_im_1_reg_944 <= in_i_3_q1;
        tmp_im_2_reg_956 <= in_i_1_q0;
        tmp_im_3_reg_968 <= in_i_3_q0;
        tmp_im_reg_917 <= in_i_1_q1;
        tmp_re_1_reg_938 <= in_r_3_q1;
        tmp_re_2_reg_950 <= in_r_1_q0;
        tmp_re_3_reg_962 <= in_r_3_q0;
        tmp_re_reg_911 <= in_r_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_gm_1_reg_923[7 : 1] <= i_gm_1_fu_653_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_gm_1_reg_923_pp0_iter1_reg[7 : 1] <= i_gm_1_reg_923[7 : 1];
        i_gm_1_reg_923_pp0_iter2_reg[7 : 1] <= i_gm_1_reg_923_pp0_iter1_reg[7 : 1];
        i_gm_1_reg_923_pp0_iter3_reg[7 : 1] <= i_gm_1_reg_923_pp0_iter2_reg[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_554_p3 == 1'd0))) begin
        i_gm_2_reg_855[0] <= i_gm_2_fu_598_p2[0];
i_gm_2_reg_855[7 : 2] <= i_gm_2_fu_598_p2[7 : 2];
        i_gm_3_reg_877[7 : 2] <= i_gm_3_fu_620_p2[7 : 2];
        i_gm_reg_812 <= i_gm_fu_562_p1;
        zext_ln86_1_reg_827[6 : 0] <= zext_ln86_1_fu_590_p1[6 : 0];
        zext_ln86_4_reg_861[6 : 1] <= zext_ln86_4_fu_614_p1[6 : 1];
        zext_ln86_6_reg_883[6 : 1] <= zext_ln86_6_fu_636_p1[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_gm_2_reg_855_pp0_iter1_reg[0] <= i_gm_2_reg_855[0];
i_gm_2_reg_855_pp0_iter1_reg[7 : 2] <= i_gm_2_reg_855[7 : 2];
        i_gm_2_reg_855_pp0_iter2_reg[0] <= i_gm_2_reg_855_pp0_iter1_reg[0];
i_gm_2_reg_855_pp0_iter2_reg[7 : 2] <= i_gm_2_reg_855_pp0_iter1_reg[7 : 2];
        i_gm_2_reg_855_pp0_iter3_reg[0] <= i_gm_2_reg_855_pp0_iter2_reg[0];
i_gm_2_reg_855_pp0_iter3_reg[7 : 2] <= i_gm_2_reg_855_pp0_iter2_reg[7 : 2];
        i_gm_2_reg_855_pp0_iter4_reg[0] <= i_gm_2_reg_855_pp0_iter3_reg[0];
i_gm_2_reg_855_pp0_iter4_reg[7 : 2] <= i_gm_2_reg_855_pp0_iter3_reg[7 : 2];
        i_gm_3_reg_877_pp0_iter1_reg[7 : 2] <= i_gm_3_reg_877[7 : 2];
        i_gm_3_reg_877_pp0_iter2_reg[7 : 2] <= i_gm_3_reg_877_pp0_iter1_reg[7 : 2];
        i_gm_3_reg_877_pp0_iter3_reg[7 : 2] <= i_gm_3_reg_877_pp0_iter2_reg[7 : 2];
        i_gm_3_reg_877_pp0_iter4_reg[7 : 2] <= i_gm_3_reg_877_pp0_iter3_reg[7 : 2];
        n_2_reg_803 <= ap_sig_allocacmp_n_2;
        n_2_reg_803_pp0_iter1_reg <= n_2_reg_803;
        n_2_reg_803_pp0_iter2_reg <= n_2_reg_803_pp0_iter1_reg;
        n_2_reg_803_pp0_iter3_reg <= n_2_reg_803_pp0_iter2_reg;
        tmp_reg_808 <= ap_sig_allocacmp_n_2[32'd8];
        zext_ln86_1_reg_827_pp0_iter1_reg[6 : 0] <= zext_ln86_1_reg_827[6 : 0];
        zext_ln86_1_reg_827_pp0_iter2_reg[6 : 0] <= zext_ln86_1_reg_827_pp0_iter1_reg[6 : 0];
        zext_ln86_4_reg_861_pp0_iter1_reg[6 : 1] <= zext_ln86_4_reg_861[6 : 1];
        zext_ln86_4_reg_861_pp0_iter2_reg[6 : 1] <= zext_ln86_4_reg_861_pp0_iter1_reg[6 : 1];
        zext_ln86_6_reg_883_pp0_iter1_reg[6 : 1] <= zext_ln86_6_reg_883[6 : 1];
        zext_ln86_6_reg_883_pp0_iter2_reg[6 : 1] <= zext_ln86_6_reg_883_pp0_iter1_reg[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul1_reg_1035 <= grp_fu_214_p_dout0;
        mul2_reg_1040 <= grp_fu_538_p2;
        mul3_reg_1045 <= grp_fu_542_p2;
        mul_reg_1030 <= grp_fu_210_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul33_1_reg_1050 <= grp_fu_210_p_dout0;
        mul34_1_reg_1055 <= grp_fu_214_p_dout0;
        mul35_1_reg_1060 <= grp_fu_538_p2;
        mul36_1_reg_1065 <= grp_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul33_2_reg_1080 <= grp_fu_210_p_dout0;
        mul34_2_reg_1085 <= grp_fu_214_p_dout0;
        mul35_2_reg_1090 <= grp_fu_538_p2;
        mul36_2_reg_1095 <= grp_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul33_3_reg_1112 <= grp_fu_210_p_dout0;
        mul34_3_reg_1117 <= grp_fu_214_p_dout0;
        mul35_3_reg_1122 <= grp_fu_538_p2;
        mul36_3_reg_1127 <= grp_fu_542_p2;
        x_im_reg_1106 <= in_i_0_q1;
        x_re_reg_1100 <= in_r_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_im_2_reg_1204 <= in_i_0_q0;
        x_im_3_reg_1228 <= in_i_2_q0;
        x_re_2_reg_1198 <= in_r_0_q0;
        x_re_3_reg_1222 <= in_r_2_q0;
        y_im_2_reg_1216 <= grp_fu_190_p_dout0;
        y_re_2_reg_1210 <= grp_fu_186_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_im_1_reg_1160 <= grp_fu_190_p_dout0;
        y_re_1_reg_1154 <= grp_fu_186_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_im_3_reg_1240 <= grp_fu_190_p_dout0;
        y_re_3_reg_1234 <= grp_fu_186_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_im_reg_1138 <= grp_fu_190_p_dout0;
        y_re_reg_1132 <= grp_fu_186_p_dout0;
    end
end

always @ (*) begin
    if (((tmp_reg_808 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_2 = 9'd0;
    end else begin
        ap_sig_allocacmp_n_2 = n_fu_74;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_im_tab_address0 = zext_ln84_3_fu_692_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_im_tab_address0 = zext_ln84_2_fu_679_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_im_tab_address0 = zext_ln84_1_fu_666_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_im_tab_address0 = zext_ln84_fu_574_p1;
        end else begin
            gm_im_tab_address0 = 'bx;
        end
    end else begin
        gm_im_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gm_im_tab_ce0 = 1'b1;
    end else begin
        gm_im_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_re_tab_address0 = zext_ln84_3_fu_692_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_re_tab_address0 = zext_ln84_2_fu_679_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_re_tab_address0 = zext_ln84_1_fu_666_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_re_tab_address0 = zext_ln84_fu_574_p1;
        end else begin
            gm_re_tab_address0 = 'bx;
        end
    end else begin
        gm_re_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gm_re_tab_ce0 = 1'b1;
    end else begin
        gm_re_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_498_p0 = mul33_3_reg_1112;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_498_p0 = mul33_2_reg_1080;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_498_p0 = mul33_1_reg_1050;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_498_p0 = mul_reg_1030;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_498_p1 = mul34_3_reg_1117;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_498_p1 = mul34_2_reg_1085;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_498_p1 = mul34_1_reg_1055;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_498_p1 = mul1_reg_1035;
    end else begin
        grp_fu_498_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_502_p0 = mul35_3_reg_1122;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_502_p0 = mul35_2_reg_1090;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_502_p0 = mul35_1_reg_1060;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_502_p0 = mul2_reg_1040;
    end else begin
        grp_fu_502_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_502_p1 = mul36_3_reg_1127;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_502_p1 = mul36_2_reg_1095;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_502_p1 = mul36_1_reg_1065;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_502_p1 = mul3_reg_1045;
    end else begin
        grp_fu_502_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_506_p0 = x_re_3_reg_1222;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_506_p0 = x_re_2_reg_1198;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_506_p0 = in_r_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_506_p0 = x_re_reg_1100;
        end else begin
            grp_fu_506_p0 = 'bx;
        end
    end else begin
        grp_fu_506_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_506_p1 = y_re_3_reg_1234;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_506_p1 = y_re_2_reg_1210;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_506_p1 = y_re_1_reg_1154;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_506_p1 = y_re_reg_1132;
        end else begin
            grp_fu_506_p1 = 'bx;
        end
    end else begin
        grp_fu_506_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_511_p0 = x_im_3_reg_1228;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_511_p0 = x_im_2_reg_1204;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_511_p0 = in_i_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_511_p0 = x_im_reg_1106;
        end else begin
            grp_fu_511_p0 = 'bx;
        end
    end else begin
        grp_fu_511_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_511_p1 = y_im_3_reg_1240;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_511_p1 = y_im_2_reg_1216;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_511_p1 = y_im_1_reg_1160;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_511_p1 = y_im_reg_1138;
        end else begin
            grp_fu_511_p1 = 'bx;
        end
    end else begin
        grp_fu_511_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_516_p0 = x_re_3_reg_1222;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_516_p0 = x_re_2_reg_1198;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_516_p0 = in_r_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_516_p0 = x_re_reg_1100;
        end else begin
            grp_fu_516_p0 = 'bx;
        end
    end else begin
        grp_fu_516_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_516_p1 = y_re_3_reg_1234;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_516_p1 = y_re_2_reg_1210;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_516_p1 = y_re_1_reg_1154;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_516_p1 = y_re_reg_1132;
        end else begin
            grp_fu_516_p1 = 'bx;
        end
    end else begin
        grp_fu_516_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_521_p0 = x_im_3_reg_1228;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_521_p0 = x_im_2_reg_1204;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_521_p0 = in_i_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_521_p0 = x_im_reg_1106;
        end else begin
            grp_fu_521_p0 = 'bx;
        end
    end else begin
        grp_fu_521_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_521_p1 = y_im_3_reg_1240;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_521_p1 = y_im_2_reg_1216;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_521_p1 = y_im_1_reg_1160;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_521_p1 = y_im_reg_1138;
        end else begin
            grp_fu_521_p1 = 'bx;
        end
    end else begin
        grp_fu_521_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_530_p0 = tmp_re_3_reg_962;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p0 = tmp_re_2_reg_950;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_530_p0 = tmp_re_1_reg_938;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_530_p0 = tmp_re_reg_911;
    end else begin
        grp_fu_530_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_530_p1 = gm_re_3_reg_1018;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p1 = gm_re_2_reg_996;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_530_p1 = gm_re_1_reg_974;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_530_p1 = gm_re_reg_899;
    end else begin
        grp_fu_530_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_534_p0 = tmp_im_3_reg_968;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p0 = tmp_im_2_reg_956;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p0 = tmp_im_1_reg_944;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p0 = tmp_im_reg_917;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_534_p1 = gm_im_3_reg_1024;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p1 = gm_im_2_reg_1002;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p1 = gm_im_1_reg_980;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p1 = gm_im_reg_905;
    end else begin
        grp_fu_534_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_538_p0 = tmp_re_3_reg_962;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_538_p0 = tmp_re_2_reg_950;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_538_p0 = tmp_re_1_reg_938;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_538_p0 = tmp_re_reg_911;
    end else begin
        grp_fu_538_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_538_p1 = gm_im_3_reg_1024;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_538_p1 = gm_im_2_reg_1002;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_538_p1 = gm_im_1_reg_980;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_538_p1 = gm_im_reg_905;
    end else begin
        grp_fu_538_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_542_p0 = tmp_im_3_reg_968;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_p0 = tmp_im_2_reg_956;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_542_p0 = tmp_im_1_reg_944;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_542_p0 = tmp_im_reg_917;
    end else begin
        grp_fu_542_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_542_p1 = gm_re_3_reg_1018;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_p1 = gm_re_2_reg_996;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_542_p1 = gm_re_1_reg_974;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_542_p1 = gm_re_reg_899;
    end else begin
        grp_fu_542_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_ce0 = 1'b1;
    end else begin
        in_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_ce1 = 1'b1;
    end else begin
        in_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_ce0 = 1'b1;
    end else begin
        in_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_ce1 = 1'b1;
    end else begin
        in_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_ce0 = 1'b1;
    end else begin
        in_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_ce1 = 1'b1;
    end else begin
        in_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_ce0 = 1'b1;
    end else begin
        in_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_ce1 = 1'b1;
    end else begin
        in_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_ce0 = 1'b1;
    end else begin
        in_r_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_ce1 = 1'b1;
    end else begin
        in_r_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_ce0 = 1'b1;
    end else begin
        in_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_ce1 = 1'b1;
    end else begin
        in_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_ce0 = 1'b1;
    end else begin
        in_r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_ce1 = 1'b1;
    end else begin
        in_r_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_ce0 = 1'b1;
    end else begin
        in_r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_ce1 = 1'b1;
    end else begin
        in_r_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_i_address0 = zext_ln88_3_fu_790_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_i_address0 = zext_ln88_2_fu_765_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_i_address0 = zext_ln88_1_fu_740_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_i_address0 = zext_ln88_fu_715_p1;
        end else begin
            out_i_address0 = 'bx;
        end
    end else begin
        out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_i_address1 = zext_ln86_5_fu_778_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_i_address1 = zext_ln86_3_fu_753_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_i_address1 = zext_ln86_2_fu_728_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_i_address1 = zext_ln86_fu_703_p1;
        end else begin
            out_i_address1 = 'bx;
        end
    end else begin
        out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_ce0 = 1'b1;
    end else begin
        out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_ce1 = 1'b1;
    end else begin
        out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_we0 = 1'b1;
    end else begin
        out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_we1 = 1'b1;
    end else begin
        out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_r_address0 = zext_ln88_3_fu_790_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_r_address0 = zext_ln88_2_fu_765_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_address0 = zext_ln88_1_fu_740_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_address0 = zext_ln88_fu_715_p1;
        end else begin
            out_r_address0 = 'bx;
        end
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_r_address1 = zext_ln86_5_fu_778_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_r_address1 = zext_ln86_3_fu_753_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_address1 = zext_ln86_2_fu_728_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_address1 = zext_ln86_fu_703_p1;
        end else begin
            out_r_address1 = 'bx;
        end
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign grp_fu_186_p_ce = 1'b1;

assign grp_fu_186_p_din0 = grp_fu_498_p0;

assign grp_fu_186_p_din1 = grp_fu_498_p1;

assign grp_fu_186_p_opcode = 2'd1;

assign grp_fu_190_p_ce = 1'b1;

assign grp_fu_190_p_din0 = grp_fu_502_p0;

assign grp_fu_190_p_din1 = grp_fu_502_p1;

assign grp_fu_190_p_opcode = 2'd0;

assign grp_fu_194_p_ce = 1'b1;

assign grp_fu_194_p_din0 = grp_fu_506_p0;

assign grp_fu_194_p_din1 = grp_fu_506_p1;

assign grp_fu_194_p_opcode = 2'd0;

assign grp_fu_198_p_ce = 1'b1;

assign grp_fu_198_p_din0 = grp_fu_511_p0;

assign grp_fu_198_p_din1 = grp_fu_511_p1;

assign grp_fu_198_p_opcode = 2'd0;

assign grp_fu_202_p_ce = 1'b1;

assign grp_fu_202_p_din0 = grp_fu_516_p0;

assign grp_fu_202_p_din1 = grp_fu_516_p1;

assign grp_fu_202_p_opcode = 2'd1;

assign grp_fu_206_p_ce = 1'b1;

assign grp_fu_206_p_din0 = grp_fu_521_p0;

assign grp_fu_206_p_din1 = grp_fu_521_p1;

assign grp_fu_206_p_opcode = 2'd1;

assign grp_fu_210_p_ce = 1'b1;

assign grp_fu_210_p_din0 = grp_fu_530_p0;

assign grp_fu_210_p_din1 = grp_fu_530_p1;

assign grp_fu_214_p_ce = 1'b1;

assign grp_fu_214_p_din0 = grp_fu_534_p0;

assign grp_fu_214_p_din1 = grp_fu_534_p1;

assign i_1_fu_721_p3 = {{i_gm_1_reg_923_pp0_iter3_reg}, {1'd0}};

assign i_2_fu_746_p3 = {{i_gm_2_reg_855_pp0_iter4_reg}, {1'd0}};

assign i_3_fu_771_p3 = {{i_gm_3_reg_877_pp0_iter4_reg}, {1'd0}};

assign i_fu_698_p2 = n_2_reg_803_pp0_iter3_reg << 9'd1;

assign i_gm_1_fu_653_p2 = (i_gm_reg_812 | 8'd1);

assign i_gm_2_fu_598_p2 = (i_gm_fu_562_p1 | 8'd2);

assign i_gm_3_fu_620_p2 = (i_gm_fu_562_p1 | 8'd3);

assign i_gm_fu_562_p1 = ap_sig_allocacmp_n_2[7:0];

assign in_i_0_address0 = zext_ln86_4_reg_861_pp0_iter2_reg;

assign in_i_0_address1 = zext_ln86_1_reg_827_pp0_iter1_reg;

assign in_i_1_address0 = zext_ln86_4_fu_614_p1;

assign in_i_1_address1 = zext_ln86_1_fu_590_p1;

assign in_i_2_address0 = zext_ln86_6_reg_883_pp0_iter2_reg;

assign in_i_2_address1 = zext_ln86_1_reg_827_pp0_iter2_reg;

assign in_i_3_address0 = zext_ln86_6_fu_636_p1;

assign in_i_3_address1 = zext_ln86_1_fu_590_p1;

assign in_r_0_address0 = zext_ln86_4_reg_861_pp0_iter2_reg;

assign in_r_0_address1 = zext_ln86_1_reg_827_pp0_iter1_reg;

assign in_r_1_address0 = zext_ln86_4_fu_614_p1;

assign in_r_1_address1 = zext_ln86_1_fu_590_p1;

assign in_r_2_address0 = zext_ln86_6_reg_883_pp0_iter2_reg;

assign in_r_2_address1 = zext_ln86_1_reg_827_pp0_iter2_reg;

assign in_r_3_address0 = zext_ln86_6_fu_636_p1;

assign in_r_3_address1 = zext_ln86_1_fu_590_p1;

assign lshr_ln86_1_fu_604_p4 = {{i_gm_2_fu_598_p2[7:1]}};

assign lshr_ln86_2_fu_626_p4 = {{i_gm_3_fu_620_p2[7:1]}};

assign lshr_ln_fu_580_p4 = {{ap_sig_allocacmp_n_2[7:1]}};

assign n_3_fu_642_p2 = (ap_sig_allocacmp_n_2 + 9'd4);

assign or_ln88_1_fu_734_p2 = (i_1_fu_721_p3 | 9'd1);

assign or_ln88_2_fu_759_p2 = (i_2_fu_746_p3 | 9'd1);

assign or_ln88_3_fu_784_p2 = (i_3_fu_771_p3 | 9'd1);

assign or_ln88_fu_709_p2 = (i_fu_698_p2 | 9'd1);

assign out_i_d0 = grp_fu_206_p_dout0;

assign out_i_d1 = grp_fu_198_p_dout0;

assign out_r_d0 = grp_fu_202_p_dout0;

assign out_r_d1 = grp_fu_194_p_dout0;

assign tmp_fu_554_p3 = ap_sig_allocacmp_n_2[32'd8];

assign zext_ln84_1_cast_fu_658_p3 = {{2'd2}, {i_gm_1_fu_653_p2}};

assign zext_ln84_1_fu_666_p1 = zext_ln84_1_cast_fu_658_p3;

assign zext_ln84_2_cast_fu_672_p3 = {{2'd2}, {i_gm_2_reg_855}};

assign zext_ln84_2_fu_679_p1 = zext_ln84_2_cast_fu_672_p3;

assign zext_ln84_3_cast_fu_685_p3 = {{2'd2}, {i_gm_3_reg_877}};

assign zext_ln84_3_fu_692_p1 = zext_ln84_3_cast_fu_685_p3;

assign zext_ln84_cast_fu_566_p3 = {{2'd2}, {i_gm_fu_562_p1}};

assign zext_ln84_fu_574_p1 = zext_ln84_cast_fu_566_p3;

assign zext_ln86_1_fu_590_p1 = lshr_ln_fu_580_p4;

assign zext_ln86_2_fu_728_p1 = i_1_fu_721_p3;

assign zext_ln86_3_fu_753_p1 = i_2_fu_746_p3;

assign zext_ln86_4_fu_614_p1 = lshr_ln86_1_fu_604_p4;

assign zext_ln86_5_fu_778_p1 = i_3_fu_771_p3;

assign zext_ln86_6_fu_636_p1 = lshr_ln86_2_fu_626_p4;

assign zext_ln86_fu_703_p1 = i_fu_698_p2;

assign zext_ln88_1_fu_740_p1 = or_ln88_1_fu_734_p2;

assign zext_ln88_2_fu_765_p1 = or_ln88_2_fu_759_p2;

assign zext_ln88_3_fu_790_p1 = or_ln88_3_fu_784_p2;

assign zext_ln88_fu_715_p1 = or_ln88_fu_709_p2;

always @ (posedge ap_clk) begin
    zext_ln86_1_reg_827[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_1_reg_827_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_1_reg_827_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    i_gm_2_reg_855[1] <= 1'b1;
    i_gm_2_reg_855_pp0_iter1_reg[1] <= 1'b1;
    i_gm_2_reg_855_pp0_iter2_reg[1] <= 1'b1;
    i_gm_2_reg_855_pp0_iter3_reg[1] <= 1'b1;
    i_gm_2_reg_855_pp0_iter4_reg[1] <= 1'b1;
    zext_ln86_4_reg_861[0] <= 1'b1;
    zext_ln86_4_reg_861[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_4_reg_861_pp0_iter1_reg[0] <= 1'b1;
    zext_ln86_4_reg_861_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_4_reg_861_pp0_iter2_reg[0] <= 1'b1;
    zext_ln86_4_reg_861_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    i_gm_3_reg_877[1:0] <= 2'b11;
    i_gm_3_reg_877_pp0_iter1_reg[1:0] <= 2'b11;
    i_gm_3_reg_877_pp0_iter2_reg[1:0] <= 2'b11;
    i_gm_3_reg_877_pp0_iter3_reg[1:0] <= 2'b11;
    i_gm_3_reg_877_pp0_iter4_reg[1:0] <= 2'b11;
    zext_ln86_6_reg_883[0] <= 1'b1;
    zext_ln86_6_reg_883[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_6_reg_883_pp0_iter1_reg[0] <= 1'b1;
    zext_ln86_6_reg_883_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_6_reg_883_pp0_iter2_reg[0] <= 1'b1;
    zext_ln86_6_reg_883_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    i_gm_1_reg_923[0] <= 1'b1;
    i_gm_1_reg_923_pp0_iter1_reg[0] <= 1'b1;
    i_gm_1_reg_923_pp0_iter2_reg[0] <= 1'b1;
    i_gm_1_reg_923_pp0_iter3_reg[0] <= 1'b1;
end

endmodule //FFT_fft_stage_clone_clone
