Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 22 09:54:34 2023
| Host         : LAPTOP-DJJCMLUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             176 |           54 |
| Yes          | No                    | No                     |              27 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             219 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                       Enable Signal                      |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/pll_sys_ref_clk/inst/clk_out2 |                                                          | design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int                     |                2 |              4 |         2.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 |                                                          | design_1_i/rst_sys_clk/U0/EXT_LPF/lpf_int                     |                2 |              4 |         2.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/uart_wrapper/inst/uart/bits0                  | design_1_i/uart_wrapper/inst/uart/bits[3]_i_1_n_0             |                1 |              4 |         4.00 |
|  rmii_rx_clk_IBUF_BUFG                    |                                                          | design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_int                     |                2 |              4 |         2.00 |
|  rmii_rx_clk_IBUF_BUFG                    |                                                          | design_1_i/rmii_rx/inst/state_i_1_n_0                         |                2 |              4 |         2.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out2 | design_1_i/rst_ref_clk/U0/SEQ/seq_cnt_en                 | design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/clear               |                1 |              6 |         6.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/rst_sys_clk/U0/SEQ/seq_cnt_en                 | design_1_i/rst_sys_clk/U0/SEQ/SEQ_COUNTER/clear               |                1 |              6 |         6.00 |
|  rmii_rx_clk_IBUF_BUFG                    | design_1_i/rst_phy_clk/U0/SEQ/seq_cnt_en                 | design_1_i/rst_phy_clk/U0/SEQ/SEQ_COUNTER/clear               |                1 |              6 |         6.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/uart_wrapper/inst/uart/temp[9]_i_1_n_0        |                                                               |                3 |             10 |         3.33 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 |                                                          | design_1_i/eth_rx_wrapper/inst/fifo_control/count[10]_i_1_n_0 |                2 |             11 |         5.50 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/cdc_fifo/CO[0]            | design_1_i/eth_rx_wrapper/inst/crc32/SR[0]                    |                2 |             11 |         5.50 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/uart_wrapper/inst/uart/state_reg_0            | design_1_i/uart_wrapper/inst/uart_fifo/wr_ptr_calc/clear      |                3 |             11 |         3.67 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/fifo_control/ctrl_4_rdy   | design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_rst_n_0             |                3 |             11 |         3.67 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/E[0] | design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_rst_n_0             |                2 |             12 |         6.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out2 |                                                          |                                                               |                8 |             24 |         3.00 |
|  rmii_rx_clk_IBUF_BUFG                    |                                                          |                                                               |                9 |             26 |         2.89 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 |                                                          | design_1_i/uart_wrapper/inst/uart_fifo/wr_ptr_calc/clear      |                9 |             29 |         3.22 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/cdc_fifo/CO[0]            | design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/SS[0]     |               16 |             32 |         2.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/cdc_fifo/CO[0]            |                                                               |                6 |             34 |         5.67 |
|  rmii_rx_clk_IBUF_BUFG                    |                                                          | design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/SR[0]     |               12 |             44 |         3.67 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl[123]_i_1_n_0  | design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_rst_n_0             |               14 |             52 |         3.71 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/cdc_fifo/CO[0]            | design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_rst_n_0             |               19 |             68 |         3.58 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 |                                                          | design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_rst_n_0             |               23 |             76 |         3.30 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 | design_1_i/eth_rx_wrapper/inst/rx_fsm/wr_en              |                                                               |               11 |             88 |         8.00 |
|  design_1_i/pll_sys_ref_clk/inst/clk_out1 |                                                          |                                                               |               29 |            117 |         4.03 |
+-------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


