info x 55 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 writecomb_check
term mark 409 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

var add 4 0 0 162 12 0 772 100 50 50 5 85 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 5 0 0 226 13 0 772 100 50 50 5 85 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 1 0 0 162 9 0 772 100 50 50 5 85 0 0 0 0 MEM_WEHAInstd_logicRISING_EDGECLK
var add 2 0 0 162 10 0 772 100 50 50 5 85 0 0 0 0 MEM_WELAInstd_logicRISING_EDGECLK
var add 3 1 0 164 11 0 772 100 50 50 5 85 0 0 0 0 IS_ERROutstd_logic_vectorRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 125 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 188 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 332 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 188 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 244 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 5 85 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c:\cygwin\home\administrator\fkit\pci64\rtl\writecomb_check.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 442 7 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = c:\cygwin\home\administrator\fkit\pci64\rtl\writecomb_check.vhd
Wed Dec 29 19:45:47 2004
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
