{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354954096293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354954096293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 19:08:15 2012 " "Processing started: Sat Dec 08 19:08:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354954096293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354954096293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354954096293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1354954096453 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Em_Robot EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Em_Robot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1354954096483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354954096543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354954096543 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1354954096843 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1354954096853 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954097443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1354954097443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4152 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4154 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4156 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4158 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954097443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4160 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954097443 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1354954097443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1354954097453 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1354954097473 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354954101283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354954101283 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354954101283 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1354954101283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Em_Robot.sdc " "Synopsys Design Constraints File file not found: 'Em_Robot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1354954101333 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354954101343 "|Em_Robot|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " "Node: EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354954101343 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " "Node: EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354954101343 "|Em_Robot|EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol|clk_1k"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1354954101363 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1354954101363 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1354954101363 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1354954101363 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954101363 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954101363 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954101363 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954101363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954101543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|acq_trigger_in_reg\[16\] " "Destination node sld_signaltap:UartDetect\|acq_trigger_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|acq_trigger_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2827 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954101543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|acq_data_in_reg\[16\] " "Destination node sld_signaltap:UartDetect\|acq_data_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|acq_data_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2846 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954101543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954101543 ""}  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 248 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4137 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954101543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954101543 ""}  } { { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1912 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954101543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k  " "Automatically promoted node EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954101543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k~0 " "Destination node EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k~0" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 23 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol|clk_1k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1462 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954101543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954101543 ""}  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 23 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol|clk_1k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 784 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954101543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]  " "Automatically promoted node EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954101543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]~49 " "Destination node EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]~49" {  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 18 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1530 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954101543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954101543 ""}  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 18 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 843 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954101543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954101553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 3238 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954101553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2389 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954101553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954101553 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2791 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954101553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1354954103123 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354954103133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354954103133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354954103143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354954103153 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1354954103153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1354954103153 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1354954103163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1354954103233 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1354954103243 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1354954103243 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954103643 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1354954103643 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354954103653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1354954110843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354954112443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1354954112463 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1354954114423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354954114423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1354954116343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1354954121513 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1354954121513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354954122163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1354954122173 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1354954122173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1354954122173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1354954122333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1354954123293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1354954123403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1354954124323 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354954127163 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1354954129063 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 300 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 301 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 302 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 363 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 365 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 366 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 367 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 368 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 369 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1354954129163 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1354954129163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyLibriary/project_real/IROBOT/Project_Verilog/output_files/Em_Robot.fit.smsg " "Generated suppressed messages file C:/MyLibriary/project_real/IROBOT/Project_Verilog/output_files/Em_Robot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1354954129763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 192 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354954130683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 19:08:50 2012 " "Processing ended: Sat Dec 08 19:08:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354954130683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354954130683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354954130683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354954130683 ""}
