(edif rca_2bit
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2022 4 19 10 32 17)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure rca_2bit.ngc rca_2bit.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library rca_2bit_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell rca_2bit
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Cout
              (direction OUTPUT)
            )
            (port Cin
              (direction INPUT)
            )
            (port (array (rename S "S<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename A "A<1:0>") 2)
              (direction INPUT))
            (port (array (rename B "B<1:0>") 2)
              (direction INPUT))
            (designator "xc3s50an-4-tqg144")
            (property TYPE (string "rca_2bit") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:A<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:B<1:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "rca_2bit_rca_2bit") (owner "Xilinx"))
          )
          (contents
            (instance (rename FA1_ha2_Mxor_Sum_Result1 "FA1/ha2/Mxor_Sum_Result1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename FA2_Cout1 "FA2/Cout1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename FA1_Cout1 "FA1/Cout1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename FA2_ha2_Mxor_Sum_Result1 "FA2/ha2/Mxor_Sum_Result1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename Cin_IBUF_renamed_0 "Cin_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_1_IBUF_renamed_1 "A_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_0_IBUF_renamed_2 "A_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_1_IBUF_renamed_3 "B_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_0_IBUF_renamed_4 "B_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Cout_OBUF_renamed_5 "Cout_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S_1_OBUF_renamed_6 "S_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S_0_OBUF_renamed_7 "S_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename A_0_ "A<0>")
              (joined
                (portRef (member A 1))
                (portRef I (instanceRef A_0_IBUF_renamed_2))
              )
            )
            (net (rename A_1_ "A<1>")
              (joined
                (portRef (member A 0))
                (portRef I (instanceRef A_1_IBUF_renamed_1))
              )
            )
            (net A_0_IBUF
              (joined
                (portRef I0 (instanceRef FA1_ha2_Mxor_Sum_Result1))
                (portRef I2 (instanceRef FA1_Cout1))
                (portRef O (instanceRef A_0_IBUF_renamed_2))
              )
            )
            (net A_1_IBUF
              (joined
                (portRef I2 (instanceRef FA2_Cout1))
                (portRef I0 (instanceRef FA2_ha2_Mxor_Sum_Result1))
                (portRef O (instanceRef A_1_IBUF_renamed_1))
              )
            )
            (net (rename B_0_ "B<0>")
              (joined
                (portRef (member B 1))
                (portRef I (instanceRef B_0_IBUF_renamed_4))
              )
            )
            (net (rename B_1_ "B<1>")
              (joined
                (portRef (member B 0))
                (portRef I (instanceRef B_1_IBUF_renamed_3))
              )
            )
            (net B_0_IBUF
              (joined
                (portRef I1 (instanceRef FA1_ha2_Mxor_Sum_Result1))
                (portRef I0 (instanceRef FA1_Cout1))
                (portRef O (instanceRef B_0_IBUF_renamed_4))
              )
            )
            (net B_1_IBUF
              (joined
                (portRef I0 (instanceRef FA2_Cout1))
                (portRef I1 (instanceRef FA2_ha2_Mxor_Sum_Result1))
                (portRef O (instanceRef B_1_IBUF_renamed_3))
              )
            )
            (net C
              (joined
                (portRef I1 (instanceRef FA2_Cout1))
                (portRef O (instanceRef FA1_Cout1))
                (portRef I2 (instanceRef FA2_ha2_Mxor_Sum_Result1))
              )
            )
            (net Cin
              (joined
                (portRef Cin)
                (portRef I (instanceRef Cin_IBUF_renamed_0))
              )
            )
            (net Cin_IBUF
              (joined
                (portRef I2 (instanceRef FA1_ha2_Mxor_Sum_Result1))
                (portRef I1 (instanceRef FA1_Cout1))
                (portRef O (instanceRef Cin_IBUF_renamed_0))
              )
            )
            (net Cout
              (joined
                (portRef Cout)
                (portRef O (instanceRef Cout_OBUF_renamed_5))
              )
            )
            (net Cout_OBUF
              (joined
                (portRef O (instanceRef FA2_Cout1))
                (portRef I (instanceRef Cout_OBUF_renamed_5))
              )
            )
            (net (rename S_0_ "S<0>")
              (joined
                (portRef (member S 1))
                (portRef O (instanceRef S_0_OBUF_renamed_7))
              )
            )
            (net (rename S_1_ "S<1>")
              (joined
                (portRef (member S 0))
                (portRef O (instanceRef S_1_OBUF_renamed_6))
              )
            )
            (net S_0_OBUF
              (joined
                (portRef O (instanceRef FA1_ha2_Mxor_Sum_Result1))
                (portRef I (instanceRef S_0_OBUF_renamed_7))
              )
            )
            (net S_1_OBUF
              (joined
                (portRef O (instanceRef FA2_ha2_Mxor_Sum_Result1))
                (portRef I (instanceRef S_1_OBUF_renamed_6))
              )
            )
          )
      )
    )
  )

  (design rca_2bit
    (cellRef rca_2bit
      (libraryRef rca_2bit_lib)
    )
    (property PART (string "xc3s50an-4-tqg144") (owner "Xilinx"))
  )
)

