m255
K3
13
cModel Technology
Z0 dC:\Users\pwhite8\vlsi\fpga\software\nameless\obj\default\runtime\sim\mentor
Ealtera_avalon_clock_source
Z1 w1383705264
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\pwhite8\vlsi\fpga\software\nameless\obj\default\runtime\sim\mentor
Z5 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
Z6 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
l0
L22
V`Z6BK7`LZVGb@<fbk92Kl2
Z7 OV;C;10.1d;51
32
Z8 !s108 1383705583.064000
Z9 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
Z10 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
o-O0
Z11 tExplicit 1
!s100 5Z6e40833Ra=11;kbYVT42
!i10b 1
Abehavioral
R2
R3
DEx4 work 26 altera_avalon_clock_source 0 22 `Z6BK7`LZVGb@<fbk92Kl2
l36
L29
Vc8Z8^mfc:ZT<]EaPI9P_H1
R7
32
R8
R9
R10
o-O0
R11
!s100 DPh^^JEeFzYAQ6IiG=7F]3
!i10b 1
Ealtera_avalon_reset_source
R1
R2
R3
R4
Z12 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
Z13 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
l0
L17
V`f4c4OJ;Fn04E^9h4iU7K0
R7
32
Z14 !s108 1383705583.001000
Z15 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
Z16 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
o-O0
R11
!s100 mPKC?Kj8`oI4zPf2UJgcL3
!i10b 1
Abehavioral
R2
R3
DEx4 work 26 altera_avalon_reset_source 0 22 `f4c4OJ;Fn04E^9h4iU7K0
l31
L26
VjV4E?G3gV9kEfKIKKoO;82
R7
32
R14
R15
R16
o-O0
R11
!s100 fFdVA2Q]1`le7fZLbR[NP0
!i10b 1
vYHJtyzwPZLs9n+5KgGmG1X1HzfKha8EKihkXoZxAZXI=
Z17 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
IAZ4zW6@Y_J0j<f8MTj5_K3
VzC;0]nBLKo0Q[zO07mJ[H0
xsip
S1
d.
Z18 Fnofile
L0 38
Z19 OV;L;10.1d;51
r1
31
Z20 o-sv -O0
n6e0ca5
!s100 [1VW_UWfH>UATiIM`0a;52
!s105 altera_avalon_st_pipeline_base_v_unit
!s108 1383705578.725000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!i10b 0
!i8a 1411730160
!s85 0
!s101 -O0
vZMRGJ3LcfpqJqoH4VJnEUV18fgUy631cRI30qU1wQMg=
R17
Ia]WH4zD0`3X=Jkn?E0hzE2
VH>XD0TEF@Z8U[ck`kGUJO2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
nd3f9d04
!s100 kXdz^6WLZFHUVo=CjoNK51
!s105 altera_merlin_address_alignment_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv|
!s108 1383705578.054000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv|
!i10b 0
!i8a 1373011120
!s85 0
!s101 -O0
vTE+FrmS4ZGnGlIm3WGDeaUL6oNHZ0HLfwYclMAFOXoo=
R17
IQJ0NLk6FgF>8?KDE64:_T1
V@=j7QA[ZdKcGN4KhV_^2K1
xsip
Z21 !s105 altera_merlin_burst_adapter_sv_unit
S1
d.
R18
L0 38
R19
r1
31
Z22 !s108 1383705577.619000
Z23 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv|
Z24 !s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv|
R20
n83b22c2
!s100 jI^9fe?M6:7Z^XHimB`H31
!i10b 0
!i8a 1074539808
!s85 0
!s101 -O0
vTE+FrmS4ZGnGlIm3WGDeace5xt4q76tEK5xpdmg6wY/J9rdR50GWx2LRbQwYpiKa
R17
I:@cMj>RPo^UP6H`5]G^LL2
VT^DWNd^gjBXG7CAj0hlQD0
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
n6c8812
!s100 @FF_Hm`8E5FV5PEH7SYJo0
!i10b 0
!i8a 1074539808
!s85 0
!s101 -O0
vTE+FrmS4ZGnGlIm3WGDeaUCK2SqVg+SY0A+i24uMQJ2ib8slRuXPAueWY9t2k1dg
R17
IhGhPUMQeFKg`h^;<z:Okz1
VHjbSmoaK][OE;MmVBLg=O2
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
ne51f94
!s100 DUD7J]ZG<KjKlo2LTQHUl1
!i10b 0
!i8a 1074539808
!s85 0
!s101 -O0
vTE+FrmS4ZGnGlIm3WGDeadfQ3IakpMM3VbwlPlbJAQbg7ei/lp7PR+pS8xruoBof
R17
I9o`f?]0Z<S0Ye8>RbPO[c3
VDC]8A4@BJ2]0K3`RS4Oe60
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
nd066a0c
!s100 2WbX:N2B1H7Hz?HMo8iFF3
!i10b 0
!i8a 1074539808
!s85 0
!s101 -O0
vTE+FrmS4ZGnGlIm3WGDeaVaiooV6DMNLj28Eg7DlRVU=
R17
IBQ6WKFnG5^_526V1AGl8Q0
VHB7>Umo4_PQhA:aini:bA0
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
n2d078de
!s100 0ffToK9e0QJ`@laO_0@c10
!i10b 0
!i8a 1074539808
!s85 0
!s101 -O0
vTE+FrmS4ZGnGlIm3WGDeaV183X6/2XfVU2p+MeRXdaU4TKxIUGiNOdRnD8H1ql+x
R17
IJak>`emkj8fUMLJ1JhUdU1
Ve3BCL<XCz>dk7;O1IYNCU2
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
n682b4d2
!s100 OC?]_ZZ_n[NVVd7l2f`Pn1
!i10b 0
!i8a 1074539808
!s85 0
!s101 -O0
vTE+FrmS4ZGnGlIm3WGDeaQNcbY5lHRwfsOmWTi/oyNiOOdG+9lZcy0YCwWdkk4Rv
R17
I;]o6]:oM5_NYdH7amG7ez0
VT[Ib6Vh0E__m];USj<OE<1
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
nfce0339
!s100 02]8g^C>8=JjeL:nf^92H1
!i10b 0
!i8a 1074539808
!s85 0
!s101 -O0
vqwThPVO83rFsa3athFM2dyIdzQU0yc9zS9wjAaVxTdR7ElhIK+4EpvVJjh4VIMUs
R17
I?0_S@Ke]4h3BVFCf66=k62
Vk1gIA`RY2OQ1N9QbTULJo2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n4d119a2
!s100 ;jckAYe8E@O7Z5khe`_EK0
!s105 altera_merlin_burst_uncompressor_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!s108 1383705580.289000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!i10b 0
!i8a 1441022576
!s85 0
!s101 -O0
vfxQ52xnj9tLlMXI+m2hE+f1vVD3EynkepNzOBHGEICQ=
R17
I1nKiQJlV6:S9_9NGXDh:83
VG[gHYg_J=R2@KnI_[bEjA0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n20adf74
!s100 HLZ:oa[BYZePg?AXeGFUh0
!s105 altera_merlin_master_agent_sv_unit
!s108 1383705580.607000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!i10b 0
!i8a 1845769936
!s85 0
!s101 -O0
vIQNwXmy7RafMqpWiHT8f7Lghr66XSmpYrIFzZS21IDU=
R17
IImbid2Ql3o5kj^JBY6Yi82
V0KIH7<bW[IFhHJBzB4US?0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n7c1e352
!i10b 0
!s100 NW]L17`4Q43;?[V6UMdTa3
!i8a 1775309632
!s105 altera_merlin_master_translator_sv_unit
!s85 0
!s108 1383705581.284000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!s101 -O0
v6qY4qXMA5/ULE15oPZ5pkUPFg371aUOCc5Ggc0k6hRw=
R17
I^aToP<fg2l=EP:HING_M=3
VekU5U46jGhemBCkL?m_og2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n527aa64
!s100 A@JKiBgz8:ifLNg3m><`I0
!s105 altera_merlin_slave_agent_sv_unit
!s108 1383705579.950000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!i10b 0
!i8a 605470496
!s85 0
!s101 -O0
vWGknsoYLBEhw8BjkC0L+hjaQHwnPUmmcnoNvgYRmHRc=
R17
ISN`JUeFmZ7BgVLG^D>Jn[3
VA6G6lglY;QOHbkKlTEAXC0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n6d33602
!s100 middfRZPbS6Eoh0diRFTg1
!s105 altera_merlin_slave_translator_sv_unit
!s108 1383705580.948000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!i10b 0
!i8a 844833584
!s85 0
!s101 -O0
vokeQKINxHiE5VhVRlaolaQBxop+yL1giVGKRhawqdho=
R17
IVbX8EBR4L33c;4d;@>FIj0
VFToJ:O^P1mK>hGEjaBQXC3
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
nfd29c52
!s100 z02@3l4hPWMFagZ9Vk1i^1
!s105 altera_merlin_traffic_limiter_sv_unit
!s108 1383705578.381000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!i10b 0
!i8a 538601936
!s85 0
!s101 -O0
vvsSEergIcUulXNUajG7LV226opa7LJm3C3yzwEAefAQ=
R17
Il@_2lbHmQeSZUCITM>Yik2
V2j8B8W7hj9i^DJ]hQaO3J2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
nc092ef2
!s100 cneMQN]joPU:oS5fKbQ422
!s105 altera_merlin_width_adapter_sv_unit
!s108 1383705575.027000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv|
!i10b 0
!i8a 216263184
!s85 0
!s101 -O0
vI65s2M7C1UcBGpp4LVSTYWeeaKqfl9qXiyawF5oHNoI=
IP]09c?LF2b@]]V<_T:fmV2
V:mR1fj3Rf>NGziDN_:U030
xsip
d.
R18
L0 38
R19
r1
31
o-O0
nf2f26c2
!s100 QhDeAb20lG55:fd]l429d1
!s108 1383705576.929000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!i10b 0
!i8a 1493639488
!s85 0
!s101 -O0
v1otV2/z4QyThZFuTdBglZZnJ2iADECp+ymMHQWd5z6I=
IdR:M>]h8>EP6@PEgBkFk[0
V3CjoOZCIEdzCJgPn8]D7`2
xsip
d.
R18
L0 38
R19
r1
31
o-O0
n15f2da2
!s100 Q1OX9zS^4ZdS2glZ?dgDZ2
!s108 1383705577.284000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!i10b 0
!i8a 655954976
!s85 0
!s101 -O0
Efirst_nios2_system
R1
Z25 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z26 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
Z27 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
l0
L9
VeYNU8giYaHLP5Le?gAAzZ2
R7
32
Z28 !s108 1383705583.142000
Z29 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
Z30 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
o-O0
R11
!s100 C`6FXiQ;i_e6fc8=:T14H0
!i10b 1
Artl
R25
R2
R3
DEx4 work 18 first_nios2_system 0 22 eYNU8giYaHLP5Le?gAAzZ2
l2603
L71
VCa__FPT7SlfGd3dC_>M?@0
R7
32
R28
R29
R30
o-O0
R11
!s100 >Mg>Qa5oR>QhJ@GPLlPMl3
!i10b 1
Efirst_nios2_system_addr_router
Z31 w1383705305
R2
R3
R4
Z32 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
Z33 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
l0
L30
VTB<1VX:WP@m8GB;X6d?U?2
R7
32
Z34 !s108 1383705579.525000
Z35 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
Z36 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
o-O0
R11
!s100 <Vi<Pz^SnW`Y`=MWb;Ymh3
!i10b 1
Artl
R2
R3
DEx4 work 30 first_nios2_system_addr_router 0 22 TB<1VX:WP@m8GB;X6d?U?2
l107
L49
VMo6=0Q7hbYhK>79mcMf_90
R7
32
R34
R35
R36
o-O0
R11
!s100 oQAIC>VejS^TM@HGaFM;H0
!i10b 1
Efirst_nios2_system_addr_router_002
Z37 w1383705308
R2
R3
R4
Z38 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho
Z39 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho
l0
L30
VJ`k]07OkRkW52Se_T?``l0
R7
32
Z40 !s108 1383705579.167000
Z41 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho|
Z42 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho|
o-O0
R11
!s100 7[KPj<`<iDd8bhB1P:E_F1
!i10b 1
Artl
R2
R3
DEx4 work 34 first_nios2_system_addr_router_002 0 22 J`k]07OkRkW52Se_T?``l0
l53
L49
VV5;Y_HZbQYB9hQc;i=Q021
R7
32
R40
R41
R42
o-O0
R11
!s100 RH:FWlD:2i@c;Imh^BHl<1
!i10b 1
Efirst_nios2_system_cmd_xbar_demux
Z43 w1383705317
R2
R3
R4
Z44 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
Z45 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
l0
L30
VVjb0<Em?Y8IMcWFOQTn^z3
R7
32
Z46 !s108 1383705576.849000
Z47 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
Z48 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
o-O0
R11
!s100 ?5@YVTQ[VgRgId]P95J?l1
!i10b 1
Artl
R2
R3
DEx4 work 33 first_nios2_system_cmd_xbar_demux 0 22 Vjb0<Em?Y8IMcWFOQTn^z3
l105
L86
Vgff;@bbiIS1nE^SIoX^L70
R7
32
R46
R47
R48
o-O0
R11
!s100 f;T[WA@=R0c`a]WF3zTc;0
!i10b 1
Efirst_nios2_system_cmd_xbar_demux_001
Z49 w1383705320
R2
R3
R4
Z50 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
Z51 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
l0
L30
V3iE8DGCOk`=dCc=>1j@PY3
R7
32
Z52 !s108 1383705576.687000
Z53 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
Z54 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
o-O0
R11
!s100 :96[7A3b<BJ9I>f;5ZY9=1
!i10b 1
Artl
R2
R3
DEx4 work 37 first_nios2_system_cmd_xbar_demux_001 0 22 3iE8DGCOk`=dCc=>1j@PY3
l105
L86
VY1<=QdjzU;054Oe<[E5SE1
R7
32
R52
R53
R54
o-O0
R11
!s100 Nffbik4b2WRfS_HHUecJH0
!i10b 1
Efirst_nios2_system_cmd_xbar_demux_002
Z55 w1383705323
R2
R3
R4
Z56 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho
Z57 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho
l0
L30
VAHRPh`^fM9KO_Yfk8]6Jh3
R7
32
Z58 !s108 1383705576.623000
Z59 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho|
Z60 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho|
o-O0
R11
!s100 RFZ8IN5SA2n9B_VBOa5b02
!i10b 1
Artl
R2
R3
DEx4 work 37 first_nios2_system_cmd_xbar_demux_002 0 22 AHRPh`^fM9KO_Yfk8]6Jh3
l54
L50
VXEH1AODW<0AR]nV8kVc043
R7
32
R58
R59
R60
o-O0
R11
!s100 TOi=jOd6?oLAM@Jd]dnB:2
!i10b 1
Efirst_nios2_system_cmd_xbar_mux
Z61 w1383705326
R2
R3
Z62 DPx5 sgate 10 sgate_pack 0 22 Z_04b9OB1h;cQWFMnW4871
R4
Z63 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
Z64 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
l0
L33
VjnZ36<gmn`bc2CPY;a11o0
R7
32
Z65 !s108 1383705576.510000
Z66 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
Z67 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
o-O0
R11
!s100 F[96kkh=ZNmDOF:EBHP202
!i10b 1
Artl
R2
R3
R62
DEx4 work 31 first_nios2_system_cmd_xbar_mux 0 22 jnZ36<gmn`bc2CPY;a11o0
l676
L59
VjTQP]YGdPoTDb@7>@UNCH2
R7
32
R65
R66
R67
o-O0
R11
!s100 B`BlcNhS:T?ZK3@6MCcmn2
!i10b 1
Efirst_nios2_system_cmd_xbar_mux_005
Z68 w1383705329
R2
R3
R62
R4
Z69 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho
Z70 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho
l0
L33
V7M9bWQ=A[H3Xh<3C=ROh@2
R7
32
Z71 !s108 1383705576.383000
Z72 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho|
Z73 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho|
o-O0
R11
!s100 QIa2oLe7d3nHU;Uc1cc3S3
!i10b 1
Artl
R2
R3
R62
DEx4 work 35 first_nios2_system_cmd_xbar_mux_005 0 22 7M9bWQ=A[H3Xh<3C=ROh@2
l889
L65
Vn45^EMPXlLVW<iZ?66fHA3
R7
32
R71
R72
R73
o-O0
R11
!s100 <YcSem9X@A_hR8zHaQMR@0
!i10b 1
Efirst_nios2_system_cpu
Z74 w1383705287
R62
R2
R3
Z75 DPx9 altera_mf 20 altera_mf_components 0 22 No]@D`cShSLI4UOb8Ijo62
R4
Z76 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
Z77 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
l0
L36
V5dE[a9l5zm5H^CRK`>GNn2
R7
32
Z78 !s108 1383705582.132000
Z79 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
Z80 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
o-O0
R11
!s100 hcA[fZkec<Kl_MRRozOCB0
!i10b 1
Artl
R62
R2
R3
R75
DEx4 work 22 first_nios2_system_cpu 0 22 5dE[a9l5zm5H^CRK`>GNn2
l4324
L68
Vz5`J:;n:nAPh9mdYaO9250
R7
32
R78
R79
R80
o-O0
R11
!s100 fm8KT;`UQQ`bUajSDf2hO2
!i10b 1
Efirst_nios2_system_cpu_data_master_translator
R1
R25
R2
R3
R4
Z81 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
Z82 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
l0
L9
VQW[0SYgH_>8^EX[X3hZ0L2
R7
32
Z83 !s108 1383705583.517000
Z84 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
Z85 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
o-O0
R11
!s100 n1W[fNefzC7[XADEj9?5?2
!i10b 1
Artl
R25
R2
R3
DEx4 work 45 first_nios2_system_cpu_data_master_translator 0 22 QW[0SYgH_>8^EX[X3hZ0L2
l140
L74
VZK>ohSHO[m3fF]@EOb2bz1
R7
32
R83
R84
R85
o-O0
R11
!s100 :``61?mz^b^H^6M]5`dEa0
!i10b 1
Efirst_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent
R1
R25
R2
R3
R4
Z86 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd
Z87 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd
l0
L9
Vi7]0BP;?S`oE0]NEKHe[Y0
R7
32
Z88 !s108 1383705584.053000
Z89 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd|
Z90 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd|
o-O0
R11
!s100 BGhg0FddDFQT]jRgNX>R00
!i10b 1
Artl
R25
R2
R3
DEx4 work 77 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent 0 22 i7]0BP;?S`oE0]NEKHe[Y0
l176
L92
VB9]lKiJaaf^c_4DUkUT@P0
R7
32
R88
R89
R90
o-O0
R11
!s100 1:YF7I;@<<b47Vf6cR[8g3
!i10b 1
Efirst_nios2_system_cpu_instruction_master_translator
R1
R25
R2
R3
R4
Z91 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
Z92 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
l0
L9
V]1OUd:fAgMW:n>EdJo[RL3
R7
32
Z93 !s108 1383705583.569000
Z94 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
Z95 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
o-O0
R11
!s100 c4<:iU[foh:cW5o@U70QE2
!i10b 1
Artl
R25
R2
R3
DEx4 work 52 first_nios2_system_cpu_instruction_master_translator 0 22 ]1OUd:fAgMW:n>EdJo[RL3
l140
L74
V6;Xk>N:Zj_2_8?3I2UMEV1
R7
32
R93
R94
R95
o-O0
R11
!s100 l?40D0=DWD`ce9eM`k`o;3
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_sysclk
R74
R75
Z96 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z97 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R25
R2
R3
Z98 DPx6 altera 25 altera_europa_support_lib 0 22 l<USL:m_<eTTJ0m??:EdF1
R4
Z99 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
Z100 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
l0
L29
VFnhdYn>;eM5bWK:W_mg@H2
R7
32
Z101 !s108 1383705582.494000
Z102 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
Z103 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
o-O0
R11
!s100 QF4<O0RlJARkT8Y^m97NU2
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 47 first_nios2_system_cpu_jtag_debug_module_sysclk 0 22 FnhdYn>;eM5bWK:W_mg@H2
l85
L57
VV[@1DI6zK4WP1DDXV:BmI0
R7
32
R101
R102
R103
o-O0
R11
!s100 VDHc4D>AP[BfjBznXZ>aO0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_tck
R74
R75
R96
R97
R25
R2
R3
R98
R4
Z104 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
Z105 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
l0
L29
V0h;H13T_:lel=U_HfSkZi3
R7
32
Z106 !s108 1383705582.562000
Z107 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
Z108 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
o-O0
R11
!s100 fm4W:JFR3C7OT:c[Z`25T3
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 44 first_nios2_system_cpu_jtag_debug_module_tck 0 22 0h;H13T_:lel=U_HfSkZi3
l92
L69
V@k=:S@e@VQhanP?K=I_Nk3
R7
32
R106
R107
R108
o-O0
R11
!s100 R==022;lOdaaLHLFTRd6:0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator
R1
R25
R2
R3
R4
Z109 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
Z110 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
l0
L9
V`zm;Q>aUSmhDRNEzPoMz=2
R7
32
Z111 !s108 1383705583.674000
Z112 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
Z113 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
o-O0
R11
!s100 QjYFK_VZ8d@je9n=VmJRX3
!i10b 1
Artl
R25
R2
R3
DEx4 work 51 first_nios2_system_cpu_jtag_debug_module_translator 0 22 `zm;Q>aUSmhDRNEzPoMz=2
l148
L78
V17NIii]P[]kZ2Af@eg3m13
R7
32
R111
R112
R113
o-O0
R11
!s100 T]oZ_jdL8lE]_PXNEQoi11
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
R1
R25
R2
R3
R4
Z114 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
Z115 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
l0
L9
V5c7RG2j@bU8onM>BmDahk1
R7
32
Z116 !s108 1383705583.309000
Z117 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd|
Z118 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd|
o-O0
R11
!s100 iWF^ikPJ7:QGGNQN@A=GG0
!i10b 1
Artl
R25
R2
R3
DEx4 work 82 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent 0 22 5c7RG2j@bU8onM>BmDahk1
l178
L93
VmlM`Lio61GGbZgG@U7XfD2
R7
32
R116
R117
R118
o-O0
R11
!s100 Vm>iPLI`9NcTdUUBezbnO2
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Z119 w1383705295
R2
R3
R4
Z120 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Z121 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
l0
L30
V2ZBS=B]DIRMFmiI28Ac2a1
R7
32
Z122 !s108 1383705579.873000
Z123 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
Z124 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
o-O0
R11
!s100 FFN3^6e7bX19mZ]LDdN^I2
!i10b 1
Artl
R2
R3
DEx4 work 91 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo 0 22 2ZBS=B]DIRMFmiI28Ac2a1
l391
L48
VKCb;VfB1i==77g:DHNfbU2
R7
32
R122
R123
R124
o-O0
R11
!s100 :0P1kMELVFC3ez0Lm>lKA2
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_wrapper
R74
R75
R96
R97
R25
R2
R3
R98
R4
Z125 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
Z126 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
l0
L29
VmbDV]cfFE>aWPiSWY9e9n0
R7
32
Z127 !s108 1383705582.627000
Z128 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
Z129 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
o-O0
R11
!s100 M2KW0Q@aHciz[85d<MDcN2
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 48 first_nios2_system_cpu_jtag_debug_module_wrapper 0 22 mbDV]cfFE>aWPiSWY9e9n0
l196
L74
VDCfWR:OMBBaV@f995?o5U1
R7
32
R127
R128
R129
o-O0
R11
!s100 5hPUPcV=9C2VgO4;M8Jcb3
!i10b 1
Efirst_nios2_system_cpu_mult_cell
R74
Z130 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 TbMm4cCE15VLE>>M8DQnB3
R96
R97
R25
R2
R3
R98
R4
Z131 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
Z132 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
l0
L35
Vki7?N3cK3nAk?AkQU6h7e1
R7
32
Z133 !s108 1383705582.691000
Z134 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
Z135 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
o-O0
R11
!s100 Jl?zi41b05_8TTTh@YaO@0
!i10b 1
Aeuropa
R130
R96
R97
R25
R2
R3
R98
DEx4 work 32 first_nios2_system_cpu_mult_cell 0 22 ki7?N3cK3nAk?AkQU6h7e1
l54
L49
VLINK<2UT;>:Nn95I3:ENC2
R7
32
R133
R134
R135
o-O0
R11
!s100 bJj`;8W[ZbF7ezG=Sa7i31
!i10b 1
Efirst_nios2_system_cpu_oci_test_bench
R74
R75
R96
R97
R25
R2
R3
R98
R4
Z136 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
Z137 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
l0
L29
VRTm?]X0z8:=IM4S]W5dFS0
R7
32
Z138 !s108 1383705582.757000
Z139 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
Z140 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
o-O0
R11
!s100 ?R>DHM>TDXKG1`zFSo6ji1
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 37 first_nios2_system_cpu_oci_test_bench 0 22 RTm?]X0z8:=IM4S]W5dFS0
l42
L40
VW2EzaDj[ZOWUmmUiVoPWW0
R7
32
R138
R139
R140
o-O0
R11
!s100 Ql_KCZn;P=1?_]oM?1W>J1
!i10b 1
Efirst_nios2_system_cpu_test_bench
R74
R75
R96
R97
R25
R2
R3
R98
R4
Z141 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
Z142 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
l0
L32
Vh27i_bgcOX:_boY[6[XW@2
R7
32
Z143 !s108 1383705582.822000
Z144 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
Z145 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
o-O0
R11
!s100 c8ik[24:[;e=YbM:ZW@;c3
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 33 first_nios2_system_cpu_test_bench 0 22 h27i_bgcOX:_boY[6[XW@2
l234
L70
VD`DL;EE<D?JlAkKFT8CFA0
R7
32
R143
R144
R145
o-O0
R11
!s100 ]ADegk8^4JJ7K^7KP`1J73
!i10b 1
Efirst_nios2_system_grab_if_0_avalon_master_translator
R1
R25
R2
R3
R4
Z146 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd
Z147 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd
l0
L9
V1z6NgZm`k7AO9;JRmlOgn3
R7
32
Z148 !s108 1383705583.622000
Z149 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd|
Z150 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd|
o-O0
R11
!s100 bH_]zCQbd5FCD4WWhj[T`3
!i10b 1
Artl
R25
R2
R3
DEx4 work 53 first_nios2_system_grab_if_0_avalon_master_translator 0 22 1z6NgZm`k7AO9;JRmlOgn3
l140
L74
V@;Fh0EkHnL`CSPAg@W7=e1
R7
32
R148
R149
R150
o-O0
R11
!s100 >mD@5[_;RKk@bDSWDg;3c0
!i10b 1
Efirst_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
R1
R25
R2
R3
R4
Z151 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
Z152 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
l0
L9
VAgcaCQaS5gDcNz6LRlUc]1
R7
32
Z153 !s108 1383705584.237000
Z154 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd|
Z155 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd|
o-O0
R11
!s100 g1IAB@3;HE8f^mS?oQURU2
!i10b 1
Artl
R25
R2
R3
DEx4 work 85 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent 0 22 AgcaCQaS5gDcNz6LRlUc]1
l176
L92
VDLHkEOMlaSFAni4AAo1_02
R7
32
R153
R154
R155
o-O0
R11
!s100 0J1j=V@Q@mXFVV9AU;01n1
!i10b 1
Efirst_nios2_system_id_router
Z156 w1383705311
R2
R3
R4
Z157 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
Z158 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
l0
L30
VAaiK@N>N`P<Ua6<DZP[HZ0
R7
32
Z159 !s108 1383705579.122000
Z160 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
Z161 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
o-O0
R11
!s100 OjJJ[Pba4580<k1?V<?z_1
!i10b 1
Artl
R2
R3
DEx4 work 28 first_nios2_system_id_router 0 22 AaiK@N>N`P<Ua6<DZP[HZ0
l59
L49
VccQzYMlAO8J;zQ5`zaNl22
R7
32
R159
R160
R161
o-O0
R11
!s100 U3jURQ[0cSE3Znm]CXS^Q0
!i10b 1
Efirst_nios2_system_id_router_005
Z162 w1383705314
R2
R3
R4
Z163 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho
Z164 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho
l0
L30
VLIzcP]_BJPQ;Gcjoe]JfZ2
R7
32
Z165 !s108 1383705579.052000
Z166 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho|
Z167 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho|
o-O0
R11
!s100 0Cb@_ol>385giAM3UQJ`j2
!i10b 1
Artl
R2
R3
DEx4 work 32 first_nios2_system_id_router_005 0 22 LIzcP]_BJPQ;Gcjoe]JfZ2
l62
L49
Vol?l5FkS:Z@fU?ORMnj841
R7
32
R165
R166
R167
o-O0
R11
!s100 L`Qi13HfQL=92WS?46F=j0
!i10b 1
Efirst_nios2_system_irq_mapper
Z168 w1383705341
R2
R3
R4
Z169 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
Z170 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
l0
L30
VZzgPzi:DlnmBaLgmO]=S61
R7
32
Z171 !s108 1383705574.988000
Z172 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
Z173 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
o-O0
R11
!s100 hlzPDQ361M[>dhd5[HDdD1
!i10b 1
Artl
R2
R3
DEx4 work 29 first_nios2_system_irq_mapper 0 22 ZzgPzi:DlnmBaLgmO]=S61
l45
L41
VlN?0Y5_JI>dDh@j7f1<=g3
R7
32
R171
R172
R173
o-O0
R11
!s100 JA=8RnZ1B5LlAh=1H8k6Z3
!i10b 1
Efirst_nios2_system_jtag_uart
R74
R96
R97
R25
R2
R3
R98
R4
Z174 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
Z175 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
l0
L455
V0[fHC[boU7>l^X777mVZP0
R7
32
Z176 !s108 1383705582.004000
Z177 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
Z178 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
o-O0
R11
!s100 <V0:Ne2gQ:R7<zDG:51i73
!i10b 1
Aeuropa
R96
R97
R25
R2
R3
R98
DEx4 work 28 first_nios2_system_jtag_uart 0 22 0[fHC[boU7>l^X777mVZP0
l573
L478
VZe[`Y6BEQVoH1NMW2gm>h0
R7
32
R176
R177
R178
o-O0
R11
!s100 f7dNGBX;SjSbe<]>3ClWf0
!i10b 1
Efirst_nios2_system_jtag_uart_avalon_jtag_slave_translator
R1
R25
R2
R3
R4
Z179 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
Z180 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
l0
L9
VL4cJR8=O9F>4ZHHOHK[0D1
R7
32
Z181 !s108 1383705583.780000
Z182 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
Z183 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
o-O0
R11
!s100 W8J@:6FcQh8DcJ;CzIN1U3
!i10b 1
Artl
R25
R2
R3
DEx4 work 57 first_nios2_system_jtag_uart_avalon_jtag_slave_translator 0 22 L4cJR8=O9F>4ZHHOHK[0D1
l148
L78
VT8VL27`?L^eLd<^@B_ROA1
R7
32
R181
R182
R183
o-O0
R11
!s100 ?a>oNmPm?W_G0WlJO2FKY3
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_r
R74
R96
R97
R25
R2
R3
R98
R4
R174
R175
l0
L313
Ve7_@A<LhlkfRL[M;CL>mG2
R7
32
R176
R177
R178
o-O0
R11
!s100 KEGGMbC[6lER=_COWz;Rh0
!i10b 1
Aeuropa
R96
R97
R25
R2
R3
R98
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_r 0 22 e7_@A<LhlkfRL[M;CL>mG2
l381
L332
V_[n4@HiB^LKTziN?B@YaK0
R7
32
R176
R177
R178
o-O0
R11
!s100 IjUIk>b@Fj79I5[RMX?JU0
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_w
R74
R96
R97
R25
R2
R3
R98
R4
R174
R175
l0
L95
ViS4oTMWBA6VMDf?EVYEfQ2
R7
32
R176
R177
R178
o-O0
R11
!s100 ?`5l=^aZa0AjDET4B<@UC3
!i10b 1
Aeuropa
R96
R97
R25
R2
R3
R98
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_w 0 22 iS4oTMWBA6VMDf?EVYEfQ2
l162
L113
VfM3zJ:<A=;@O@fnJI:hD=1
R7
32
R176
R177
R178
o-O0
R11
!s100 f0fda5[Sfib0WV0GLUoY61
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_r
R74
R75
R96
R97
R25
R2
R3
R98
R4
R174
R175
l0
L233
V@4]:RaSFT=]AD<lZ7SM:52
R7
32
R176
R177
R178
o-O0
R11
!s100 l?FkNR2Nglm^B4@ZF`oZ]3
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_r 0 22 @4]:RaSFT=]AD<lZ7SM:52
l257
L249
VTgaPHbibROPAM>nB?o0;R2
R7
32
R176
R177
R178
o-O0
R11
!s100 UkIAe6eVgjjJRSK3IfACA2
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_w
R74
R75
R96
R97
R25
R2
R3
R98
R4
R174
R175
l0
L32
V0UO?OgoEA]6BjdQS8ndSF2
R7
32
R176
R177
R178
o-O0
R11
!s100 UhF7PMR8C][L3g8dZOB^W3
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_w 0 22 0UO?OgoEA]6BjdQS8ndSF2
l50
L48
VFOTZMjkFhK69HL06IVhb21
R7
32
R176
R177
R178
o-O0
R11
!s100 b=5>oo0f?MGD;U4On2DNZ3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0
Z184 w1383705291
R75
R96
R97
R25
R2
R3
R98
R4
Z185 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd
Z186 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd
l0
L170
VnoOz4F=P>gK1SgIb50iSA2
R7
32
Z187 !s108 1383705581.800000
Z188 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd|
Z189 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd|
o-O0
R11
!s100 ]7WdQd?@2RKnM:e?7P85E3
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 41 first_nios2_system_new_sdram_controller_0 0 22 noOz4F=P>gK1SgIb50iSA2
l282
L199
VIk5W6gB^aPzlPhG67kJLn0
R7
32
R187
R188
R189
o-O0
R11
!s100 M:FA[gcQMaB]n;Q9aD4dc3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_input_efifo_module
R184
R75
R96
R97
R25
R2
R3
R98
R4
R185
R186
l0
L29
VbDS22bE^_Can[n8FZ@YHY2
R7
32
R187
R188
R189
o-O0
R11
!s100 SiUOV0GJnXgzoM_>ZQ?8H2
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 60 first_nios2_system_new_sdram_controller_0_input_efifo_module 0 22 bDS22bE^_Can[n8FZ@YHY2
l58
L48
VLTLBg1ID=m>5<ZBF[Tbb=3
R7
32
R187
R188
R189
o-O0
R11
!s100 >=afnKRH9jic^hfBSeE_N3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator
R1
R25
R2
R3
R4
Z190 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd
Z191 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd
l0
L9
V@gKDhIWYRN;MAl2=l@i<V0
R7
32
Z192 !s108 1383705583.946000
Z193 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd|
Z194 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd|
o-O0
R11
!s100 DLY4TnmI;b_;`U3L>mYE31
!i10b 1
Artl
R25
R2
R3
DEx4 work 55 first_nios2_system_new_sdram_controller_0_s1_translator 0 22 @gKDhIWYRN;MAl2=l@i<V0
l148
L78
V3zn@QcI6TVg_6]Z>3]NgS3
R7
32
R192
R193
R194
o-O0
R11
!s100 KXLG>`hcR?k```MnlhfCR3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
R1
R25
R2
R3
R4
Z195 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
Z196 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
l0
L9
VDaP0C^aX@fKKHo=SLkAco2
R7
32
Z197 !s108 1383705583.361000
Z198 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd|
Z199 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd|
o-O0
R11
!s100 GTnl791okmhfOeU4BZ2:j1
!i10b 1
Artl
R25
R2
R3
DEx4 work 86 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent 0 22 DaP0C^aX@fKKHo=SLkAco2
l178
L93
V`>S^8G@OkJza>0^bZ^0]30
R7
32
R197
R198
R199
o-O0
R11
!s100 6IIeii^U:2OgLI^j;1K240
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Z200 w1383705302
R2
R3
R62
R4
Z201 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Z202 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
l0
L33
V9SAjoh[giUGULTZb9fSl10
R7
32
Z203 !s108 1383705579.575000
Z204 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|
Z205 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|
o-O0
R11
!s100 jhci;@M5Mng6nF<7Z`DSV3
!i10b 1
Artl
R2
R3
R62
DEx4 work 97 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo 0 22 9SAjoh[giUGULTZb9fSl10
l480
L47
V_:ai<ZiMQL4L7h=P7h2;X3
R7
32
R203
R204
R205
o-O0
R11
!s100 hOAGCebMGck1:_z:G;dF=0
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Z206 w1383705298
R2
R3
R4
Z207 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Z208 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
l0
L30
VmAQ^UgP89[8^JPjISC9Wa2
R7
32
Z209 !s108 1383705579.662000
Z210 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
Z211 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
o-O0
R11
!s100 MhlChboR:M7A17AQ^VQ?G1
!i10b 1
Artl
R2
R3
DEx4 work 95 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo 0 22 mAQ^UgP89[8^JPjISC9Wa2
l1447
L48
VOdlV2DUHOTPY861X[5I0<0
R7
32
R209
R210
R211
o-O0
R11
!s100 F_9C0cYzKZEzVG@D6Dmfl1
!i10b 1
Efirst_nios2_system_onchip_mem
Z212 w1383705265
R75
R96
R97
R25
R2
R3
R98
R4
Z213 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
Z214 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
l0
L29
VYCUAZiWj[^]9?c1QB]c]A3
R7
32
Z215 !s108 1383705582.905000
Z216 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
Z217 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
o-O0
R11
!s100 fI>[jP7T>UiFBMeiC_SU90
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 29 first_nios2_system_onchip_mem 0 22 YCUAZiWj[^]9?c1QB]c]A3
l79
L50
V7O2kIWFOb=o]b<nfMoTLV0
R7
32
R215
R216
R217
o-O0
R11
!s100 ^oU_z44N7YgzaSlPH:^a?3
!i10b 1
Efirst_nios2_system_onchip_mem_s1_translator
R1
R25
R2
R3
R4
Z218 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
Z219 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
l0
L9
Va85]h3b9X?=PLdB1S1UlB3
R7
32
Z220 !s108 1383705583.727000
Z221 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
Z222 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
o-O0
R11
!s100 1]zQAR^Y[Ekg>m72iF]Gl3
!i10b 1
Artl
R25
R2
R3
DEx4 work 43 first_nios2_system_onchip_mem_s1_translator 0 22 a85]h3b9X?=PLdB1S1UlB3
l148
L78
V`Wbg7Q2Q5WIEXB7nQRTB91
R7
32
R220
R221
R222
o-O0
R11
!s100 fTm0kzO=WB:Q8;i5oX;CH1
!i10b 1
Efirst_nios2_system_regfile_final_0_avalon_slave_0_translator
R1
R25
R2
R3
R4
Z223 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd
Z224 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd
l0
L9
VaLdODaH<0W=7aICc0YDWW0
R7
32
Z225 !s108 1383705583.999000
Z226 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd|
Z227 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd|
o-O0
R11
!s100 aaXj@[52WAXSEiabA:ERL1
!i10b 1
Artl
R25
R2
R3
DEx4 work 60 first_nios2_system_regfile_final_0_avalon_slave_0_translator 0 22 aLdODaH<0W=7aICc0YDWW0
l148
L78
V:`=TZPjDFcWmOU]F@A6=<2
R7
32
R225
R226
R227
o-O0
R11
!s100 Z2zR^7GV`127gVd6j<G_d2
!i10b 1
Efirst_nios2_system_rsp_xbar_demux
Z228 w1383705332
R2
R3
R4
Z229 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
Z230 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
l0
L30
V:]CQbzL`clVC0JeP5;JWV1
R7
32
Z231 !s108 1383705576.276000
Z232 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
Z233 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
o-O0
R11
!s100 JNO[L]ad6>9VWVhoZ2SAY1
!i10b 1
Artl
R2
R3
DEx4 work 33 first_nios2_system_rsp_xbar_demux 0 22 :]CQbzL`clVC0JeP5;JWV1
l64
L56
VE_C2h;LiDQV7Yf:2H<?@i0
R7
32
R231
R232
R233
o-O0
R11
!s100 zk^V_CWGZgBgH5?TX;^1W3
!i10b 1
Efirst_nios2_system_rsp_xbar_demux_005
Z234 w1383705335
R2
R3
R4
Z235 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho
Z236 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho
l0
L30
V[90_iZb^W^e46Hb6l@=CF1
R7
32
Z237 !s108 1383705576.171000
Z238 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho|
Z239 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho|
o-O0
R11
!s100 >mX5dz97X;<6ji?j3FJE53
!i10b 1
Artl
R2
R3
DEx4 work 37 first_nios2_system_rsp_xbar_demux_005 0 22 [90_iZb^W^e46Hb6l@=CF1
l72
L62
VG5ND6ERGm]S;;]65BkPh71
R7
32
R237
R238
R239
o-O0
R11
!s100 P9<fNdMDYNbPjYBfkVB:a3
!i10b 1
Efirst_nios2_system_rsp_xbar_mux
Z240 w1383705338
R2
R3
R4
Z241 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
Z242 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
l0
L30
VcKgUzh42nGKgPPi_8W57_1
R7
32
Z243 !s108 1383705576.005000
Z244 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
Z245 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
o-O0
R11
!s100 <VKH4CG8B^7d6PcCaXzLf2
!i10b 1
Artl
R2
R3
DEx4 work 31 first_nios2_system_rsp_xbar_mux 0 22 cKgUzh42nGKgPPi_8W57_1
l2331
L86
V?6PDjnZ66UHG?oTX01c_H0
R7
32
R243
R244
R245
o-O0
R11
!s100 Xjo[Pc=B=k1m[Xg0@Fa`g0
!i10b 1
Efirst_nios2_system_sys_clk_timer
R74
R75
R96
R97
R25
R2
R3
R98
R4
Z246 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
Z247 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
l0
L29
VB^5[XZ>B_Dc9dVkLHYa?_2
R7
32
Z248 !s108 1383705581.936000
Z249 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
Z250 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
o-O0
R11
!s100 _fM>`eb1eG?5IJTTK9zmb1
!i10b 1
Aeuropa
R75
R96
R97
R25
R2
R3
R98
DEx4 work 32 first_nios2_system_sys_clk_timer 0 22 B^5[XZ>B_Dc9dVkLHYa?_2
l76
L46
V3nQUaZdoOGI51O5UU7[]Z2
R7
32
R248
R249
R250
o-O0
R11
!s100 W5l1@MlQ1DhCLdI>hohOi3
!i10b 1
Efirst_nios2_system_sys_clk_timer_s1_translator
R1
R25
R2
R3
R4
Z251 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
Z252 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
l0
L9
VmC21>c384QmS?AE1A?[zE3
R7
32
Z253 !s108 1383705583.835000
Z254 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
Z255 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
o-O0
R11
!s100 iBjLXT??6B2jU6:N3eS[;3
!i10b 1
Artl
R25
R2
R3
DEx4 work 46 first_nios2_system_sys_clk_timer_s1_translator 0 22 mC21>c384QmS?AE1A?[zE3
l148
L78
VfPcQ2DZDU[?29E``2XZ[C3
R7
32
R253
R254
R255
o-O0
R11
!s100 G@e[[_?]`;=]3=aBPZRJ;0
!i10b 1
Efirst_nios2_system_sysid
Z256 w1383705290
R2
R3
R4
Z257 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
Z258 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
l0
L30
Vo_4jjZRfWP2k7g7XaDdNh2
R7
32
Z259 !s108 1383705581.887000
Z260 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
Z261 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
o-O0
R11
!s100 ZM4mb_F@0LIISJWS`[Mf42
!i10b 1
Artl
R2
R3
DEx4 work 24 first_nios2_system_sysid 0 22 o_4jjZRfWP2k7g7XaDdNh2
l45
L40
VCiNFY_C4C>HTkM`L?gQ:m0
R7
32
R259
R260
R261
o-O0
R11
!s100 o<GIgVX6C4Uzf^Y3K;[:F1
!i10b 1
Efirst_nios2_system_sysid_control_slave_translator
R1
R25
R2
R3
R4
Z262 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd
Z263 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd
l0
L9
V9RL3BWO?5=ai<4CUBKTMM3
R7
32
Z264 !s108 1383705583.889000
Z265 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd|
Z266 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd|
o-O0
R11
!s100 >@16kJW@aFB6FaJjIU[K43
!i10b 1
Artl
R25
R2
R3
DEx4 work 49 first_nios2_system_sysid_control_slave_translator 0 22 9RL3BWO?5=ai<4CUBKTMM3
l148
L78
VHVW6RFQ7OGa9l6bg4zEd_2
R7
32
R264
R265
R266
o-O0
R11
!s100 LKBQSn@MT8]iiBkBozWF_1
!i10b 1
Efirst_nios2_system_tb
Z267 w1383705262
R25
R2
R3
R4
Z268 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
Z269 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
l0
L9
ViKSD?Y<Z8l1?5Q;482cQ21
!s100 IU2eZU:3>[IQP<UFIMZL<2
R7
32
!i10b 1
Z270 !s108 1383705584.547000
Z271 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
Z272 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
o-O0
R11
Artl
R25
R2
R3
DEx4 work 21 first_nios2_system_tb 0 22 iKSD?Y<Z8l1?5Q;482cQ21
l229
L12
VYg9GPiA2KJd1le=>5YV[<2
!s100 [lE`]n:9mnYVHjM]0iWhk0
R7
32
!i10b 1
R270
R271
R272
o-O0
R11
Efirst_nios2_system_width_adapter
R1
R25
R2
R3
R4
Z273 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd
Z274 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd
l0
L9
VO[fBPTUaS6FW0gHYg>Bk[0
R7
32
Z275 !s108 1383705583.416000
Z276 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd|
Z277 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd|
o-O0
R11
!s100 KgBE;9<G[SVZXQ4?:5elM2
!i10b 1
Artl
R25
R2
R3
DEx4 work 32 first_nios2_system_width_adapter 0 22 O[fBPTUaS6FW0gHYg>Bk[0
l132
L70
VPP^8<oNQhJAAz=ebVH1@<3
R7
32
R275
R276
R277
o-O0
R11
!s100 zMhk:LR[9[OUS^@QSNW2E1
!i10b 1
Efirst_nios2_system_width_adapter_002
R1
R25
R2
R3
R4
Z278 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd
Z279 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd
l0
L9
VfIW;A_84:b4;AhYVOT=QB3
R7
32
Z280 !s108 1383705583.467000
Z281 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd|
Z282 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd|
o-O0
R11
!s100 JcYOMXGnYV_n?KU8RTePW0
!i10b 1
Artl
R25
R2
R3
DEx4 work 36 first_nios2_system_width_adapter_002 0 22 fIW;A_84:b4;AhYVOT=QB3
l132
L70
VgZlA@Xhiz12I2lcCJ1nge2
R7
32
R280
R281
R282
o-O0
R11
!s100 bQYli4TOYD8YIVMfDjBD11
!i10b 1
Egrab_if
R184
R97
R96
R2
R3
R4
Z283 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
Z284 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
l0
L57
VXC2eDbAnzD30O01K__mC?1
R7
32
Z285 !s108 1383705581.664000
Z286 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd|
Z287 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd|
o-O0
R11
!s100 kZXb<l3dUVQT]K7QikMj:2
!i10b 1
Afunctional
R97
R96
R2
R3
DEx4 work 7 grab_if 0 22 XC2eDbAnzD30O01K__mC?1
l231
L94
VzgLignf6HQOQ@VIMhX]Yf3
R7
32
R285
R286
R287
o-O0
R11
!s100 IX;Cj5@hfQT<[E0o1j][R2
!i10b 1
Eregfile_final
R184
R96
R97
R2
R3
R4
Z288 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd
Z289 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd
l0
L11
V39OX3DQX9G?daL>nU<Rbb2
R7
32
Z290 !s108 1383705581.751000
Z291 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd|
Z292 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd|
o-O0
R11
!s100 MWLkWK@7J4QK]go[A7Sjd1
!i10b 1
Aarch
R96
R97
R2
R3
DEx4 work 13 regfile_final 0 22 39OX3DQX9G?daL>nU<Rbb2
l111
L77
VAS_l3IBGf<a`m@0X962Ul2
R7
32
R290
R291
R292
o-O0
R11
!s100 ?dV]h9zfNQVC2ZzgJMz4k0
!i10b 1
