// Seed: 2558426652
module module_0;
  logic [7:0] id_2;
  always @(posedge id_1) if (1'b0) $display(id_2[1 : (1?1'b0 : 1)], 1);
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2
);
  id_4(
      .id_0(id_5 < id_6), .id_1(id_7), .id_2(id_2), .id_3(1'd0)
  );
  assign id_6 = id_2;
  module_0();
  assign id_7 = id_6;
  id_8(
      .id_0(1'd0)
  );
endmodule
