\hypertarget{group__RCC__System__Clock__Source}{}\doxysection{System Clock Source}
\label{group__RCC__System__Clock__Source}\index{System Clock Source@{System Clock Source}}
Collaboration diagram for System Clock Source\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__System__Clock__Source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__System__Clock__Source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}\label{group__RCC__System__Clock__Source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}} 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbac8bae4f0808b3c3a5185aa10081fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}}
\item 
\mbox{\Hypertarget{group__RCC__System__Clock__Source_ga9116d0627e1e7f33c48e1357b9a35a1c}\label{group__RCC__System__Clock__Source_ga9116d0627e1e7f33c48e1357b9a35a1c}} 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb563f217242d969f4355d0818fde705}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}}
\item 
\mbox{\Hypertarget{group__RCC__System__Clock__Source_ga5caf08ac71d7dd7e7b2e3e421606aca7}\label{group__RCC__System__Clock__Source_ga5caf08ac71d7dd7e7b2e3e421606aca7}} 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87389cacb2eaf53730da13a2a33cd487}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}}
\item 
\mbox{\Hypertarget{group__RCC__System__Clock__Source_ga1fa5dbd16ee193b62cfc42418a62f48d}\label{group__RCC__System__Clock__Source_ga1fa5dbd16ee193b62cfc42418a62f48d}} 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+R\+C\+LK}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99f08d86fd41824058a7fdf817f7e2fd}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\begin{DoxyNote}{Note}
The R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+R\+C\+LK parameter is available only for S\+T\+M32\+F446xx devices. 
\end{DoxyNote}
