{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "3026ecb9_ca282287",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000998
      },
      "writtenOn": "2023-03-04T04:24:56Z",
      "side": 1,
      "message": "I was just aware that Marcin had already pushed the patch about “hardware assisted coherency” after I finished this. Not sure if these two patches were preferable. Any comments is welcome.",
      "revId": "90e0c79b123cdb83011fec770dc277ed2181e108",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "a1e0d41c_f8e20d18",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000443
      },
      "writtenOn": "2023-03-04T21:15:33Z",
      "side": 1,
      "message": "Does tf-a boots in qemu/sbsa-ref/neoverse-n1 for you with this patch?",
      "revId": "90e0c79b123cdb83011fec770dc277ed2181e108",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "6f36cc5d_77398a51",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000998
      },
      "writtenOn": "2023-03-05T02:10:58Z",
      "side": 1,
      "message": "Yes. But need extra Qemu support patches (I also posted to qemu-devel, see: https://lore.kernel.org/qemu-devel/20230303161518.3411149-1-chenbaozi@phytium.com.cn/), which added all implementation defined registers accessed by erratum cpu_ops.",
      "parentUuid": "a1e0d41c_f8e20d18",
      "revId": "90e0c79b123cdb83011fec770dc277ed2181e108",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "07c1775c_e8caf9bb",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000443
      },
      "writtenOn": "2023-03-06T08:48:12Z",
      "side": 1,
      "message": "I booted Linux using TF-A with those patches (QEMU with N1 patches too)\n\n~ # cat /proc/cpuinfo\nprocessor       : 0\nBogoMIPS        : 125.00\nFeatures        : fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\nCPU implementer : 0x41\nCPU architecture: 8\nCPU variant     : 0x4\nCPU part        : 0xd0c\nCPU revision    : 1",
      "revId": "90e0c79b123cdb83011fec770dc277ed2181e108",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "b24bb05b_e6a7b295",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000443
      },
      "writtenOn": "2023-03-06T09:07:46Z",
      "side": 1,
      "message": "TBH we can have A57/A72/N1/max support at once and it boots Linux just fine.",
      "revId": "90e0c79b123cdb83011fec770dc277ed2181e108",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "1dd769e0_63ea2b7b",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000443
      },
      "writtenOn": "2023-03-06T09:10:27Z",
      "side": 1,
      "message": "https://paste.centos.org/view/43124676 does the same in (imho) nicer way",
      "revId": "90e0c79b123cdb83011fec770dc277ed2181e108",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "7d69d481_092233ef",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000998
      },
      "writtenOn": "2023-03-06T10:44:03Z",
      "side": 1,
      "message": "I have no problem with it if we may accept no AArch32 support for A57/A72 cases and make qemu not strictly align with the real hardware (e.g., ignore the HW_ASSISTED_COHERENCY differences). Otherwise, we might reserve this divergence if we treated sbsa-ref a platform to be similar to a real SBSA-compatible server as much as possible.",
      "parentUuid": "1dd769e0_63ea2b7b",
      "revId": "90e0c79b123cdb83011fec770dc277ed2181e108",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}