$date
	Sun Oct 23 06:42:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#951244
b10001 !
1"
#951246
b10001 &
b10001 %
1$
#951247
0"
#951250
b110100 &
b110100 %
#951254
b11010 &
b11010 %
#951258
b1101 &
b1101 %
#951262
b101000 &
b101000 %
#951266
b10100 &
b10100 %
#951270
b1010 &
b1010 %
#951274
b101 &
b101 %
#951278
b10000 &
b10000 %
#951282
b1000 &
b1000 %
#951286
b100 &
b100 %
#951290
b10 &
b10 %
#951294
b1 &
1#
b1 %
#951298
b0 &
b0 %
0#
0$
#1910000
b1100 !
1"
#1910002
b1100 &
b1100 %
1$
#1910003
0"
#1910006
b110 &
b110 %
#1910010
b11 &
b11 %
#1910014
b1010 &
b1010 %
#1910018
b101 &
b101 %
#1910022
b10000 &
b10000 %
#1910026
b1000 &
b1000 %
#1910030
b100 &
b100 %
#1910034
b10 &
b10 %
#1910038
b1 &
1#
b1 %
#1910042
b0 &
b0 %
0#
0$
#2931199
b100 !
1"
#2931202
b100 &
b100 %
1$
#2931203
0"
#2931206
b10 &
b10 %
#2931210
b1 &
b1 %
1#
#2931214
b0 &
0#
b0 %
0$
#4500012
