{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559038044065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559038044065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 22:07:23 2019 " "Processing started: Tue May 28 22:07:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559038044065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559038044065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flabbybird -c flabbybird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flabbybird -c flabbybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559038044065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1559038044784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_training.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_training.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core3 " "Found design unit 1: de0core3" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045332 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_training-behavior " "Found design unit 2: ball_training-behavior" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045332 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_training " "Found entity 1: ball_training" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_over.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core2 " "Found design unit 1: de0core2" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_over-behavior " "Found design unit 2: ball_over-behavior" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045339 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_over " "Found entity 1: ball_over" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_menu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core1 " "Found design unit 1: de0core1" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045345 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_menu-behavior " "Found design unit 2: ball_menu-behavior" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045345 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_menu " "Found entity 1: ball_menu" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_game-yeet " "Found design unit 1: fsm_game-yeet" {  } { { "fsm_game.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/fsm_game.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045351 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_game " "Found entity 1: fsm_game" {  } { { "fsm_game.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/fsm_game.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behaviour1 " "Found design unit 1: debouncer-behaviour1" {  } { { "debounce.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045357 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debounce.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-rtl " "Found design unit 1: seven_seg_decoder-rtl" {  } { { "sevenseg.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045370 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "sevenseg.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/sevenseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045375 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045381 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045385 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core " "Found design unit 1: de0core" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball-behavior " "Found design unit 2: ball-behavior" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flabbybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flabbybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flabbybird " "Found entity 1: flabbybird" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045400 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behaviour " "Found design unit 1: lfsr-behaviour" {  } { { "lfsr.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045405 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaysel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sel-selector " "Found design unit 1: display_sel-selector" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045411 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_sel " "Found entity 1: display_sel" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-piper " "Found design unit 1: pipe-piper" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045416 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-SYN " "Found design unit 1: background-SYN" {  } { { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045421 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flabbybird " "Elaborating entity \"flabbybird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559038045547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue " "Converted elements in bus name \"blue\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[3..0\] blue3..0 " "Converted element name(s) from \"blue\[3..0\]\" to \"blue3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045557 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue0 " "Converted elements in bus name \"blue0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue0\[3..0\] blue03..0 " "Converted element name(s) from \"blue0\[3..0\]\" to \"blue03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045557 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue1 " "Converted elements in bus name \"blue1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue1\[3..0\] blue13..0 " "Converted element name(s) from \"blue1\[3..0\]\" to \"blue13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045557 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue2 " "Converted elements in bus name \"blue2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue2\[3..0\] blue23..0 " "Converted element name(s) from \"blue2\[3..0\]\" to \"blue23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045557 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue3 " "Converted elements in bus name \"blue3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue3\[3..0\] blue33..0 " "Converted element name(s) from \"blue3\[3..0\]\" to \"blue33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045557 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green " "Converted elements in bus name \"green\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[3..0\] green3..0 " "Converted element name(s) from \"green\[3..0\]\" to \"green3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045557 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green0 " "Converted elements in bus name \"green0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green0\[3..0\] green03..0 " "Converted element name(s) from \"green0\[3..0\]\" to \"green03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045557 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green1 " "Converted elements in bus name \"green1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green1\[3..0\] green13..0 " "Converted element name(s) from \"green1\[3..0\]\" to \"green13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green2 " "Converted elements in bus name \"green2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green2\[3..0\] green23..0 " "Converted element name(s) from \"green2\[3..0\]\" to \"green23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green3 " "Converted elements in bus name \"green3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green3\[3..0\] green33..0 " "Converted element name(s) from \"green3\[3..0\]\" to \"green33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red " "Converted elements in bus name \"red\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[3..0\] red3..0 " "Converted element name(s) from \"red\[3..0\]\" to \"red3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red0 " "Converted elements in bus name \"red0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red0\[3..0\] red03..0 " "Converted element name(s) from \"red0\[3..0\]\" to \"red03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red1 " "Converted elements in bus name \"red1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red1\[3..0\] red13..0 " "Converted element name(s) from \"red1\[3..0\]\" to \"red13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red2 " "Converted elements in bus name \"red2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red2\[3..0\] red23..0 " "Converted element name(s) from \"red2\[3..0\]\" to \"red23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red3 " "Converted elements in bus name \"red3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red3\[3..0\] red33..0 " "Converted element name(s) from \"red3\[3..0\]\" to \"red33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045558 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559038045558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sel display_sel:inst21 " "Elaborating entity \"display_sel\" for hierarchy \"display_sel:inst21\"" {  } { { "flabbybird.bdf" "inst21" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045575 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red0 displaysel.vhd(38) " "VHDL Process Statement warning at displaysel.vhd(38): signal \"red0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green0 displaysel.vhd(39) " "VHDL Process Statement warning at displaysel.vhd(39): signal \"green0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue0 displaysel.vhd(40) " "VHDL Process Statement warning at displaysel.vhd(40): signal \"blue0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz0 displaysel.vhd(41) " "VHDL Process Statement warning at displaysel.vhd(41): signal \"horiz0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert0 displaysel.vhd(42) " "VHDL Process Statement warning at displaysel.vhd(42): signal \"vert0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red1 displaysel.vhd(44) " "VHDL Process Statement warning at displaysel.vhd(44): signal \"red1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green1 displaysel.vhd(45) " "VHDL Process Statement warning at displaysel.vhd(45): signal \"green1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue1 displaysel.vhd(46) " "VHDL Process Statement warning at displaysel.vhd(46): signal \"blue1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz1 displaysel.vhd(47) " "VHDL Process Statement warning at displaysel.vhd(47): signal \"horiz1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert1 displaysel.vhd(48) " "VHDL Process Statement warning at displaysel.vhd(48): signal \"vert1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red2 displaysel.vhd(50) " "VHDL Process Statement warning at displaysel.vhd(50): signal \"red2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green2 displaysel.vhd(51) " "VHDL Process Statement warning at displaysel.vhd(51): signal \"green2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue2 displaysel.vhd(52) " "VHDL Process Statement warning at displaysel.vhd(52): signal \"blue2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045577 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz2 displaysel.vhd(53) " "VHDL Process Statement warning at displaysel.vhd(53): signal \"horiz2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert2 displaysel.vhd(54) " "VHDL Process Statement warning at displaysel.vhd(54): signal \"vert2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red3 displaysel.vhd(56) " "VHDL Process Statement warning at displaysel.vhd(56): signal \"red3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green3 displaysel.vhd(57) " "VHDL Process Statement warning at displaysel.vhd(57): signal \"green3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue3 displaysel.vhd(58) " "VHDL Process Statement warning at displaysel.vhd(58): signal \"blue3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz3 displaysel.vhd(59) " "VHDL Process Statement warning at displaysel.vhd(59): signal \"horiz3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert3 displaysel.vhd(60) " "VHDL Process Statement warning at displaysel.vhd(60): signal \"vert3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red0 displaysel.vhd(62) " "VHDL Process Statement warning at displaysel.vhd(62): signal \"red0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green0 displaysel.vhd(63) " "VHDL Process Statement warning at displaysel.vhd(63): signal \"green0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue0 displaysel.vhd(64) " "VHDL Process Statement warning at displaysel.vhd(64): signal \"blue0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz0 displaysel.vhd(65) " "VHDL Process Statement warning at displaysel.vhd(65): signal \"horiz0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert0 displaysel.vhd(66) " "VHDL Process Statement warning at displaysel.vhd(66): signal \"vert0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045578 "|flabbybird|display_sel:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst4 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst4\"" {  } { { "flabbybird.bdf" "inst4" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 56 -120 120 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038045643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045644 ""}  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559038045644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_menu ball_menu:inst17 " "Elaborating entity \"ball_menu\" for hierarchy \"ball_menu:inst17\"" {  } { { "flabbybird.bdf" "inst17" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -80 320 496 64 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045724 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045726 "|flabbybird|ball_menu:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045726 "|flabbybird|ball_menu:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045726 "|flabbybird|ball_menu:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045726 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball_menu.vhd(89) " "Inferred latch for \"col_sel\[0\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball_menu.vhd(89) " "Inferred latch for \"col_sel\[1\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball_menu.vhd(89) " "Inferred latch for \"col_sel\[2\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball_menu.vhd(89) " "Inferred latch for \"row_sel\[0\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball_menu.vhd(89) " "Inferred latch for \"row_sel\[1\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball_menu.vhd(89) " "Inferred latch for \"row_sel\[2\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[0\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[1\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[2\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[3\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[4\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[5\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball_menu.vhd(89) " "Inferred latch for \"Ball_on\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045727 "|flabbybird|ball_menu:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC ball_menu:inst17\|VGA_SYNC:SYNC " "Elaborating entity \"VGA_SYNC\" for hierarchy \"ball_menu:inst17\|VGA_SYNC:SYNC\"" {  } { { "ball_menu.vhd" "SYNC" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom ball_menu:inst17\|char_rom:CHAR " "Elaborating entity \"char_rom\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\"" {  } { { "ball_menu.vhd" "CHAR" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Instantiated megafunction \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045791 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559038045791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038045864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038045864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "flabbybird.bdf" "inst1" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 376 1288 1552 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(25) " "Verilog HDL or VHDL warning at mouse.VHD(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559038045878 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(151) " "VHDL Process Statement warning at mouse.VHD(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045879 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(155) " "VHDL Process Statement warning at mouse.VHD(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045879 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(156) " "VHDL Process Statement warning at mouse.VHD(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045879 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(157) " "VHDL Process Statement warning at mouse.VHD(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045879 "|flabbybird|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst8 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst8\"" {  } { { "flabbybird.bdf" "inst8" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 264 -232 -88 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:inst2 " "Elaborating entity \"ball\" for hierarchy \"ball:inst2\"" {  } { { "flabbybird.bdf" "inst2" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 248 816 1032 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045888 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Red_Data ball.vhd(103) " "VHDL Process Statement warning at ball.vhd(103): inferring latch(es) for signal or variable \"Red_Data\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045892 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Green_Data ball.vhd(103) " "VHDL Process Statement warning at ball.vhd(103): inferring latch(es) for signal or variable \"Green_Data\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045892 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Blue_Data ball.vhd(103) " "VHDL Process Statement warning at ball.vhd(103): inferring latch(es) for signal or variable \"Blue_Data\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045892 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(131) " "VHDL Process Statement warning at ball.vhd(131): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045893 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap1 ball.vhd(131) " "VHDL Process Statement warning at ball.vhd(131): signal \"pipe_gap1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045893 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(131) " "VHDL Process Statement warning at ball.vhd(131): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045893 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(133) " "VHDL Process Statement warning at ball.vhd(133): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045894 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap2 ball.vhd(133) " "VHDL Process Statement warning at ball.vhd(133): signal \"pipe_gap2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045894 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(133) " "VHDL Process Statement warning at ball.vhd(133): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045894 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(135) " "VHDL Process Statement warning at ball.vhd(135): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045895 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap3 ball.vhd(135) " "VHDL Process Statement warning at ball.vhd(135): signal \"pipe_gap3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045895 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(135) " "VHDL Process Statement warning at ball.vhd(135): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045895 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045897 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Pipe_on ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"Pipe_on\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045897 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045897 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045897 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045897 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball.vhd(121) " "Inferred latch for \"col_sel\[0\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045903 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball.vhd(121) " "Inferred latch for \"col_sel\[1\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045903 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball.vhd(121) " "Inferred latch for \"col_sel\[2\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045903 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball.vhd(121) " "Inferred latch for \"row_sel\[0\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045903 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball.vhd(121) " "Inferred latch for \"row_sel\[1\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045903 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball.vhd(121) " "Inferred latch for \"row_sel\[2\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045904 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball.vhd(121) " "Inferred latch for \"char_sel\[0\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045904 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball.vhd(121) " "Inferred latch for \"char_sel\[1\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045904 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball.vhd(121) " "Inferred latch for \"char_sel\[2\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045904 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball.vhd(121) " "Inferred latch for \"char_sel\[3\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045905 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball.vhd(121) " "Inferred latch for \"char_sel\[4\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045905 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball.vhd(121) " "Inferred latch for \"char_sel\[5\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045905 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pipe_on ball.vhd(121) " "Inferred latch for \"Pipe_on\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045905 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball.vhd(121) " "Inferred latch for \"Ball_on\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045905 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[0\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[0\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045905 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[1\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[1\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045905 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[2\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[2\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[3\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[3\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[0\] ball.vhd(103) " "Inferred latch for \"Green_Data\[0\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[1\] ball.vhd(103) " "Inferred latch for \"Green_Data\[1\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[2\] ball.vhd(103) " "Inferred latch for \"Green_Data\[2\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[3\] ball.vhd(103) " "Inferred latch for \"Green_Data\[3\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[0\] ball.vhd(103) " "Inferred latch for \"Red_Data\[0\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[1\] ball.vhd(103) " "Inferred latch for \"Red_Data\[1\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[2\] ball.vhd(103) " "Inferred latch for \"Red_Data\[2\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[3\] ball.vhd(103) " "Inferred latch for \"Red_Data\[3\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045906 "|flabbybird|ball:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:inst13 " "Elaborating entity \"pipe\" for hierarchy \"pipe:inst13\"" {  } { { "flabbybird.bdf" "inst13" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 200 392 608 344 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045969 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_X_pos pipe.vhd(51) " "VHDL Process Statement warning at pipe.vhd(51): signal \"Pipe_X_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045970 "|flabbybird|pipe:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_on pipe.vhd(52) " "VHDL Process Statement warning at pipe.vhd(52): signal \"Pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_gap_pos pipe.vhd(68) " "VHDL Process Statement warning at pipe.vhd(68): signal \"Pipe_gap_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipe_gap pipe.vhd(56) " "VHDL Process Statement warning at pipe.vhd(56): inferring latch(es) for signal or variable \"pipe_gap\", which holds its previous value in one or more paths through the process" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[0\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[0\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[1\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[1\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[2\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[2\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[3\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[3\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[4\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[4\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[5\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[5\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[6\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[6\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[7\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[7\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[8\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[8\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[9\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[9\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[10\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[10\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038045971 "|flabbybird|pipe:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst16 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst16\"" {  } { { "flabbybird.bdf" "inst16" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 264 128 296 344 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_training ball_training:inst18 " "Elaborating entity \"ball_training\" for hierarchy \"ball_training:inst18\"" {  } { { "flabbybird.bdf" "inst18" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 832 536 712 976 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038045998 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball_training.vhd(89) " "Inferred latch for \"col_sel\[0\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball_training.vhd(89) " "Inferred latch for \"col_sel\[1\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball_training.vhd(89) " "Inferred latch for \"col_sel\[2\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball_training.vhd(89) " "Inferred latch for \"row_sel\[0\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball_training.vhd(89) " "Inferred latch for \"row_sel\[1\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball_training.vhd(89) " "Inferred latch for \"row_sel\[2\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[0\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[1\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[2\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[3\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[4\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[5\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball_training.vhd(89) " "Inferred latch for \"Ball_on\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046000 "|flabbybird|ball_training:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_over ball_over:inst19 " "Elaborating entity \"ball_over\" for hierarchy \"ball_over:inst19\"" {  } { { "flabbybird.bdf" "inst19" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -72 800 976 72 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046018 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046019 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046019 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball_over.vhd(89) " "Inferred latch for \"col_sel\[0\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball_over.vhd(89) " "Inferred latch for \"col_sel\[1\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball_over.vhd(89) " "Inferred latch for \"col_sel\[2\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball_over.vhd(89) " "Inferred latch for \"row_sel\[0\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball_over.vhd(89) " "Inferred latch for \"row_sel\[1\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball_over.vhd(89) " "Inferred latch for \"row_sel\[2\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[0\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[1\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[2\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[3\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[4\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[5\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball_over.vhd(89) " "Inferred latch for \"Ball_on\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559038046020 "|flabbybird|ball_over:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_game fsm_game:inst22 " "Elaborating entity \"fsm_game\" for hierarchy \"fsm_game:inst22\"" {  } { { "flabbybird.bdf" "inst22" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -144 -88 104 0 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst6 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst6\"" {  } { { "flabbybird.bdf" "inst6" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 560 1352 1552 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:inst24 " "Elaborating entity \"background\" for hierarchy \"background:inst24\"" {  } { { "flabbybird.bdf" "inst24" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:inst24\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:inst24\|altsyncram:altsyncram_component\"" {  } { { "background.vhd" "altsyncram_component" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:inst24\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:inst24\|altsyncram:altsyncram_component\"" {  } { { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:inst24\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:inst24\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/planevert.mif " "Parameter \"init_file\" = \"D:/planevert.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046185 ""}  } { { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559038046185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apb1 " "Found entity 1: altsyncram_apb1" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038046252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038046252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_apb1 background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated " "Elaborating entity \"altsyncram_apb1\" for hierarchy \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_57a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_57a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_57a " "Found entity 1: decode_57a" {  } { { "db/decode_57a.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/decode_57a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038046632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038046632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_57a background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|decode_57a:rden_decode " "Elaborating entity \"decode_57a\" for hierarchy \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|decode_57a:rden_decode\"" {  } { { "db/altsyncram_apb1.tdf" "rden_decode" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/mux_7nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559038046706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559038046706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_apb1.tdf" "mux2" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559038046709 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a0 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a1 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a2 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a3 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a4 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a5 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a6 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a7 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a8 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a9 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a10 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a11 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a12 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a13 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a14 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a15 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a16 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a17 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a18 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a19 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a20 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a21 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a22 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a23 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a24 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a25 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a26 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a27 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a28 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a29 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a30 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a31 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a32 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a33 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a34 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a35 " "Synthesized away node \"background:inst24\|altsyncram:altsyncram_component\|altsyncram_apb1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_apb1.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_apb1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 632 688 904 760 "inst24" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038046862 "|flabbybird|background:inst24|altsyncram:altsyncram_component|altsyncram_apb1:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1559038046862 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1559038046862 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display_sel:inst21\|Mux13 " "Found clock multiplexer display_sel:inst21\|Mux13" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1559038046993 "|flabbybird|display_sel:inst21|Mux13"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1559038046993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|Ball_on " "Latch ball_over:inst19\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047973 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|col_sel\[1\] " "Latch ball_over:inst19\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047973 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|col_sel\[0\] " "Latch ball_over:inst19\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047973 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|col_sel\[2\] " "Latch ball_over:inst19\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047973 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|Ball_on " "Latch ball_training:inst18\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047973 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|col_sel\[1\] " "Latch ball_training:inst18\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047974 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|col_sel\[0\] " "Latch ball_training:inst18\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047974 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|col_sel\[2\] " "Latch ball_training:inst18\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047974 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|Ball_on " "Latch ball_menu:inst17\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047974 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|col_sel\[1\] " "Latch ball_menu:inst17\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047974 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|col_sel\[0\] " "Latch ball_menu:inst17\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047974 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|col_sel\[2\] " "Latch ball_menu:inst17\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047974 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|row_sel\[0\] " "Latch ball_over:inst19\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|row_sel\[1\] " "Latch ball_over:inst19\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|row_sel\[2\] " "Latch ball_over:inst19\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[0\] " "Latch ball_over:inst19\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[1\] " "Latch ball_over:inst19\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[2\] " "Latch ball_over:inst19\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[3\] " "Latch ball_over:inst19\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[4\] " "Latch ball_over:inst19\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|row_sel\[0\] " "Latch ball_training:inst18\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047975 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|row_sel\[1\] " "Latch ball_training:inst18\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|row_sel\[2\] " "Latch ball_training:inst18\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[0\] " "Latch ball_training:inst18\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[1\] " "Latch ball_training:inst18\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[2\] " "Latch ball_training:inst18\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[3\] " "Latch ball_training:inst18\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[4\] " "Latch ball_training:inst18\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|Ball_on " "Latch ball:inst2\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|Pipe_on " "Latch ball:inst2\|Pipe_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047976 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|col_sel\[1\] " "Latch ball:inst2\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047977 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|col_sel\[0\] " "Latch ball:inst2\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047977 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|col_sel\[2\] " "Latch ball:inst2\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047977 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|row_sel\[0\] " "Latch ball_menu:inst17\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047977 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|row_sel\[1\] " "Latch ball_menu:inst17\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047977 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|row_sel\[2\] " "Latch ball_menu:inst17\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047977 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[0\] " "Latch ball_menu:inst17\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047978 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[1\] " "Latch ball_menu:inst17\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047978 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[2\] " "Latch ball_menu:inst17\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047978 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[3\] " "Latch ball_menu:inst17\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047978 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[4\] " "Latch ball_menu:inst17\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047978 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|row_sel\[0\] " "Latch ball:inst2\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047978 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|row_sel\[1\] " "Latch ball:inst2\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047979 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|row_sel\[2\] " "Latch ball:inst2\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047979 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[0\] " "Latch ball:inst2\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047979 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[1\] " "Latch ball:inst2\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047979 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[2\] " "Latch ball:inst2\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047979 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[3\] " "Latch ball:inst2\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047979 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[4\] " "Latch ball:inst2\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559038047979 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559038047979 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 37 -1 0 } } { "lfsr.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 24 -1 0 } } { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559038047983 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559038047984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[2\] GND " "Pin \"blue_out\[2\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 40 1664 1840 56 "blue_out\[0\]" "" } { 56 1664 1840 72 "blue_out\[1\]" "" } { 72 1664 1840 88 "blue_out\[2\]" "" } { 88 1664 1840 104 "blue_out\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559038048204 "|flabbybird|blue_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[0\] GND " "Pin \"blue_out\[0\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 40 1664 1840 56 "blue_out\[0\]" "" } { 56 1664 1840 72 "blue_out\[1\]" "" } { 72 1664 1840 88 "blue_out\[2\]" "" } { 88 1664 1840 104 "blue_out\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559038048204 "|flabbybird|blue_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 896 1728 1904 912 "ledg\[3\]" "" } { 824 1728 1904 840 "ledg\[0\]" "" } { 848 1728 1904 864 "ledg\[1\]" "" } { 872 1728 1904 888 "ledg\[2\]" "" } { 920 1728 1904 936 "ledg\[4\]" "" } { 944 1728 1904 960 "ledg\[5\]" "" } { 968 1728 1904 984 "ledg\[6\]" "" } { 992 1728 1904 1008 "ledg\[7\]" "" } { 1016 1728 1904 1032 "ledg\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559038048204 "|flabbybird|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 896 1728 1904 912 "ledg\[3\]" "" } { 824 1728 1904 840 "ledg\[0\]" "" } { 848 1728 1904 864 "ledg\[1\]" "" } { 872 1728 1904 888 "ledg\[2\]" "" } { 920 1728 1904 936 "ledg\[4\]" "" } { 944 1728 1904 960 "ledg\[5\]" "" } { 968 1728 1904 984 "ledg\[6\]" "" } { 992 1728 1904 1008 "ledg\[7\]" "" } { 1016 1728 1904 1032 "ledg\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559038048204 "|flabbybird|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 896 1728 1904 912 "ledg\[3\]" "" } { 824 1728 1904 840 "ledg\[0\]" "" } { 848 1728 1904 864 "ledg\[1\]" "" } { 872 1728 1904 888 "ledg\[2\]" "" } { 920 1728 1904 936 "ledg\[4\]" "" } { 944 1728 1904 960 "ledg\[5\]" "" } { 968 1728 1904 984 "ledg\[6\]" "" } { 992 1728 1904 1008 "ledg\[7\]" "" } { 1016 1728 1904 1032 "ledg\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559038048204 "|flabbybird|ledg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559038048204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559038048389 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball_training:inst18\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball_training:inst18\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 69 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 832 536 712 976 "inst18" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038048878 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball_over:inst19\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball_over:inst19\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 69 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -72 800 976 72 "inst19" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038048878 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 69 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -80 320 496 64 "inst17" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038048878 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball:inst2\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball:inst2\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 82 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 248 816 1032 520 "inst2" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038048878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559038049232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559038049232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1102 " "Implemented 1102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559038049542 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559038049542 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1559038049542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1023 " "Implemented 1023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559038049542 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559038049542 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1559038049542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559038049542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559038049597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 22:07:29 2019 " "Processing ended: Tue May 28 22:07:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559038049597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559038049597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559038049597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559038049597 ""}
