# 
# Synthesis run script generated by Vivado
# 

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7k160tffg676-2L

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir F:/Desk/OExp_HDL/OExp_HDL.cache/wt [current_project]
set_property parent.project_path F:/Desk/OExp_HDL/OExp_HDL.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo f:/Desk/OExp_HDL/OExp_HDL.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
add_files f:/Desk/OExp_HDL/RISCV-DEMO9.coe
add_files f:/Desk/OExp_HDL/D_mem.coe
read_verilog -library xil_defaultlib {
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/ArrayKeys/Arraykeys.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/CLKDIV/Clkdiv.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/Counter/Counter.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/DSEGIO/DSEGIO.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/Disp2Hex/Disp2Hex.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/Display/Display.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/EnterT32/EnterT32.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/VGA/Font816.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/GPIO/GPIO.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/MIOBUS/MIOBUS.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/PIO/PIO.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/RSCPUE/RCPU9/RSCPU9.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/VGA/VGATEST.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/VGA/vga.v
  F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/new/CSTE_RISCVEDF.v
}
read_ip -quiet f:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/ip/RAM_B/RAM_B.xci
set_property used_in_implementation false [get_files -all f:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/ip/RAM_B/RAM_B_ooc.xdc]

read_ip -quiet f:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/ip/ROM_D/ROM_D.xci
set_property used_in_implementation false [get_files -all f:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/ip/ROM_D/ROM_D_ooc.xdc]

read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/EnterT32/EnterT32.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/ArrayKeys/Arraykeys.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/PIO/PIO.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/GPIO/GPIO.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/Disp2Hex/Disp2Hex.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/Display/Display.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/DSEGIO/DSEGIO.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/MIOBUS/MIOBUS.edf
read_edif F:/Desk/OExp_HDL/OExp_HDL.srcs/sources_1/imports/ORGIP/RSCPUE/RCPU9/RSCPU9.edf
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc F:/Desk/OExp_HDL/OExp_HDL.srcs/constrs_1/imports/OExp_HDL/CSTE_V20.xdc
set_property used_in_implementation false [get_files F:/Desk/OExp_HDL/OExp_HDL.srcs/constrs_1/imports/OExp_HDL/CSTE_V20.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top CSTE_RISCVEDF -part xc7k160tffg676-2L


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef CSTE_RISCVEDF.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file CSTE_RISCVEDF_utilization_synth.rpt -pb CSTE_RISCVEDF_utilization_synth.pb"
