Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 18 16:06:32 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file quad_bcd_timing_summary_routed.rpt -pb quad_bcd_timing_summary_routed.pb -rpx quad_bcd_timing_summary_routed.rpx -warn_on_violation
| Design       : quad_bcd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  147         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (147)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (305)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (147)
--------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: nolabel_line24/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line25/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (305)
--------------------------------------------------
 There are 305 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.718        0.000                      0                   65        0.319        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.718        0.000                      0                   65        0.319        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.358ns (34.925%)  route 2.530ns (65.075%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.289     8.974    nolabel_line24/clear
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    nolabel_line24/clk
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.335    14.692    nolabel_line24/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.358ns (34.925%)  route 2.530ns (65.075%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.289     8.974    nolabel_line24/clear
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    nolabel_line24/clk
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.335    14.692    nolabel_line24/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.358ns (34.925%)  route 2.530ns (65.075%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.289     8.974    nolabel_line24/clear
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    nolabel_line24/clk
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.335    14.692    nolabel_line24/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.358ns (34.925%)  route 2.530ns (65.075%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.289     8.974    nolabel_line24/clear
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    nolabel_line24/clk
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.335    14.692    nolabel_line24/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.358ns (36.178%)  route 2.396ns (63.822%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.154     8.839    nolabel_line24/clear
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.335    14.689    nolabel_line24/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.358ns (36.178%)  route 2.396ns (63.822%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.154     8.839    nolabel_line24/clear
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.335    14.689    nolabel_line24/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.358ns (36.178%)  route 2.396ns (63.822%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.154     8.839    nolabel_line24/clear
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.335    14.689    nolabel_line24/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.358ns (36.178%)  route 2.396ns (63.822%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.154     8.839    nolabel_line24/clear
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.335    14.689    nolabel_line24/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.358ns (36.214%)  route 2.392ns (63.786%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.150     8.835    nolabel_line24/clear
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    nolabel_line24/clk
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.335    14.691    nolabel_line24/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 nolabel_line24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.358ns (36.214%)  route 2.392ns (63.786%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    nolabel_line24/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line24/counter_reg[10]/Q
                         net (fo=4, routed)           1.242     6.783    nolabel_line24/counter_reg[10]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  nolabel_line24/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.907    nolabel_line24/counter0_carry__0_i_7_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.457 r  nolabel_line24/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    nolabel_line24/counter0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  nolabel_line24/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    nolabel_line24/counter0_carry__1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  nolabel_line24/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.150     8.835    nolabel_line24/clear
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    nolabel_line24/clk
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.335    14.691    nolabel_line24/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.231ns (50.722%)  route 0.224ns (49.278%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    nolabel_line24/clk
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line24/counter_reg[26]/Q
                         net (fo=4, routed)           0.065     1.652    nolabel_line24/counter_reg[26]
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.697 f  nolabel_line24/clk_out_i_3/O
                         net (fo=1, routed)           0.159     1.857    nolabel_line24/clk_out_i_3_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.902 r  nolabel_line24/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.902    nolabel_line24/clk_out_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  nolabel_line24/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    nolabel_line24/clk
    SLICE_X38Y43         FDRE                                         r  nolabel_line24/clk_out_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.120     1.582    nolabel_line24/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line24/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.771    nolabel_line24/counter_reg[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  nolabel_line24/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    nolabel_line24/counter[0]_i_2_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  nolabel_line24/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    nolabel_line24/counter_reg[0]_i_1_n_7
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line24/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line24/counter_reg[3]/Q
                         net (fo=4, routed)           0.195     1.781    nolabel_line24/counter_reg[3]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  nolabel_line24/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line24/counter_reg[0]_i_1_n_4
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    nolabel_line24/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line24/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line24/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.803%)  route 0.197ns (44.197%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    nolabel_line24/clk
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line24/counter_reg[27]/Q
                         net (fo=4, routed)           0.197     1.784    nolabel_line24/counter_reg[27]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  nolabel_line24/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    nolabel_line24/counter_reg[24]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    nolabel_line24/clk
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line24/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.249ns (55.721%)  route 0.198ns (44.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    nolabel_line24/clk
    SLICE_X36Y45         FDRE                                         r  nolabel_line24/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line24/counter_reg[23]/Q
                         net (fo=4, routed)           0.198     1.785    nolabel_line24/counter_reg[23]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  nolabel_line24/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line24/counter_reg[20]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  nolabel_line24/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    nolabel_line24/clk
    SLICE_X36Y45         FDRE                                         r  nolabel_line24/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line24/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.249ns (55.713%)  route 0.198ns (44.287%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    nolabel_line24/clk
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/counter_reg[31]/Q
                         net (fo=4, routed)           0.198     1.786    nolabel_line24/counter_reg[31]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  nolabel_line24/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    nolabel_line24/counter_reg[28]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    nolabel_line24/clk
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/counter_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line24/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.485%)  route 0.197ns (43.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    nolabel_line24/clk
    SLICE_X36Y45         FDRE                                         r  nolabel_line24/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line24/counter_reg[20]/Q
                         net (fo=4, routed)           0.197     1.784    nolabel_line24/counter_reg[20]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  nolabel_line24/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    nolabel_line24/counter_reg[20]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  nolabel_line24/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    nolabel_line24/clk
    SLICE_X36Y45         FDRE                                         r  nolabel_line24/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line24/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.459%)  route 0.197ns (43.541%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    nolabel_line24/clk
    SLICE_X36Y41         FDRE                                         r  nolabel_line24/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line24/counter_reg[4]/Q
                         net (fo=4, routed)           0.197     1.784    nolabel_line24/counter_reg[4]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  nolabel_line24/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    nolabel_line24/counter_reg[4]_i_1_n_7
    SLICE_X36Y41         FDRE                                         r  nolabel_line24/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    nolabel_line24/clk
    SLICE_X36Y41         FDRE                                         r  nolabel_line24/counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line24/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.256ns (56.436%)  route 0.198ns (43.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    nolabel_line24/clk
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line24/counter_reg[24]/Q
                         net (fo=4, routed)           0.198     1.785    nolabel_line24/counter_reg[24]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  nolabel_line24/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    nolabel_line24/counter_reg[24]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    nolabel_line24/clk
    SLICE_X36Y46         FDRE                                         r  nolabel_line24/counter_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line24/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line24/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.249ns (54.706%)  route 0.206ns (45.294%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    nolabel_line24/clk
    SLICE_X36Y44         FDRE                                         r  nolabel_line24/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line24/counter_reg[19]/Q
                         net (fo=4, routed)           0.206     1.793    nolabel_line24/counter_reg[19]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  nolabel_line24/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    nolabel_line24/counter_reg[16]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  nolabel_line24/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    nolabel_line24/clk
    SLICE_X36Y44         FDRE                                         r  nolabel_line24/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line24/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   nolabel_line24/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   nolabel_line24/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   nolabel_line24/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   nolabel_line24/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   nolabel_line24/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   nolabel_line24/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   nolabel_line24/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   nolabel_line24/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   nolabel_line24/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   nolabel_line24/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   nolabel_line24/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   nolabel_line24/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   nolabel_line24/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line24/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line24/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   nolabel_line24/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   nolabel_line24/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   nolabel_line24/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   nolabel_line24/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   nolabel_line24/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line24/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line24/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           316 Endpoints
Min Delay           316 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd100/bout_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.780ns  (logic 4.524ns (38.405%)  route 7.256ns (61.595%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.283    10.258    b2h/v[3]_i_6_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.382 r  b2h/v[3]_i_5__2/O
                         net (fo=5, routed)           1.274    11.656    bcd100/v_reg[0]_1
    SLICE_X46Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.780 r  bcd100/bout_i_1__1/O
                         net (fo=1, routed)           0.000    11.780    bcd100/bout_i_1__1_n_0
    SLICE_X46Y4          FDRE                                         r  bcd100/bout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/v_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.476ns  (logic 4.524ns (39.421%)  route 6.952ns (60.579%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.135    10.110    b2h/v[3]_i_6_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  b2h/v[3]_i_4/O
                         net (fo=6, routed)           1.118    11.352    bcd1/v_reg[0]_3
    SLICE_X44Y1          LUT4 (Prop_lut4_I0_O)        0.124    11.476 r  bcd1/v[0]_i_1/O
                         net (fo=1, routed)           0.000    11.476    bcd1/v[0]_i_1_n_0
    SLICE_X44Y1          FDSE                                         r  bcd1/v_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/v_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.470ns  (logic 4.524ns (39.443%)  route 6.946ns (60.557%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.275    10.250    b2h/v[3]_i_6_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  b2h/v[3]_i_5/O
                         net (fo=5, routed)           0.972    11.346    bcd1/v_reg[0]_2
    SLICE_X46Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.470 r  bcd1/v[1]_i_1/O
                         net (fo=1, routed)           0.000    11.470    bcd1/v[1]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  bcd1/v_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd10/v_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.427ns  (logic 4.524ns (39.589%)  route 6.903ns (60.411%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.354    10.329    b2h/v[3]_i_6_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.453 r  b2h/v[3]_i_5__0/O
                         net (fo=5, routed)           0.850    11.303    bcd10/v_reg[0]_2
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.124    11.427 r  bcd10/v[3]_i_1/O
                         net (fo=1, routed)           0.000    11.427    bcd10/v[3]_i_1_n_0
    SLICE_X47Y1          FDSE                                         r  bcd10/v_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd10/v_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.412ns  (logic 4.524ns (39.641%)  route 6.888ns (60.359%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.354    10.329    b2h/v[3]_i_6_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.453 r  b2h/v[3]_i_5__0/O
                         net (fo=5, routed)           0.835    11.288    bcd10/v_reg[0]_2
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.412 r  bcd10/v[1]_i_1/O
                         net (fo=1, routed)           0.000    11.412    bcd10/v[1]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  bcd10/v_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/v_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 4.524ns (39.696%)  route 6.873ns (60.304%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.135    10.110    b2h/v[3]_i_6_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  b2h/v[3]_i_4/O
                         net (fo=6, routed)           1.039    11.273    bcd1/v_reg[0]_3
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.124    11.397 r  bcd1/v[3]_i_1/O
                         net (fo=1, routed)           0.000    11.397    bcd1/v[3]_i_1_n_0
    SLICE_X44Y1          FDSE                                         r  bcd1/v_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd100/v_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.380ns  (logic 4.524ns (39.755%)  route 6.856ns (60.245%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.283    10.258    b2h/v[3]_i_6_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.382 r  b2h/v[3]_i_5__2/O
                         net (fo=5, routed)           0.874    11.256    bcd100/v_reg[0]_1
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.380 r  bcd100/v[2]_i_1/O
                         net (fo=1, routed)           0.000    11.380    bcd100/v[2]_i_1_n_0
    SLICE_X47Y4          FDRE                                         r  bcd100/v_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd100/v_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.323ns  (logic 4.524ns (39.953%)  route 6.799ns (60.047%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           1.283    10.258    b2h/v[3]_i_6_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.382 r  b2h/v[3]_i_5__2/O
                         net (fo=5, routed)           0.818    11.199    bcd100/v_reg[0]_1
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.323 r  bcd100/v[1]_i_1/O
                         net (fo=1, routed)           0.000    11.323    bcd100/v[1]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  bcd100/v_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd10/bout_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 4.524ns (39.975%)  route 6.793ns (60.025%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           0.968     9.943    b2h/v[3]_i_6_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124    10.067 r  b2h/v[3]_i_4__0/O
                         net (fo=6, routed)           1.126    11.193    bcd10/v_reg[0]_3
    SLICE_X46Y1          LUT6 (Prop_lut6_I4_O)        0.124    11.317 r  bcd10/bout_i_1__0/O
                         net (fo=1, routed)           0.000    11.317    bcd10/bout_i_1__0_n_0
    SLICE_X46Y1          FDRE                                         r  bcd10/bout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd10/v_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.312ns  (logic 4.524ns (39.993%)  route 6.788ns (60.007%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  bcd1000/v_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd1000/v_reg[2]/Q
                         net (fo=11, routed)          1.321     1.839    bcd1000/v_reg[2]_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  bcd1000/hex2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.963    b2h/S[0]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.387 r  b2h/hex2__0_carry/O[1]
                         net (fo=2, routed)           1.147     3.534    b2h/O[1]
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.303     3.837 r  b2h/v[3]_i_25/O
                         net (fo=1, routed)           0.000     3.837    bcd10/v[3]_i_19[2]
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.235 r  bcd10/v_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.235    b2h/CO[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.569 r  b2h/v_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.803     5.371    b2h/C[9]
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.303     5.674 r  b2h/v[3]_i_14/O
                         net (fo=1, routed)           0.000     5.674    b2h/v[3]_i_14_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.075 r  b2h/v_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.075    b2h/v_reg[3]_i_12_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.297 r  b2h/v_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.602     6.899    b2h/PCOUT[10]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     7.841 r  b2h/v_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.826     8.668    b2h/v[12]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.307     8.975 f  b2h/v[3]_i_6/O
                         net (fo=7, routed)           0.968     9.943    b2h/v[3]_i_6_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124    10.067 r  b2h/v[3]_i_4__0/O
                         net (fo=6, routed)           1.121    11.188    bcd10/v_reg[0]_3
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    11.312 r  bcd10/v[0]_i_1/O
                         net (fo=1, routed)           0.000    11.312    bcd10/v[0]_i_1_n_0
    SLICE_X47Y1          FDSE                                         r  bcd10/v_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pu1/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pu1/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE                         0.000     0.000 r  pu1/in_prev_reg/C
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pu1/in_prev_reg/Q
                         net (fo=1, routed)           0.052     0.193    db08/in_prev
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.238 r  db08/out_i_1__5/O
                         net (fo=1, routed)           0.000     0.238    pu1/out_reg_1
    SLICE_X38Y1          FDRE                                         r  pu1/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pu10/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pu10/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE                         0.000     0.000 r  pu10/in_prev_reg/C
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pu10/in_prev_reg/Q
                         net (fo=1, routed)           0.056     0.197    db05/in_prev
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.242 r  db05/out_i_1__3/O
                         net (fo=1, routed)           0.000     0.242    pu10/out_reg_1
    SLICE_X38Y1          FDRE                                         r  pu10/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db01/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pu1000/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  db01/btn_out_reg/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  db01/btn_out_reg/Q
                         net (fo=3, routed)           0.078     0.242    pu1000/up1000d
    SLICE_X38Y5          FDRE                                         r  pu1000/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pd10/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pd10/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE                         0.000     0.000 r  pd10/in_prev_reg/C
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pd10/in_prev_reg/Q
                         net (fo=1, routed)           0.091     0.232    db07/in_prev
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.277 r  db07/out_i_1__4/O
                         net (fo=1, routed)           0.000     0.277    pd10/out_reg_1
    SLICE_X38Y1          FDRE                                         r  pd10/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db09/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pd1/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.357%)  route 0.139ns (49.643%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE                         0.000     0.000 r  db09/btn_out_reg/C
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db09/btn_out_reg/Q
                         net (fo=3, routed)           0.139     0.280    pd1/down1d
    SLICE_X41Y0          FDRE                                         r  pd1/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pd1/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pd1/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE                         0.000     0.000 r  pd1/in_prev_reg/C
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pd1/in_prev_reg/Q
                         net (fo=1, routed)           0.054     0.182    db09/in_prev
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  db09/out_i_1__6/O
                         net (fo=1, routed)           0.000     0.281    pd1/out_reg_1
    SLICE_X41Y0          FDRE                                         r  pd1/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db1/btn_stable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db1/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE                         0.000     0.000 r  db1/btn_stable_reg/C
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db1/btn_stable_reg/Q
                         net (fo=2, routed)           0.097     0.238    db1/btn_stable_reg_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.045     0.283 r  db1/btn_out_i_1__7/O
                         net (fo=1, routed)           0.000     0.283    db1/btn_out_i_1__7_n_0
    SLICE_X49Y1          FDRE                                         r  db1/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1000/v_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            bcd1000/v_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDSE                         0.000     0.000 r  bcd1000/v_reg[3]/C
    SLICE_X47Y5          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  bcd1000/v_reg[3]/Q
                         net (fo=10, routed)          0.099     0.240    bcd1000/v_reg[3]_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  bcd1000/v[2]_i_1/O
                         net (fo=1, routed)           0.000     0.285    bcd1000/v[2]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  bcd1000/v_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db04/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pd100/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.129%)  route 0.146ns (50.871%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE                         0.000     0.000 r  db04/btn_out_reg/C
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db04/btn_out_reg/Q
                         net (fo=3, routed)           0.146     0.287    pd100/down100d
    SLICE_X36Y2          FDRE                                         r  pd100/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pd100/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pd100/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE                         0.000     0.000 r  pd100/in_prev_reg/C
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pd100/in_prev_reg/Q
                         net (fo=1, routed)           0.062     0.190    db04/in_prev
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  db04/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.289    pd100/out_reg_1
    SLICE_X36Y2          FDRE                                         r  pd100/out_reg/D
  -------------------------------------------------------------------    -------------------





