<module name="MCRC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CRC_CTRL0" acronym="CRC_CTRL0" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH4_PSA_SWRE" width="1" begin="24" end="24" resetval="0x0" description="Channel 4 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a 0 . 0 = PSA Signature Register not reset 1 = PSA Signature Register reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_PSA_SWRE" width="1" begin="16" end="16" resetval="0x0" description="Channel 3 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a 0 . 0 = PSA Signature Register not reset 1 = PSA Signature Register reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_PSA_SWRE" width="1" begin="8" end="8" resetval="0x0" description="Channel 2 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a 0 . 0 = PSA Signature Register not reset 1 = PSA Signature Register reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_PSA_SWRE" width="1" begin="0" end="0" resetval="0x0" description="Channel 1 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a 0 . 0 = PSA Signature Register not reset 1 = PSA Signature Register reset" range="" rwaccess="RW"/>
  </register>
  <register id="CRC_CTRL1" acronym="CRC_CTRL1" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PWDN" width="1" begin="0" end="0" resetval="0x0" description="Power Down. When set, MCRC Module is put in power down mode. 0 = MCRC is not in power down mode. 1 = MCRC is in power down mode." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_CTRL2" acronym="CRC_CTRL2" offset="0x10" width="32" description="Data capture mode is especially useful when it is used in conjunction when data trace (CH1_TRACEEN) for channel 1. The seed value can be planted in PSA Signature Register during data capture mode by writing a seed value into PSA Signature Register. Data trace enable bit is then set to snoop and compress any read transaction on Data buses. When trace enable bit is set, CH1_MODE is automatically reset to data capture mode. To change mode from one to another in the middle of an on-going mode user should take the following steps:">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH4_MODE" width="2" begin="25" end="24" resetval="0x0" description="Channel 4 Mode. 00 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register. 01 = AUTO mode 10 = 11 = Full-CPU mode For all four channels the seed value can be first planted into PSA register before the Channel Mode is switched to Full-CPU mode since host CPU controls the amount of data for compression. During AUTO mode, the PSA register is automatically reset to zero at the end of each sector compression." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_MODE" width="2" begin="17" end="16" resetval="0x0" description="Channel 3 Mode. 00 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register. 01 = AUTO mode 10 = 11 = Full-CPU mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_MODE" width="2" begin="9" end="8" resetval="0x0" description="Channel 2 Mode. 00 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register. 01 = AUTO mode 10 = 11 = Full-CPU mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_TRACEEN" width="1" begin="4" end="4" resetval="0x0" description="Channel 1 Data Trace Enable When set, the channel is put into data trace mode. The channel snoops on the CPU VBUSM, ITCM, DTCM buses for any read transaction. Any read data on these buses is compressed by the PSA Signature Register. When suspend is on, the PSA Signature Register does not compress any read data on these buses. 0 = Data Trace disable 1 = Data Trace enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_MODE" width="2" begin="1" end="0" resetval="0x0" description="Channel 1 Mode. 00 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register. 01 = AUTO mode 10 = 11 = Full-CPU mode" range="" rwaccess="RW"/>
  </register>
  <register id="CRC_INTS" acronym="CRC_INTS" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH4_TIME_OUT_ENS" width="1" begin="28" end="28" resetval="0x0" description="Channel 4 Timeout Interrupt Enable Bit Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_UNDERENS" width="1" begin="27" end="27" resetval="0x0" description="Channel 4 Underrun Interrupt Enable Bit Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_OVERENS" width="1" begin="26" end="26" resetval="0x0" description="Channel 4 Overrun Interrupt Enable Bit Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_CRC_FAILENS" width="1" begin="25" end="25" resetval="0x0" description="Channel 4 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_CCITENS" width="1" begin="24" end="24" resetval="0x0" description="Channel 4 Compression Complete Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_TIME_OUT_ENS" width="1" begin="20" end="20" resetval="0x0" description="Channel 3 Timeout Interrupt Enable Bit Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_UNDERENS" width="1" begin="19" end="19" resetval="0x0" description="Channel 3 Underrun Interrupt Enable Bit Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_OVERENS" width="1" begin="18" end="18" resetval="0x0" description="Channel 3 Overrun Interrupt Enable Bit Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_CRC_FAILENS" width="1" begin="17" end="17" resetval="0x0" description="Channel 3 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_CCITENS" width="1" begin="16" end="16" resetval="0x0" description="Channel 3 Compression Complete Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_TIME_OUT_ENS" width="1" begin="12" end="12" resetval="0x0" description="Channel 2 Timeout Interrupt Enable Bit Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_UNDERENS" width="1" begin="11" end="11" resetval="0x0" description="Channel 2 Underrun Interrupt Enable Bit Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_OVERENS" width="1" begin="10" end="10" resetval="0x0" description="Channel 2 Overrun Interrupt Enable Bit Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_CRC_FAILENS" width="1" begin="9" end="9" resetval="0x0" description="Channel 2 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_CCITENS" width="1" begin="8" end="8" resetval="0x0" description="Channel 2 Compression Complete Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_TIME_OUT_ENS" width="1" begin="4" end="4" resetval="0x0" description="Channel 1 Timeout Interrupt Enable Bit Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_UNDERENS" width="1" begin="3" end="3" resetval="0x0" description="Channel 1 Underrun Interrupt Enable Bit Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_OVERENS" width="1" begin="2" end="2" resetval="0x0" description="Channel 1 Overrun Interrupt Enable Bit Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_CRC_FAILENS" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_CCITENS" width="1" begin="0" end="0" resetval="0x0" description="Channel 1 Compression Complete Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt enable" range="" rwaccess="RW"/>
  </register>
  <register id="CRC_INTR" acronym="CRC_INTR" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH4_TIME_OUT_ENR" width="1" begin="28" end="28" resetval="0x0" description="Channel 4 Timeout Interrupt Disable Bit Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_UNDERENR" width="1" begin="27" end="27" resetval="0x0" description="Channel 4 Underrun Interrupt Disable Bit Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_OVERENR" width="1" begin="26" end="26" resetval="0x0" description="Channel 4 Overrun Interrupt Disable Bit Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_CRC_FAILENR" width="1" begin="25" end="25" resetval="0x0" description="Channel 4 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH4_CCITENR" width="1" begin="24" end="24" resetval="0x0" description="Channel 4 Compression Complete Interrupt Disable Bit Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable) User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_TIME_OUT_ENR" width="1" begin="20" end="20" resetval="0x0" description="Channel 3 Timeout Interrupt Disable Bit Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_UNDERENR" width="1" begin="19" end="19" resetval="0x0" description="Channel 3 Underrun Interrupt Disable Bit Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_OVERENR" width="1" begin="18" end="18" resetval="0x0" description="Channel 3 Overrun Interrupt Disable Bit Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_CRC_FAILENR" width="1" begin="17" end="17" resetval="0x0" description="Channel 3 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH3_CCITENR" width="1" begin="16" end="16" resetval="0x0" description="Channel 3 Compression Complete Interrupt Disable Bit Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable) User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_TIME_OUT_ENR" width="1" begin="12" end="12" resetval="0x0" description="Channel 2 Timeout Interrupt Disable Bit Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_UNDERENR" width="1" begin="11" end="11" resetval="0x0" description="Channel 2 Underrun Interrupt Disable Bit Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_OVERENR" width="1" begin="10" end="10" resetval="0x0" description="Channel 2 Overrun Interrupt Disable Bit Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_CRC_FAILENR" width="1" begin="9" end="9" resetval="0x0" description="Channel 2 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH2_CCITENR" width="1" begin="8" end="8" resetval="0x0" description="Channel 2 Compression Complete Interrupt Disable Bit Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable) User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_TIME_OUT_ENR" width="1" begin="4" end="4" resetval="0x0" description="Channel 1 Timeout Interrupt Disable Bit Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_UNDERENR" width="1" begin="3" end="3" resetval="0x0" description="Channel 1 Underrun Interrupt Disable Bit Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_OVERENR" width="1" begin="2" end="2" resetval="0x0" description="Channel 1 Overrun Interrupt Disable Bit Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_CRC_FAILENR" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="CH1_CCITENR" width="1" begin="0" end="0" resetval="0x0" description="Channel 1 Compression Complete Interrupt Disable Bit Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable) User and privileged mode read: 0 = Compression Complete Interrupt disable 1 = Compression Complete Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Compression Complete Interrupt disable" range="" rwaccess="RW"/>
  </register>
  <register id="CRC_STATUS" acronym="CRC_STATUS" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH4_TIME_OUT" width="1" begin="28" end="28" resetval="0x0" description="Channel 4 CRC Timeout Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH4_UNDER" width="1" begin="27" end="27" resetval="0x0" description="Channel 4 CRC Underrun Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH4_OVER" width="1" begin="26" end="26" resetval="0x0" description="Channel 4 CRC Overrun Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH4_CRC_FAIL" width="1" begin="25" end="25" resetval="0x0" description="Channel 4 CRC Compare Fail Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH4_CCIT" width="1" begin="24" end="24" resetval="0x0" description="Channel 4 CRC Pattern Compression Complete Status Flag. This bit is cleared by writing a ?1? to it only. Writing ?0? has no effect. This bit is only set in Semi-CPU mode. 0 = No CRC pattern compression complete interrupt is active 1 = CRC pattern compression complete interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_TIME_OUT" width="1" begin="20" end="20" resetval="0x0" description="Channel 3 CRC Timeout Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH3_UNDER" width="1" begin="19" end="19" resetval="0x0" description="Channel 3 CRC Underrun Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH3_OVER" width="1" begin="18" end="18" resetval="0x0" description="Channel 3 CRC Overrun Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH3_CRC_FAIL" width="1" begin="17" end="17" resetval="0x0" description="Channel 3 CRC Compare Fail Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH3_CCIT" width="1" begin="16" end="16" resetval="0x0" description="Channel 3 CRC Pattern Compression Complete Status Flag. This bit is cleared by writing a ?1? to it only. Writing ?0? has no effect. This bit is only set in Semi-CPU mode. 0 = No CRC pattern compression complete interrupt is active 1 = CRC pattern compression complete interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_TIME_OUT" width="1" begin="12" end="12" resetval="0x0" description="Channel 2 CRC Timeout Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH2_UNDER" width="1" begin="11" end="11" resetval="0x0" description="Channel 2 CRC Underrun Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH2_OVER" width="1" begin="10" end="10" resetval="0x0" description="Channel 2 CRC Overrun Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH2_CRC_FAIL" width="1" begin="9" end="9" resetval="0x0" description="Channel 2 CRC Compare Fail Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH2_CCIT" width="1" begin="8" end="8" resetval="0x0" description="Channel 2 CRC Pattern Compression Complete Status Flag. This bit is cleared by writing a ?1? to it only. Writing ?0? has no effect. This bit is only set in Semi-CPU mode. 0 = No CRC pattern compression complete interrupt is active 1 = CRC pattern compression complete interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_TIME_OUT" width="1" begin="4" end="4" resetval="0x0" description="Channel 1 CRC Timeout Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH1_UNDER" width="1" begin="3" end="3" resetval="0x0" description="Channel 1 CRC Underrun Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH1_OVER" width="1" begin="2" end="2" resetval="0x0" description="Channel 1 CRC Overrun Status Flag This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH1_CRC_FAIL" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 CRC Compare Fail Status Flag. This bit is cleared by writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active" range="" rwaccess="RW"/>
    <bitfield id="CH1_CCIT" width="1" begin="0" end="0" resetval="0x0" description="Channel 1 CRC Pattern Compression Complete Status Flag. This bit is cleared by writing a ?1? to it only. Writing ?0? has no effect. This bit is only set in Semi-CPU mode. 0 = No CRC pattern compression complete interrupt is active 1 = CRC pattern compression complete interrupt is active" range="" rwaccess="RW"/>
  </register>
  <register id="CRC_INT_OFFSET_REG" acronym="CRC_INT_OFFSET_REG" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC" width="8" begin="7" end="0" resetval="0x0" description="Interrupt Offset. ARRAY(0x2439fb0)" range="" rwaccess="RW"/>
  </register>
  <register id="CRC_BUSY" acronym="CRC_BUSY" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH4_BUSY" width="1" begin="24" end="24" resetval="0x0" description="ARRAY(0x243e780)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_BUSY" width="1" begin="16" end="16" resetval="0x0" description="ARRAY(0x243e9a0)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_BUSY" width="1" begin="8" end="8" resetval="0x0" description="ARRAY(0x243eba0)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_BUSY" width="1" begin="0" end="0" resetval="0x0" description="ARRAY(0x243eda0)" range="" rwaccess="R"/>
  </register>
  <register id="CRC_PCOUNT_REG1" acronym="CRC_PCOUNT_REG1" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_PAT_COUNT1" width="20" begin="19" end="0" resetval="0x0" description="Channel 1 Pattern Counter Preload Register. This register contains the number of data patterns in one sector to be compressed before a CRC is performed." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_SCOUNT_REG1" acronym="CRC_SCOUNT_REG1" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_SEC_COUNT1" width="16" begin="15" end="0" resetval="0x0" description="Channel 1 Sector Counter Preload Register. This register contains the number of sectors in one block of memory." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_CURSEC_REG1" acronym="CRC_CURSEC_REG1" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_CURSEC1" width="16" begin="15" end="0" resetval="0x0" description="Channel 1 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_WDTOPLD1" acronym="CRC_WDTOPLD1" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_WDTOPLD1" width="24" begin="23" end="0" resetval="0x0" description="Channel 1 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_BCTOPLD1" acronym="CRC_BCTOPLD1" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_BCTOPLD1" width="24" begin="23" end="0" resetval="0x0" description="Channel 1 Block Complete Timeout Counter Preload Register. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGL1" acronym="PSA_SIGREGL1" offset="0x60" width="32" description="">
    <bitfield id="PSASIG1" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 PSA Signature Low Register. This register contains the value stored at PSASIG1[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGH1" acronym="PSA_SIGREGH1" offset="0x64" width="32" description="">
    <bitfield id="PSASIG1_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 PSA Signature High Register. This register contains the value stored at PSASIG1[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGL1" acronym="CRC_REGL1" offset="0x68" width="32" description="">
    <bitfield id="CRC1" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 CRC Value Low Register. This register contains the current known good signature value stored at CRC1[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGH1" acronym="CRC_REGH1" offset="0x6C" width="32" description="">
    <bitfield id="CRC1_47_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 CRC Value High Register. This register contains the current known good signature value stored at CRC1[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGL1" acronym="PSA_SECSIGREGL1" offset="0x70" width="32" description="">
    <bitfield id="PSASECSIG1" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG1[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGH1" acronym="PSA_SECSIGREGH1" offset="0x74" width="32" description="">
    <bitfield id="PSASECSIG1" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG1[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGL1" acronym="RAW_DATAREGL1" offset="0x78" width="32" description="">
    <bitfield id="RAW_DATA1" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 Raw Data Low Register. This register contains bit 31:0 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGH1" acronym="RAW_DATAREGH1" offset="0x7C" width="32" description="">
    <bitfield id="RAW_DATA1_47_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 Raw Data High Register. This register contains bit 63:32 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_PCOUNT_REG2" acronym="CRC_PCOUNT_REG2" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_PAT_COUNT2" width="20" begin="19" end="0" resetval="0x0" description="CRC Pattern Counter Preload Register 2 This register contains the number of data patterns in one sector to be compressed before a CRC is performed." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_SCOUNT_REG2" acronym="CRC_SCOUNT_REG2" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_SEC_COUNT2" width="16" begin="15" end="0" resetval="0x0" description="Channel 2 Sector Counter Preload Register. This register contains the number of sectors in one block of memory." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_CURSEC_REG2" acronym="CRC_CURSEC_REG2" offset="0x88" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_CURSEC2" width="16" begin="15" end="0" resetval="0x0" description="Channel 2 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_WDTOPLD2" acronym="CRC_WDTOPLD2" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_WDTOPLD2" width="24" begin="23" end="0" resetval="0x0" description="Channel 2 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_BCTOPLD2" acronym="CRC_BCTOPLD2" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_BCTOPLD2" width="24" begin="23" end="0" resetval="0x0" description="Channel 2 Block Complete Timeout Counter Preload Register. This register contains the number of clock cycles within which the CRC of an entire block needs to complete before a timeout interrupt is generated." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGL2" acronym="PSA_SIGREGL2" offset="0xA0" width="32" description="">
    <bitfield id="PSASIG2" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 PSA Signature Low Register. This register contains the value stored at PSASIG2[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGH2" acronym="PSA_SIGREGH2" offset="0xA4" width="32" description="">
    <bitfield id="PSASIG2_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 PSA Signature High Register. This register contains the value stored at PSASIG2[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGL2" acronym="CRC_REGL2" offset="0xA8" width="32" description="">
    <bitfield id="CRC2" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 CRC Value Low Register. This register contains the current known good signature value stored at CRC2[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGH2" acronym="CRC_REGH2" offset="0xAC" width="32" description="">
    <bitfield id="CRC2_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 CRC Value High Register. This register contains the current known good signature value stored at CRC2[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGL2" acronym="PSA_SECSIGREGL2" offset="0xB0" width="32" description="">
    <bitfield id="PSASECSIG2" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG2[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGH2" acronym="PSA_SECSIGREGH2" offset="0xB4" width="32" description="">
    <bitfield id="PSASECSIG2_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG2[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGL2" acronym="RAW_DATAREGL2" offset="0xB8" width="32" description="">
    <bitfield id="RAW_DATA2" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 Raw Data Low Register. This register contains bit 31:0 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGH2" acronym="RAW_DATAREGH2" offset="0xBC" width="32" description="">
    <bitfield id="RAW_DATA2_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 Raw Data High Register. This register contains bit 63:32 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_PCOUNT_REG3" acronym="CRC_PCOUNT_REG3" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_PAT_COUNT3" width="20" begin="19" end="0" resetval="0x0" description="Channel 3 Pattern Counter Preload Register. This register contains the number of data patterns in one sector to be compressed before a CRC is performed." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_SCOUNT_REG3" acronym="CRC_SCOUNT_REG3" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_SEC_COUNT3" width="16" begin="15" end="0" resetval="0x0" description="Channel 3 Sector Counter Preload Register. This register contains the number of sectors in one block of memory." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_CURSEC_REG3" acronym="CRC_CURSEC_REG3" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_CURSEC3" width="16" begin="15" end="0" resetval="0x0" description="Channel 3 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_WDTOPLD3" acronym="CRC_WDTOPLD3" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_WDTOPLD3" width="16" begin="15" end="0" resetval="0x0" description="Channel 3 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_BCTOPLD3" acronym="CRC_BCTOPLD3" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_BCTOPLD3" width="24" begin="23" end="0" resetval="0x0" description="Channel 3 Block Complete Timeout Counter Preload Register. This register contains the number of clock cycles within which the CRC of an entire block needs to complete before a timeout interrupt is generated." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGL3" acronym="PSA_SIGREGL3" offset="0xE0" width="32" description="">
    <bitfield id="PSASIG3" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 PSA Signature Low Register. This register contains the value stored at PSASIG3[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGH3" acronym="PSA_SIGREGH3" offset="0xE4" width="32" description="">
    <bitfield id="PSASIG3_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 PSA Signature High Register. This register contains the value stored at PSASIG3[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGL3" acronym="CRC_REGL3" offset="0xE8" width="32" description="">
    <bitfield id="CRC3" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 CRC Value Low Register. This register contains the current known good signature value stored at CRC3[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGH3" acronym="CRC_REGH3" offset="0xEC" width="32" description="">
    <bitfield id="CRC3_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 CRC Value High Register. This register contains the current known good signature value stored at CRC3[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGL3" acronym="PSA_SECSIGREGL3" offset="0xF0" width="32" description="">
    <bitfield id="PSASECSIG3" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG3[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGH3" acronym="PSA_SECSIGREGH3" offset="0xF4" width="32" description="">
    <bitfield id="PSASECSIG3_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG3[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGL3" acronym="RAW_DATAREGL3" offset="0xF8" width="32" description="">
    <bitfield id="RAW_DATA3" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 Raw Data Low Register. This register contains bit 31:0 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGH3" acronym="RAW_DATAREGH3" offset="0xFC" width="32" description="">
    <bitfield id="RAW_DATA3_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 Raw Data High Register. This register contains bit 63:32 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_PCOUNT_REG4" acronym="CRC_PCOUNT_REG4" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_PAT_COUNT4" width="20" begin="19" end="0" resetval="0x0" description="Channel 4 Pattern Counter Preload Register. This register contains the number of data patterns in one sector to be compressed before a CRC is performed." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_SCOUNT_REG4" acronym="CRC_SCOUNT_REG4" offset="0x104" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_SEC_COUNT4" width="16" begin="15" end="0" resetval="0x0" description="Channel 4 Sector Counter Preload Register. This register contains the number of sectors in one block of memory." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_CURSEC_REG4" acronym="CRC_CURSEC_REG4" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_CURSEC4" width="16" begin="15" end="0" resetval="0x0" description="In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number. In Semi-CPU mode, this register is used to indicate the sector number for which the compression complete has last happened." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_WDTOPLD4" acronym="CRC_WDTOPLD4" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_WDTOPLD4" width="24" begin="23" end="0" resetval="0x0" description="This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_BCTOPLD4" acronym="CRC_BCTOPLD4" offset="0x110" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_BCTOPLD4" width="24" begin="23" end="0" resetval="0x0" description="This register contains the number of clock cycles within which the CRC of an entire block needs to complete before a timeout interrupt is generated." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGL4" acronym="PSA_SIGREGL4" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PSASIG4" width="24" begin="23" end="0" resetval="0x0" description="This register contains the value stored at PSASIG4[31:0] register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SIGREGH4" acronym="PSA_SIGREGH4" offset="0x124" width="32" description="">
    <bitfield id="PSASIG4_63_32" width="32" begin="31" end="0" resetval="0x0" description="This register contains the value stored at PSASIG4[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGL4" acronym="CRC_REGL4" offset="0x128" width="32" description="">
    <bitfield id="CRC4" width="32" begin="31" end="0" resetval="0x0" description="Channel 4 CRC Value Low Register." range="" rwaccess="RW"/>
  </register>
  <register id="CRC_REGH4" acronym="CRC_REGH4" offset="0x12C" width="32" description="">
    <bitfield id="CRC4_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 4 CRC Value High Register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGL4" acronym="PSA_SECSIGREGL4" offset="0x130" width="32" description="">
    <bitfield id="PSASECSIG4" width="32" begin="31" end="0" resetval="0x0" description="Channel 4 PSA Sector Signature Low Register." range="" rwaccess="RW"/>
  </register>
  <register id="PSA_SECSIGREGH4" acronym="PSA_SECSIGREGH4" offset="0x134" width="32" description="">
    <bitfield id="PSASECSIG4_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 4 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG4[63:32] register." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGL4" acronym="RAW_DATAREGL4" offset="0x138" width="32" description="">
    <bitfield id="RAW_DATA4" width="32" begin="31" end="0" resetval="0x0" description="Channel 4 Raw Data Low Register. This register contains bit 31:0 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="RAW_DATAREGH4" acronym="RAW_DATAREGH4" offset="0x13C" width="32" description="">
    <bitfield id="RAW_DATA4_63_32" width="32" begin="31" end="0" resetval="0x0" description="Channel 4 Raw Data High Register. This register contains bit 63:32 of the uncompressed raw data." range="" rwaccess="RW"/>
  </register>
  <register id="MCRC_BUS_SEL" acronym="MCRC_BUS_SEL" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEN" width="1" begin="2" end="2" resetval="0x1" description="Enable/disables the tracing of VBUSM 0: Tracing of VBUSM master bus has been disabled 1: Tracing of VBUSM master bus has been enabled" range="" rwaccess="RW"/>
    <bitfield id="DTC_MEN" width="1" begin="1" end="1" resetval="0x1" description="Enable/disables the tracing of data TCM 0: Tracing of DTCM_ODD and DTCM_EVEN buses have been disabled 1: Tracing of DTCM_ODD and DTCM_EVEN buses have been enabled" range="" rwaccess="RW"/>
    <bitfield id="ITC_MEN" width="1" begin="0" end="0" resetval="0x1" description="Enable/disables the tracing of instruction TCM 0: Tracing of ITCM bus has been disabled 1: Tracing of ITCM bus has been enabled Please refer the description of CPU Data trace at page 1-21 for the priority between different data buses." range="" rwaccess="RW"/>
  </register>
</module>
