#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Tue Feb 28 12:59:38 2023
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/jichuang/pango_school_match/testparam.txt cannot open.
Reading design from translate DB.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT1
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT1] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -163.461538 -326.923077} -add
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT1] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -163.461538 -326.923077} -add successfully.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT0
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT0] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -432.692308 -865.384615} -add
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT0] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -432.692308 -865.384615} -add successfully.
Flattening design 'top_video_zone_display'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net video_clock5x in design, driver pin CLKOUT0(instance u_video_clock_gen/u_pll_e1) -> load pin CLK(instance rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_pclk_mod_in in design, driver pin O(instance pclk_mod_in_ibuf) -> load pin CLK(instance u_video_pixel_counter/de_d).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net video_clock in design, driver pin CLKOUT1(instance u_video_clock_gen/u_pll_e1) -> load pin CLK(instance rgb2dvi/encb/c0_q).
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance u_top_uart_cmd_resolve/u_m_bps/o_bps_done).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.125000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 403      | 26304         | 2                   
| LUT                   | 549      | 17536         | 4                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 39       | 240           | 17                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 4        | 20            | 20                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_video_zone_display' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.781 sec
Current time: Tue Feb 28 12:59:40 2023
Action dev_map: Peak memory pool usage is 194,293,760 bytes
