

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_77_2'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_2  |       10|       10|         2|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     99|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     61|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     61|    153|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_101_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln77_fu_90_p2   |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln78_fu_123_p2  |      icmp|   0|  0|  23|          16|          16|
    |max_idx_3_fu_140_p3  |    select|   0|  0|  32|           1|          32|
    |max_val_2_fu_129_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  99|          27|          71|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    4|          8|
    |i_fu_42                           |   9|          2|    4|          8|
    |max_idx_fu_38                     |   9|          2|   32|         64|
    |max_val_1_fu_34                   |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   58|        116|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_179                       |   4|   0|    4|          0|
    |i_fu_42                           |   4|   0|    4|          0|
    |icmp_ln77_reg_184                 |   1|   0|    1|          0|
    |max_idx_fu_38                     |  32|   0|   32|          0|
    |max_val_1_fu_34                   |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  61|   0|   61|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|max_val             |   in|   16|     ap_none|                               max_val|        scalar|
|output_r_address0   |  out|    4|   ap_memory|                              output_r|         array|
|output_r_ce0        |  out|    1|   ap_memory|                              output_r|         array|
|output_r_q0         |   in|   16|   ap_memory|                              output_r|         array|
|max_idx_out         |  out|    4|      ap_vld|                           max_idx_out|       pointer|
|max_idx_out_ap_vld  |  out|    1|      ap_vld|                           max_idx_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

