# do IITB_RISC2022_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/anand/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/sub_16bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/sub_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sub_16bit
# -- Compiling architecture arc of sub_16bit
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/add_2bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/add_2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add_2bit
# -- Compiling architecture arc of add_2bit
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/full_adder1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/full_adder1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder1bit
# -- Compiling architecture full_adder1bit of full_adder1bit
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/add_8bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/add_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add_8bit
# -- Compiling architecture arc of add_8bit
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arc_alu of alu
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/carry_generate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/carry_generate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity carry_generate
# -- Compiling architecture arc_carry_generate of carry_generate
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/anand/Downloads/CS230_Project/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:46:03 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/anand/Downloads/CS230_Project/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder
# -- Compiling architecture arc_full_adder of full_adder
# End time: 23:46:03 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.alu
# vsim work.alu 
# Start time: 23:46:09 on Apr 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(arc_alu)
# Loading ieee.std_logic_arith(body)
# Loading work.adder(arc_adder)
# Loading ieee.math_real(body)
# Loading work.full_adder(arc_full_adder)
# Loading work.carry_generate(arc_carry_generate)
# Loading work.sub_16bit(arc)
# Loading work.add_8bit(arc)
# Loading work.add_2bit(arc)
# Loading work.full_adder1bit(full_adder1bit)
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/inp1 1100110011001100 0
force -freeze sim:/alu/inp2 1100110011001100 0
force -freeze sim:/alu/sel 11 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /alu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /alu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 6  Instance: /alu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 7  Instance: /alu
force -freeze sim:/alu/sel 00 0
run
force -freeze sim:/alu/sel 01 0
run
force -freeze sim:/alu/sel 10 0
run
# End time: 23:56:47 on Apr 16,2022, Elapsed time: 0:10:38
# Errors: 0, Warnings: 4
