# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc --trace -Wall -top top /home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/csrc/lfsr.cpp /home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/build/auto_bind.cpp /home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/vsrc/top.v /home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/vsrc/bcd7seg.v /home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/vsrc/lfsr.v /home/lhjysyx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/lhjysyx/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -Mdir ./build/obj_dir --exe -o /home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/build/top"
T      4771    18169  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop.cpp"
T      2981    18162  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop.h"
T      2411    19031  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop.mk"
T       306    17583  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738    13657  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop__Syms.cpp"
T      1101    13660  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop__Syms.h"
T      2595    18522  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop__Trace__0.cpp"
T      4733    18521  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop__Trace__0__Slow.cpp"
T      1173    18273  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop___024root.h"
T       946    18301  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    18279  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      5548    18326  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6697    18298  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    18276  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       921    19040  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop__ver.d"
T         0        0  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop__verFiles.dat"
T      1703    18537  1710470819   588554051  1710470819   588554051 "./build/obj_dir/Vtop_classes.mk"
S       718    26833  1709624682   422801106  1709624682   422801106 "/home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/vsrc/bcd7seg.v"
S       486    25826  1710470709    68566526  1710470709    68566526 "/home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/vsrc/lfsr.v"
S       347    26841  1709624575   582807289  1709624575   582807289 "/home/lhjysyx/DigitalCircuitsExperiments/exp6/LFSR/vsrc/top.v"
S  20948224    94884  1690808229   635087474  1690808229   635087474 "/usr/local/bin/verilator_bin"
S      3275    94941  1690808229   815087405  1690808229   815087405 "/usr/local/share/verilator/include/verilated_std.sv"
