// Seed: 4160159271
module module_0;
  wire id_1;
  ;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_3) $clog2(17);
  ;
  module_0 modCall_1 ();
  assign id_2 = id_1;
  wire id_4;
endmodule
module module_2 #(
    parameter id_6 = 32'd82,
    parameter id_7 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire _id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire [id_7 : id_6] id_10 = id_2;
endmodule
