// Seed: 2171532652
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6
);
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output logic id_2,
    output tri0 id_3,
    input wand id_4,
    input tri id_5,
    input wor id_6,
    output uwire id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10
);
  initial id_2 <= 1;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_7,
      id_9,
      id_1,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
