
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000000 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6250076 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 16744986 heartbeat IPC: 0.851433 cumulative IPC: 0.476421 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 37863332 heartbeat IPC: 0.473522 cumulative IPC: 0.474484 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 59028290 heartbeat IPC: 0.472479 cumulative IPC: 0.47368 (Simulation time: 0 hr 1 min 5 sec) 
Finished CPU 0 instructions: 25000004 cycles: 52778215 cumulative IPC: 0.47368 (Simulation time: 0 hr 1 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.47368 instructions: 25000004 cycles: 52778215
cpu0_DTLB TOTAL     ACCESS:    4748053  HIT:    4739927  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3938463  HIT:    3930340  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.02 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.107 cycles
cpu0_L1D TOTAL     ACCESS:    5547823  HIT:    4945127  MISS:     602696
cpu0_L1D LOAD      ACCESS:    3382467  HIT:    2780688  MISS:     601779
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 43.9425 cycles
cpu0_L2C TOTAL     ACCESS:    1034288  HIT:     588284  MISS:     446004
cpu0_L2C LOAD      ACCESS:     601779  HIT:     400945  MISS:     200834
cpu0_L2C RFO       ACCESS:        172  HIT:         32  MISS:        140
cpu0_L2C PREFETCH  ACCESS:     430029  HIT:     185131  MISS:     244898
cpu0_L2C WRITEBACK ACCESS:       1563  HIT:       1563  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        613  MISS:        132
cpu0_L2C PREFETCH  REQUESTED:     659646  ISSUED:     658467  USEFUL:     288012  USELESS:        646
cpu0_L2C AVERAGE MISS LATENCY: 94.8338 cycles
LLC TOTAL     ACCESS:     446623  HIT:       1223  MISS:     445400
LLC LOAD      ACCESS:     157077  HIT:        428  MISS:     156649
LLC RFO       ACCESS:        134  HIT:          0  MISS:        134
LLC PREFETCH  ACCESS:     288661  HIT:        113  MISS:     288548
LLC WRITEBACK ACCESS:        619  HIT:        619  MISS:          0
LLC TRANSLATION ACCESS:        132  HIT:         63  MISS:         69
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 83.0733 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     363559  ROW_BUFFER_MISS:      81841
 DBUS AVG_CONGESTED_CYCLE:    3.96194
 WQ ROW_BUFFER_HIT:        270  ROW_BUFFER_MISS:        351  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4626
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

