|cinnabon_fpga
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <GND>
LCD_RS <= <GND>
LCD_RW <= <GND>
SD_CLK <= <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQ[16] <> <UNC>
DRAM_DQ[17] <> <UNC>
DRAM_DQ[18] <> <UNC>
DRAM_DQ[19] <> <UNC>
DRAM_DQ[20] <> <UNC>
DRAM_DQ[21] <> <UNC>
DRAM_DQ[22] <> <UNC>
DRAM_DQ[23] <> <UNC>
DRAM_DQ[24] <> <UNC>
DRAM_DQ[25] <> <UNC>
DRAM_DQ[26] <> <UNC>
DRAM_DQ[27] <> <UNC>
DRAM_DQ[28] <> <UNC>
DRAM_DQ[29] <> <UNC>
DRAM_DQ[30] <> <UNC>
DRAM_DQ[31] <> <UNC>
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_RAS_N <= <GND>
DRAM_WE_N <= <GND>
FL_CE_N <= <GND>
FL_OE_N <= <GND>
FL_RESET_N <= <GND>
FL_RY => ~NO_FANOUT~
FL_WE_N <= <GND>
FL_WP_N <= <GND>
FS_ADDR[1] <= <GND>
FS_ADDR[2] <= <GND>
FS_ADDR[3] <= <GND>
FS_ADDR[4] <= <GND>
FS_ADDR[5] <= <GND>
FS_ADDR[6] <= <GND>
FS_ADDR[7] <= <GND>
FS_ADDR[8] <= <GND>
FS_ADDR[9] <= <GND>
FS_ADDR[10] <= <GND>
FS_ADDR[11] <= <GND>
FS_ADDR[12] <= <GND>
FS_ADDR[13] <= <GND>
FS_ADDR[14] <= <GND>
FS_ADDR[15] <= <GND>
FS_ADDR[16] <= <GND>
FS_ADDR[17] <= <GND>
FS_ADDR[18] <= <GND>
FS_ADDR[19] <= <GND>
FS_ADDR[20] <= <GND>
FS_ADDR[21] <= <GND>
FS_ADDR[22] <= <GND>
FS_ADDR[23] <= <GND>
FS_ADDR[24] <= <GND>
FS_ADDR[25] <= <GND>
FS_ADDR[26] <= <GND>
FS_DQ[0] <> <UNC>
FS_DQ[1] <> <UNC>
FS_DQ[2] <> <UNC>
FS_DQ[3] <> <UNC>
FS_DQ[4] <> <UNC>
FS_DQ[5] <> <UNC>
FS_DQ[6] <> <UNC>
FS_DQ[7] <> <UNC>
FS_DQ[8] <> <UNC>
FS_DQ[9] <> <UNC>
FS_DQ[10] <> <UNC>
FS_DQ[11] <> <UNC>
FS_DQ[12] <> <UNC>
FS_DQ[13] <> <UNC>
FS_DQ[14] <> <UNC>
FS_DQ[15] <> <UNC>
FS_DQ[16] <> <UNC>
FS_DQ[17] <> <UNC>
FS_DQ[18] <> <UNC>
FS_DQ[19] <> <UNC>
FS_DQ[20] <> <UNC>
FS_DQ[21] <> <UNC>
FS_DQ[22] <> <UNC>
FS_DQ[23] <> <UNC>
FS_DQ[24] <> <UNC>
FS_DQ[25] <> <UNC>
FS_DQ[26] <> <UNC>
FS_DQ[27] <> <UNC>
FS_DQ[28] <> <UNC>
FS_DQ[29] <> <UNC>
FS_DQ[30] <> <UNC>
FS_DQ[31] <> <UNC>
PCIE_PERST_N => ~NO_FANOUT~
PCIE_REFCLK_P => ~NO_FANOUT~
PCIE_WAKE_N <= <GND>
GPIO[0] <> GPIO[0]
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
HSMC_ADA_SCL <= <GND>
HSMC_ADA_SDA <> <UNC>
HSMC_ADC_CLK_A <= <GND>
HSMC_ADC_CLK_B <= <GND>
HSMC_ADC_DA[0] => ~NO_FANOUT~
HSMC_ADC_DA[1] => ~NO_FANOUT~
HSMC_ADC_DA[2] => ~NO_FANOUT~
HSMC_ADC_DA[3] => ~NO_FANOUT~
HSMC_ADC_DA[4] => ~NO_FANOUT~
HSMC_ADC_DA[5] => ~NO_FANOUT~
HSMC_ADC_DA[6] => ~NO_FANOUT~
HSMC_ADC_DA[7] => ~NO_FANOUT~
HSMC_ADC_DA[8] => ~NO_FANOUT~
HSMC_ADC_DA[9] => ~NO_FANOUT~
HSMC_ADC_DA[10] => ~NO_FANOUT~
HSMC_ADC_DA[11] => ~NO_FANOUT~
HSMC_ADC_DA[12] => ~NO_FANOUT~
HSMC_ADC_DA[13] => ~NO_FANOUT~
HSMC_ADC_DB[0] => ~NO_FANOUT~
HSMC_ADC_DB[1] => ~NO_FANOUT~
HSMC_ADC_DB[2] => ~NO_FANOUT~
HSMC_ADC_DB[3] => ~NO_FANOUT~
HSMC_ADC_DB[4] => ~NO_FANOUT~
HSMC_ADC_DB[5] => ~NO_FANOUT~
HSMC_ADC_DB[6] => ~NO_FANOUT~
HSMC_ADC_DB[7] => ~NO_FANOUT~
HSMC_ADC_DB[8] => ~NO_FANOUT~
HSMC_ADC_DB[9] => ~NO_FANOUT~
HSMC_ADC_DB[10] => ~NO_FANOUT~
HSMC_ADC_DB[11] => ~NO_FANOUT~
HSMC_ADC_DB[12] => ~NO_FANOUT~
HSMC_ADC_DB[13] => ~NO_FANOUT~
HSMC_ADC_OEB_A <= <GND>
HSMC_ADC_OEB_B <= <GND>
HSMC_ADC_OTR_A => ~NO_FANOUT~
HSMC_ADC_OTR_B => ~NO_FANOUT~
HSMC_DAC_CLK_A <= <GND>
HSMC_DAC_CLK_B <= <GND>
HSMC_DAC_DA[0] <= <GND>
HSMC_DAC_DA[1] <= <GND>
HSMC_DAC_DA[2] <= <GND>
HSMC_DAC_DA[3] <= <GND>
HSMC_DAC_DA[4] <= <GND>
HSMC_DAC_DA[5] <= <GND>
HSMC_DAC_DA[6] <= <GND>
HSMC_DAC_DA[7] <= <GND>
HSMC_DAC_DA[8] <= <GND>
HSMC_DAC_DA[9] <= <GND>
HSMC_DAC_DA[10] <= <GND>
HSMC_DAC_DA[11] <= <GND>
HSMC_DAC_DA[12] <= <GND>
HSMC_DAC_DA[13] <= <GND>
HSMC_DAC_DB[0] <= <GND>
HSMC_DAC_DB[1] <= <GND>
HSMC_DAC_DB[2] <= <GND>
HSMC_DAC_DB[3] <= <GND>
HSMC_DAC_DB[4] <= <GND>
HSMC_DAC_DB[5] <= <GND>
HSMC_DAC_DB[6] <= <GND>
HSMC_DAC_DB[7] <= <GND>
HSMC_DAC_DB[8] <= <GND>
HSMC_DAC_DB[9] <= <GND>
HSMC_DAC_DB[10] <= <GND>
HSMC_DAC_DB[11] <= <GND>
HSMC_DAC_DB[12] <= <GND>
HSMC_DAC_DB[13] <= <GND>
HSMC_DAC_MODE <= <GND>
HSMC_DAC_WRT_A <= <GND>
HSMC_DAC_WRT_B <= <GND>
HSMC_OSC_SMA_ADC4 => ~NO_FANOUT~
HSMC_SMA_DAC4 => ~NO_FANOUT~
FAN_CTRL <> FAN_CTRL


|cinnabon_fpga|lpm_nco:sin1
clk => clk.IN1
clken => clken.IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
fsin_o[0] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[1] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[2] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[3] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[4] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[5] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[6] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[7] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[8] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[9] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[10] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[11] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[12] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fcos_o[0] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[1] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[2] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[3] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[4] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[5] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[6] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[7] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[8] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[9] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[10] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[11] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[12] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
out_valid <= lpm_nco_nco_ii_0:nco_ii_0.out_valid
reset_n => reset_n.IN1


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0
clk => clk.IN12
reset_n => reset_pipelined[0].IN7
clken => clken_pipelined[0].IN12
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
fcos_o[0] <= asj_nco_mob_w:blk1.data_out
fcos_o[1] <= asj_nco_mob_w:blk1.data_out
fcos_o[2] <= asj_nco_mob_w:blk1.data_out
fcos_o[3] <= asj_nco_mob_w:blk1.data_out
fcos_o[4] <= asj_nco_mob_w:blk1.data_out
fcos_o[5] <= asj_nco_mob_w:blk1.data_out
fcos_o[6] <= asj_nco_mob_w:blk1.data_out
fcos_o[7] <= asj_nco_mob_w:blk1.data_out
fcos_o[8] <= asj_nco_mob_w:blk1.data_out
fcos_o[9] <= asj_nco_mob_w:blk1.data_out
fcos_o[10] <= asj_nco_mob_w:blk1.data_out
fcos_o[11] <= asj_nco_mob_w:blk1.data_out
fcos_o[12] <= asj_nco_mob_w:blk1.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_p8i:auto_generated.dataa[0]
dataa[1] => add_sub_p8i:auto_generated.dataa[1]
dataa[2] => add_sub_p8i:auto_generated.dataa[2]
dataa[3] => add_sub_p8i:auto_generated.dataa[3]
dataa[4] => add_sub_p8i:auto_generated.dataa[4]
dataa[5] => add_sub_p8i:auto_generated.dataa[5]
dataa[6] => add_sub_p8i:auto_generated.dataa[6]
dataa[7] => add_sub_p8i:auto_generated.dataa[7]
dataa[8] => add_sub_p8i:auto_generated.dataa[8]
dataa[9] => add_sub_p8i:auto_generated.dataa[9]
dataa[10] => add_sub_p8i:auto_generated.dataa[10]
dataa[11] => add_sub_p8i:auto_generated.dataa[11]
dataa[12] => add_sub_p8i:auto_generated.dataa[12]
dataa[13] => add_sub_p8i:auto_generated.dataa[13]
dataa[14] => add_sub_p8i:auto_generated.dataa[14]
dataa[15] => add_sub_p8i:auto_generated.dataa[15]
dataa[16] => add_sub_p8i:auto_generated.dataa[16]
dataa[17] => add_sub_p8i:auto_generated.dataa[17]
dataa[18] => add_sub_p8i:auto_generated.dataa[18]
dataa[19] => add_sub_p8i:auto_generated.dataa[19]
dataa[20] => add_sub_p8i:auto_generated.dataa[20]
dataa[21] => add_sub_p8i:auto_generated.dataa[21]
dataa[22] => add_sub_p8i:auto_generated.dataa[22]
dataa[23] => add_sub_p8i:auto_generated.dataa[23]
dataa[24] => add_sub_p8i:auto_generated.dataa[24]
dataa[25] => add_sub_p8i:auto_generated.dataa[25]
dataa[26] => add_sub_p8i:auto_generated.dataa[26]
dataa[27] => add_sub_p8i:auto_generated.dataa[27]
dataa[28] => add_sub_p8i:auto_generated.dataa[28]
dataa[29] => add_sub_p8i:auto_generated.dataa[29]
dataa[30] => add_sub_p8i:auto_generated.dataa[30]
dataa[31] => add_sub_p8i:auto_generated.dataa[31]
datab[0] => add_sub_p8i:auto_generated.datab[0]
datab[1] => add_sub_p8i:auto_generated.datab[1]
datab[2] => add_sub_p8i:auto_generated.datab[2]
datab[3] => add_sub_p8i:auto_generated.datab[3]
datab[4] => add_sub_p8i:auto_generated.datab[4]
datab[5] => add_sub_p8i:auto_generated.datab[5]
datab[6] => add_sub_p8i:auto_generated.datab[6]
datab[7] => add_sub_p8i:auto_generated.datab[7]
datab[8] => add_sub_p8i:auto_generated.datab[8]
datab[9] => add_sub_p8i:auto_generated.datab[9]
datab[10] => add_sub_p8i:auto_generated.datab[10]
datab[11] => add_sub_p8i:auto_generated.datab[11]
datab[12] => add_sub_p8i:auto_generated.datab[12]
datab[13] => add_sub_p8i:auto_generated.datab[13]
datab[14] => add_sub_p8i:auto_generated.datab[14]
datab[15] => add_sub_p8i:auto_generated.datab[15]
datab[16] => add_sub_p8i:auto_generated.datab[16]
datab[17] => add_sub_p8i:auto_generated.datab[17]
datab[18] => add_sub_p8i:auto_generated.datab[18]
datab[19] => add_sub_p8i:auto_generated.datab[19]
datab[20] => add_sub_p8i:auto_generated.datab[20]
datab[21] => add_sub_p8i:auto_generated.datab[21]
datab[22] => add_sub_p8i:auto_generated.datab[22]
datab[23] => add_sub_p8i:auto_generated.datab[23]
datab[24] => add_sub_p8i:auto_generated.datab[24]
datab[25] => add_sub_p8i:auto_generated.datab[25]
datab[26] => add_sub_p8i:auto_generated.datab[26]
datab[27] => add_sub_p8i:auto_generated.datab[27]
datab[28] => add_sub_p8i:auto_generated.datab[28]
datab[29] => add_sub_p8i:auto_generated.datab[29]
datab[30] => add_sub_p8i:auto_generated.datab[30]
datab[31] => add_sub_p8i:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_p8i:auto_generated.clock
aclr => add_sub_p8i:auto_generated.aclr
clken => add_sub_p8i:auto_generated.clken
result[0] <= add_sub_p8i:auto_generated.result[0]
result[1] <= add_sub_p8i:auto_generated.result[1]
result[2] <= add_sub_p8i:auto_generated.result[2]
result[3] <= add_sub_p8i:auto_generated.result[3]
result[4] <= add_sub_p8i:auto_generated.result[4]
result[5] <= add_sub_p8i:auto_generated.result[5]
result[6] <= add_sub_p8i:auto_generated.result[6]
result[7] <= add_sub_p8i:auto_generated.result[7]
result[8] <= add_sub_p8i:auto_generated.result[8]
result[9] <= add_sub_p8i:auto_generated.result[9]
result[10] <= add_sub_p8i:auto_generated.result[10]
result[11] <= add_sub_p8i:auto_generated.result[11]
result[12] <= add_sub_p8i:auto_generated.result[12]
result[13] <= add_sub_p8i:auto_generated.result[13]
result[14] <= add_sub_p8i:auto_generated.result[14]
result[15] <= add_sub_p8i:auto_generated.result[15]
result[16] <= add_sub_p8i:auto_generated.result[16]
result[17] <= add_sub_p8i:auto_generated.result[17]
result[18] <= add_sub_p8i:auto_generated.result[18]
result[19] <= add_sub_p8i:auto_generated.result[19]
result[20] <= add_sub_p8i:auto_generated.result[20]
result[21] <= add_sub_p8i:auto_generated.result[21]
result[22] <= add_sub_p8i:auto_generated.result[22]
result[23] <= add_sub_p8i:auto_generated.result[23]
result[24] <= add_sub_p8i:auto_generated.result[24]
result[25] <= add_sub_p8i:auto_generated.result[25]
result[26] <= add_sub_p8i:auto_generated.result[26]
result[27] <= add_sub_p8i:auto_generated.result[27]
result[28] <= add_sub_p8i:auto_generated.result[28]
result[29] <= add_sub_p8i:auto_generated.result[29]
result[30] <= add_sub_p8i:auto_generated.result[30]
result[31] <= add_sub_p8i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => dxxpdo[0]~reg0.CLK
clk => dxxpdo[1]~reg0.CLK
clk => dxxpdo[2]~reg0.CLK
clk => dxxpdo[3]~reg0.CLK
clk => dxxpdo[4]~reg0.CLK
clk => dxxpdo[5]~reg0.CLK
clk => dxxpdo[6]~reg0.CLK
clk => dxxpdo[7]~reg0.CLK
clk => dxxpdo[8]~reg0.CLK
clk => dxxpdo[9]~reg0.CLK
clk => dxxpdo[10]~reg0.CLK
clk => dxxpdo[11]~reg0.CLK
clk => dxxpdo[12]~reg0.CLK
clk => dxxpdo[13]~reg0.CLK
clk => dxxpdo[14]~reg0.CLK
clk => dxxpdo[15]~reg0.CLK
clk => dxxpdo[16]~reg0.CLK
clk => dxxpdo[17]~reg0.CLK
clk => dxxpdo[18]~reg0.CLK
clk => dxxpdo[19]~reg0.CLK
clk => dxxpdo[20]~reg0.CLK
clk => phi_dither_out_w[0].CLK
clk => phi_dither_out_w[1].CLK
clk => phi_dither_out_w[2].CLK
clk => phi_dither_out_w[3].CLK
clk => phi_dither_out_w[4].CLK
clk => phi_dither_out_w[5].CLK
clk => phi_dither_out_w[6].CLK
clk => phi_dither_out_w[7].CLK
clk => phi_dither_out_w[8].CLK
clk => phi_dither_out_w[9].CLK
clk => phi_dither_out_w[10].CLK
clk => phi_dither_out_w[11].CLK
clk => phi_dither_out_w[12].CLK
clk => phi_dither_out_w[13].CLK
clk => phi_dither_out_w[14].CLK
clk => phi_dither_out_w[15].CLK
clk => phi_dither_out_w[16].CLK
clk => phi_dither_out_w[17].CLK
clk => phi_dither_out_w[18].CLK
clk => phi_dither_out_w[19].CLK
clk => phi_dither_out_w[20].CLK
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
dxxpdi[0] => Add0.IN39
dxxpdi[1] => Add0.IN38
dxxpdi[2] => Add0.IN37
dxxpdi[3] => Add0.IN36
dxxpdi[4] => Add0.IN35
dxxpdi[5] => Add0.IN34
dxxpdi[6] => Add0.IN33
dxxpdi[7] => Add0.IN32
dxxpdi[8] => Add0.IN31
dxxpdi[9] => Add0.IN30
dxxpdi[10] => Add0.IN29
dxxpdi[11] => Add0.IN28
dxxpdi[12] => Add0.IN27
dxxpdi[13] => Add0.IN26
dxxpdi[14] => Add0.IN25
dxxpdi[15] => Add0.IN24
dxxpdi[16] => Add0.IN23
dxxpdi[17] => Add0.IN22
dxxpdi[18] => Add0.IN21
dxxpdi[19] => Add0.IN20
dxxpdi[20] => Add0.IN19
rval[0] => Add0.IN42
rval[1] => Add0.IN41
rval[2] => Add0.IN40
rval[3] => Add0.IN1
rval[3] => Add0.IN2
rval[3] => Add0.IN3
rval[3] => Add0.IN4
rval[3] => Add0.IN5
rval[3] => Add0.IN6
rval[3] => Add0.IN7
rval[3] => Add0.IN8
rval[3] => Add0.IN9
rval[3] => Add0.IN10
rval[3] => Add0.IN11
rval[3] => Add0.IN12
rval[3] => Add0.IN13
rval[3] => Add0.IN14
rval[3] => Add0.IN15
rval[3] => Add0.IN16
rval[3] => Add0.IN17
rval[3] => Add0.IN18
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_f[7]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cc_temp[6].CLK
clk => rom_add_cc_temp[7].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
clk => rom_add_cs[6]~reg0.CLK
clk => rom_add_cs[7]~reg0.CLK
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
phi_acc_w[0] => rom_add_f.DATAB
phi_acc_w[1] => rom_add_f.DATAB
phi_acc_w[2] => rom_add_f.DATAB
phi_acc_w[3] => rom_add_f.DATAB
phi_acc_w[4] => rom_add_f.DATAB
phi_acc_w[5] => rom_add_f.DATAB
phi_acc_w[6] => rom_add_f.DATAB
phi_acc_w[7] => rom_add_f.DATAB
phi_acc_w[8] => Add0.IN18
phi_acc_w[8] => rom_add_cs.DATAB
phi_acc_w[9] => Add0.IN17
phi_acc_w[9] => rom_add_cs.DATAB
phi_acc_w[10] => Add0.IN16
phi_acc_w[10] => rom_add_cs.DATAB
phi_acc_w[11] => Add0.IN15
phi_acc_w[11] => rom_add_cs.DATAB
phi_acc_w[12] => Add0.IN14
phi_acc_w[12] => rom_add_cs.DATAB
phi_acc_w[13] => Add0.IN13
phi_acc_w[13] => rom_add_cs.DATAB
phi_acc_w[14] => Add0.IN12
phi_acc_w[14] => rom_add_cs.DATAB
phi_acc_w[15] => Add0.IN11
phi_acc_w[15] => rom_add_cs.DATAB
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[6] <= rom_add_cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[7] <= rom_add_cs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[6] <= rom_add_cc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[7] <= rom_add_cc_temp[7].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[7] <= rom_add_f[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_a[6] => raxx_a[6].IN1
raxx_a[7] => raxx_a[7].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
raxx_b[6] => raxx_b[6].IN1
raxx_b[7] => raxx_b[7].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vk82:auto_generated.data_a[0]
data_a[1] => altsyncram_vk82:auto_generated.data_a[1]
data_a[2] => altsyncram_vk82:auto_generated.data_a[2]
data_a[3] => altsyncram_vk82:auto_generated.data_a[3]
data_a[4] => altsyncram_vk82:auto_generated.data_a[4]
data_a[5] => altsyncram_vk82:auto_generated.data_a[5]
data_a[6] => altsyncram_vk82:auto_generated.data_a[6]
data_a[7] => altsyncram_vk82:auto_generated.data_a[7]
data_a[8] => altsyncram_vk82:auto_generated.data_a[8]
data_a[9] => altsyncram_vk82:auto_generated.data_a[9]
data_a[10] => altsyncram_vk82:auto_generated.data_a[10]
data_a[11] => altsyncram_vk82:auto_generated.data_a[11]
data_a[12] => altsyncram_vk82:auto_generated.data_a[12]
data_b[0] => altsyncram_vk82:auto_generated.data_b[0]
data_b[1] => altsyncram_vk82:auto_generated.data_b[1]
data_b[2] => altsyncram_vk82:auto_generated.data_b[2]
data_b[3] => altsyncram_vk82:auto_generated.data_b[3]
data_b[4] => altsyncram_vk82:auto_generated.data_b[4]
data_b[5] => altsyncram_vk82:auto_generated.data_b[5]
data_b[6] => altsyncram_vk82:auto_generated.data_b[6]
data_b[7] => altsyncram_vk82:auto_generated.data_b[7]
data_b[8] => altsyncram_vk82:auto_generated.data_b[8]
data_b[9] => altsyncram_vk82:auto_generated.data_b[9]
data_b[10] => altsyncram_vk82:auto_generated.data_b[10]
data_b[11] => altsyncram_vk82:auto_generated.data_b[11]
data_b[12] => altsyncram_vk82:auto_generated.data_b[12]
address_a[0] => altsyncram_vk82:auto_generated.address_a[0]
address_a[1] => altsyncram_vk82:auto_generated.address_a[1]
address_a[2] => altsyncram_vk82:auto_generated.address_a[2]
address_a[3] => altsyncram_vk82:auto_generated.address_a[3]
address_a[4] => altsyncram_vk82:auto_generated.address_a[4]
address_a[5] => altsyncram_vk82:auto_generated.address_a[5]
address_a[6] => altsyncram_vk82:auto_generated.address_a[6]
address_a[7] => altsyncram_vk82:auto_generated.address_a[7]
address_b[0] => altsyncram_vk82:auto_generated.address_b[0]
address_b[1] => altsyncram_vk82:auto_generated.address_b[1]
address_b[2] => altsyncram_vk82:auto_generated.address_b[2]
address_b[3] => altsyncram_vk82:auto_generated.address_b[3]
address_b[4] => altsyncram_vk82:auto_generated.address_b[4]
address_b[5] => altsyncram_vk82:auto_generated.address_b[5]
address_b[6] => altsyncram_vk82:auto_generated.address_b[6]
address_b[7] => altsyncram_vk82:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vk82:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vk82:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vk82:auto_generated.q_a[0]
q_a[1] <= altsyncram_vk82:auto_generated.q_a[1]
q_a[2] <= altsyncram_vk82:auto_generated.q_a[2]
q_a[3] <= altsyncram_vk82:auto_generated.q_a[3]
q_a[4] <= altsyncram_vk82:auto_generated.q_a[4]
q_a[5] <= altsyncram_vk82:auto_generated.q_a[5]
q_a[6] <= altsyncram_vk82:auto_generated.q_a[6]
q_a[7] <= altsyncram_vk82:auto_generated.q_a[7]
q_a[8] <= altsyncram_vk82:auto_generated.q_a[8]
q_a[9] <= altsyncram_vk82:auto_generated.q_a[9]
q_a[10] <= altsyncram_vk82:auto_generated.q_a[10]
q_a[11] <= altsyncram_vk82:auto_generated.q_a[11]
q_a[12] <= altsyncram_vk82:auto_generated.q_a[12]
q_b[0] <= altsyncram_vk82:auto_generated.q_b[0]
q_b[1] <= altsyncram_vk82:auto_generated.q_b[1]
q_b[2] <= altsyncram_vk82:auto_generated.q_b[2]
q_b[3] <= altsyncram_vk82:auto_generated.q_b[3]
q_b[4] <= altsyncram_vk82:auto_generated.q_b[4]
q_b[5] <= altsyncram_vk82:auto_generated.q_b[5]
q_b[6] <= altsyncram_vk82:auto_generated.q_b[6]
q_b[7] <= altsyncram_vk82:auto_generated.q_b[7]
q_b[8] <= altsyncram_vk82:auto_generated.q_b[8]
q_b[9] <= altsyncram_vk82:auto_generated.q_b[9]
q_b[10] <= altsyncram_vk82:auto_generated.q_b[10]
q_b[11] <= altsyncram_vk82:auto_generated.q_b[11]
q_b[12] <= altsyncram_vk82:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nca1:auto_generated.address_a[0]
address_a[1] => altsyncram_nca1:auto_generated.address_a[1]
address_a[2] => altsyncram_nca1:auto_generated.address_a[2]
address_a[3] => altsyncram_nca1:auto_generated.address_a[3]
address_a[4] => altsyncram_nca1:auto_generated.address_a[4]
address_a[5] => altsyncram_nca1:auto_generated.address_a[5]
address_a[6] => altsyncram_nca1:auto_generated.address_a[6]
address_a[7] => altsyncram_nca1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_nca1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nca1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nca1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nca1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nca1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nca1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nca1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ica1:auto_generated.address_a[0]
address_a[1] => altsyncram_ica1:auto_generated.address_a[1]
address_a[2] => altsyncram_ica1:auto_generated.address_a[2]
address_a[3] => altsyncram_ica1:auto_generated.address_a[3]
address_a[4] => altsyncram_ica1:auto_generated.address_a[4]
address_a[5] => altsyncram_ica1:auto_generated.address_a[5]
address_a[6] => altsyncram_ica1:auto_generated.address_a[6]
address_a[7] => altsyncram_ica1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ica1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ica1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ica1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ica1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ica1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ica1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ica1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ica1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ica1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ica1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ica1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ica1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ica1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ica1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ica1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1
clock0 => out[0].CLK
clock0 => out[1].CLK
clock0 => out[2].CLK
clock0 => out[3].CLK
clock0 => out[4].CLK
clock0 => out[5].CLK
clock0 => out[6].CLK
clock0 => out[7].CLK
clock0 => out[8].CLK
clock0 => out[9].CLK
clock0 => out[10].CLK
clock0 => out[11].CLK
clock0 => out[12].CLK
clock0 => out[13].CLK
clock0 => out[14].CLK
clock0 => out[15].CLK
clock0 => out[16].CLK
clock0 => out[17].CLK
clock0 => out[18].CLK
clock0 => out[19].CLK
clock0 => out[20].CLK
clock0 => out[21].CLK
clock0 => out[22].CLK
clock0 => out[23].CLK
clock0 => out[24].CLK
clock0 => out[25].CLK
clken => out[5].ENA
clken => out[4].ENA
clken => out[3].ENA
clken => out[2].ENA
clken => out[1].ENA
clken => out[0].ENA
clken => out[25].ENA
clken => out[24].ENA
clken => out[23].ENA
clken => out[22].ENA
clken => out[21].ENA
clken => out[20].ENA
clken => out[19].ENA
clken => out[18].ENA
clken => out[17].ENA
clken => out[16].ENA
clken => out[15].ENA
clken => out[14].ENA
clken => out[13].ENA
clken => out[12].ENA
clken => out[11].ENA
clken => out[10].ENA
clken => out[9].ENA
clken => out[8].ENA
clken => out[7].ENA
clken => out[6].ENA
dataa_0[0] => Mult0.IN12
dataa_0[1] => Mult0.IN11
dataa_0[2] => Mult0.IN10
dataa_0[3] => Mult0.IN9
dataa_0[4] => Mult0.IN8
dataa_0[5] => Mult0.IN7
dataa_0[6] => Mult0.IN6
dataa_0[7] => Mult0.IN5
dataa_0[8] => Mult0.IN4
dataa_0[9] => Mult0.IN3
dataa_0[10] => Mult0.IN2
dataa_0[11] => Mult0.IN1
dataa_0[12] => Mult0.IN0
dataa_1[0] => Mult1.IN12
dataa_1[1] => Mult1.IN11
dataa_1[2] => Mult1.IN10
dataa_1[3] => Mult1.IN9
dataa_1[4] => Mult1.IN8
dataa_1[5] => Mult1.IN7
dataa_1[6] => Mult1.IN6
dataa_1[7] => Mult1.IN5
dataa_1[8] => Mult1.IN4
dataa_1[9] => Mult1.IN3
dataa_1[10] => Mult1.IN2
dataa_1[11] => Mult1.IN1
dataa_1[12] => Mult1.IN0
datab_0[0] => Mult0.IN25
datab_0[1] => Mult0.IN24
datab_0[2] => Mult0.IN23
datab_0[3] => Mult0.IN22
datab_0[4] => Mult0.IN21
datab_0[5] => Mult0.IN20
datab_0[6] => Mult0.IN19
datab_0[7] => Mult0.IN18
datab_0[8] => Mult0.IN17
datab_0[9] => Mult0.IN16
datab_0[10] => Mult0.IN15
datab_0[11] => Mult0.IN14
datab_0[12] => Mult0.IN13
datab_1[0] => Mult1.IN25
datab_1[1] => Mult1.IN24
datab_1[2] => Mult1.IN23
datab_1[3] => Mult1.IN22
datab_1[4] => Mult1.IN21
datab_1[5] => Mult1.IN20
datab_1[6] => Mult1.IN19
datab_1[7] => Mult1.IN18
datab_1[8] => Mult1.IN17
datab_1[9] => Mult1.IN16
datab_1[10] => Mult1.IN15
datab_1[11] => Mult1.IN14
datab_1[12] => Mult1.IN13
result[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0
clock0 => out[0].CLK
clock0 => out[1].CLK
clock0 => out[2].CLK
clock0 => out[3].CLK
clock0 => out[4].CLK
clock0 => out[5].CLK
clock0 => out[6].CLK
clock0 => out[7].CLK
clock0 => out[8].CLK
clock0 => out[9].CLK
clock0 => out[10].CLK
clock0 => out[11].CLK
clock0 => out[12].CLK
clock0 => out[13].CLK
clock0 => out[14].CLK
clock0 => out[15].CLK
clock0 => out[16].CLK
clock0 => out[17].CLK
clock0 => out[18].CLK
clock0 => out[19].CLK
clock0 => out[20].CLK
clock0 => out[21].CLK
clock0 => out[22].CLK
clock0 => out[23].CLK
clock0 => out[24].CLK
clock0 => out[25].CLK
clken => out[5].ENA
clken => out[4].ENA
clken => out[3].ENA
clken => out[2].ENA
clken => out[1].ENA
clken => out[0].ENA
clken => out[25].ENA
clken => out[24].ENA
clken => out[23].ENA
clken => out[22].ENA
clken => out[21].ENA
clken => out[20].ENA
clken => out[19].ENA
clken => out[18].ENA
clken => out[17].ENA
clken => out[16].ENA
clken => out[15].ENA
clken => out[14].ENA
clken => out[13].ENA
clken => out[12].ENA
clken => out[11].ENA
clken => out[10].ENA
clken => out[9].ENA
clken => out[8].ENA
clken => out[7].ENA
clken => out[6].ENA
dataa_0[0] => Mult0.IN12
dataa_0[1] => Mult0.IN11
dataa_0[2] => Mult0.IN10
dataa_0[3] => Mult0.IN9
dataa_0[4] => Mult0.IN8
dataa_0[5] => Mult0.IN7
dataa_0[6] => Mult0.IN6
dataa_0[7] => Mult0.IN5
dataa_0[8] => Mult0.IN4
dataa_0[9] => Mult0.IN3
dataa_0[10] => Mult0.IN2
dataa_0[11] => Mult0.IN1
dataa_0[12] => Mult0.IN0
dataa_1[0] => Mult1.IN12
dataa_1[1] => Mult1.IN11
dataa_1[2] => Mult1.IN10
dataa_1[3] => Mult1.IN9
dataa_1[4] => Mult1.IN8
dataa_1[5] => Mult1.IN7
dataa_1[6] => Mult1.IN6
dataa_1[7] => Mult1.IN5
dataa_1[8] => Mult1.IN4
dataa_1[9] => Mult1.IN3
dataa_1[10] => Mult1.IN2
dataa_1[11] => Mult1.IN1
dataa_1[12] => Mult1.IN0
datab_0[0] => Mult0.IN25
datab_0[1] => Mult0.IN24
datab_0[2] => Mult0.IN23
datab_0[3] => Mult0.IN22
datab_0[4] => Mult0.IN21
datab_0[5] => Mult0.IN20
datab_0[6] => Mult0.IN19
datab_0[7] => Mult0.IN18
datab_0[8] => Mult0.IN17
datab_0[9] => Mult0.IN16
datab_0[10] => Mult0.IN15
datab_0[11] => Mult0.IN14
datab_0[12] => Mult0.IN13
datab_1[0] => Mult1.IN25
datab_1[1] => Mult1.IN24
datab_1[2] => Mult1.IN23
datab_1[3] => Mult1.IN22
datab_1[4] => Mult1.IN21
datab_1[5] => Mult1.IN20
datab_1[6] => Mult1.IN19
datab_1[7] => Mult1.IN18
datab_1[8] => Mult1.IN17
datab_1[9] => Mult1.IN16
datab_1[10] => Mult1.IN15
datab_1[11] => Mult1.IN14
datab_1[12] => Mult1.IN13
result[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0
clk => clk.IN1
reset => is_zero.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_atk:auto_generated.dataa[0]
dataa[1] => add_sub_atk:auto_generated.dataa[1]
dataa[2] => add_sub_atk:auto_generated.dataa[2]
dataa[3] => add_sub_atk:auto_generated.dataa[3]
dataa[4] => add_sub_atk:auto_generated.dataa[4]
dataa[5] => add_sub_atk:auto_generated.dataa[5]
dataa[6] => add_sub_atk:auto_generated.dataa[6]
dataa[7] => add_sub_atk:auto_generated.dataa[7]
dataa[8] => add_sub_atk:auto_generated.dataa[8]
dataa[9] => add_sub_atk:auto_generated.dataa[9]
dataa[10] => add_sub_atk:auto_generated.dataa[10]
dataa[11] => add_sub_atk:auto_generated.dataa[11]
dataa[12] => add_sub_atk:auto_generated.dataa[12]
datab[0] => add_sub_atk:auto_generated.datab[0]
datab[1] => add_sub_atk:auto_generated.datab[1]
datab[2] => add_sub_atk:auto_generated.datab[2]
datab[3] => add_sub_atk:auto_generated.datab[3]
datab[4] => add_sub_atk:auto_generated.datab[4]
datab[5] => add_sub_atk:auto_generated.datab[5]
datab[6] => add_sub_atk:auto_generated.datab[6]
datab[7] => add_sub_atk:auto_generated.datab[7]
datab[8] => add_sub_atk:auto_generated.datab[8]
datab[9] => add_sub_atk:auto_generated.datab[9]
datab[10] => add_sub_atk:auto_generated.datab[10]
datab[11] => add_sub_atk:auto_generated.datab[11]
datab[12] => add_sub_atk:auto_generated.datab[12]
cin => add_sub_atk:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_atk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_atk:auto_generated.clken
result[0] <= add_sub_atk:auto_generated.result[0]
result[1] <= add_sub_atk:auto_generated.result[1]
result[2] <= add_sub_atk:auto_generated.result[2]
result[3] <= add_sub_atk:auto_generated.result[3]
result[4] <= add_sub_atk:auto_generated.result[4]
result[5] <= add_sub_atk:auto_generated.result[5]
result[6] <= add_sub_atk:auto_generated.result[6]
result[7] <= add_sub_atk:auto_generated.result[7]
result[8] <= add_sub_atk:auto_generated.result[8]
result[9] <= add_sub_atk:auto_generated.result[9]
result[10] <= add_sub_atk:auto_generated.result[10]
result[11] <= add_sub_atk:auto_generated.result[11]
result[12] <= add_sub_atk:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1
clk => clk.IN1
reset => is_zero.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_atk:auto_generated.dataa[0]
dataa[1] => add_sub_atk:auto_generated.dataa[1]
dataa[2] => add_sub_atk:auto_generated.dataa[2]
dataa[3] => add_sub_atk:auto_generated.dataa[3]
dataa[4] => add_sub_atk:auto_generated.dataa[4]
dataa[5] => add_sub_atk:auto_generated.dataa[5]
dataa[6] => add_sub_atk:auto_generated.dataa[6]
dataa[7] => add_sub_atk:auto_generated.dataa[7]
dataa[8] => add_sub_atk:auto_generated.dataa[8]
dataa[9] => add_sub_atk:auto_generated.dataa[9]
dataa[10] => add_sub_atk:auto_generated.dataa[10]
dataa[11] => add_sub_atk:auto_generated.dataa[11]
dataa[12] => add_sub_atk:auto_generated.dataa[12]
datab[0] => add_sub_atk:auto_generated.datab[0]
datab[1] => add_sub_atk:auto_generated.datab[1]
datab[2] => add_sub_atk:auto_generated.datab[2]
datab[3] => add_sub_atk:auto_generated.datab[3]
datab[4] => add_sub_atk:auto_generated.datab[4]
datab[5] => add_sub_atk:auto_generated.datab[5]
datab[6] => add_sub_atk:auto_generated.datab[6]
datab[7] => add_sub_atk:auto_generated.datab[7]
datab[8] => add_sub_atk:auto_generated.datab[8]
datab[9] => add_sub_atk:auto_generated.datab[9]
datab[10] => add_sub_atk:auto_generated.datab[10]
datab[11] => add_sub_atk:auto_generated.datab[11]
datab[12] => add_sub_atk:auto_generated.datab[12]
cin => add_sub_atk:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_atk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_atk:auto_generated.clken
result[0] <= add_sub_atk:auto_generated.result[0]
result[1] <= add_sub_atk:auto_generated.result[1]
result[2] <= add_sub_atk:auto_generated.result[2]
result[3] <= add_sub_atk:auto_generated.result[3]
result[4] <= add_sub_atk:auto_generated.result[4]
result[5] <= add_sub_atk:auto_generated.result[5]
result[6] <= add_sub_atk:auto_generated.result[6]
result[7] <= add_sub_atk:auto_generated.result[7]
result[8] <= add_sub_atk:auto_generated.result[8]
result[9] <= add_sub_atk:auto_generated.result[9]
result[10] <= add_sub_atk:auto_generated.result[10]
result[11] <= add_sub_atk:auto_generated.result[11]
result[12] <= add_sub_atk:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_40j:auto_generated.clock
clk_en => cntr_40j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_40j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_40j:auto_generated.q[0]
q[1] <= cntr_40j:auto_generated.q[1]
q[2] <= cntr_40j:auto_generated.q[2]
q[3] <= cntr_40j:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_40j:auto_generated
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cinnabon_fpga|lpm_nco:sin2
clk => clk.IN1
clken => clken.IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
fsin_o[0] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[1] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[2] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[3] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[4] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[5] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[6] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[7] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[8] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[9] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[10] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[11] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fsin_o[12] <= lpm_nco_nco_ii_0:nco_ii_0.fsin_o
fcos_o[0] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[1] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[2] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[3] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[4] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[5] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[6] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[7] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[8] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[9] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[10] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[11] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
fcos_o[12] <= lpm_nco_nco_ii_0:nco_ii_0.fcos_o
out_valid <= lpm_nco_nco_ii_0:nco_ii_0.out_valid
reset_n => reset_n.IN1


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0
clk => clk.IN12
reset_n => reset_pipelined[0].IN7
clken => clken_pipelined[0].IN12
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
fcos_o[0] <= asj_nco_mob_w:blk1.data_out
fcos_o[1] <= asj_nco_mob_w:blk1.data_out
fcos_o[2] <= asj_nco_mob_w:blk1.data_out
fcos_o[3] <= asj_nco_mob_w:blk1.data_out
fcos_o[4] <= asj_nco_mob_w:blk1.data_out
fcos_o[5] <= asj_nco_mob_w:blk1.data_out
fcos_o[6] <= asj_nco_mob_w:blk1.data_out
fcos_o[7] <= asj_nco_mob_w:blk1.data_out
fcos_o[8] <= asj_nco_mob_w:blk1.data_out
fcos_o[9] <= asj_nco_mob_w:blk1.data_out
fcos_o[10] <= asj_nco_mob_w:blk1.data_out
fcos_o[11] <= asj_nco_mob_w:blk1.data_out
fcos_o[12] <= asj_nco_mob_w:blk1.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_p8i:auto_generated.dataa[0]
dataa[1] => add_sub_p8i:auto_generated.dataa[1]
dataa[2] => add_sub_p8i:auto_generated.dataa[2]
dataa[3] => add_sub_p8i:auto_generated.dataa[3]
dataa[4] => add_sub_p8i:auto_generated.dataa[4]
dataa[5] => add_sub_p8i:auto_generated.dataa[5]
dataa[6] => add_sub_p8i:auto_generated.dataa[6]
dataa[7] => add_sub_p8i:auto_generated.dataa[7]
dataa[8] => add_sub_p8i:auto_generated.dataa[8]
dataa[9] => add_sub_p8i:auto_generated.dataa[9]
dataa[10] => add_sub_p8i:auto_generated.dataa[10]
dataa[11] => add_sub_p8i:auto_generated.dataa[11]
dataa[12] => add_sub_p8i:auto_generated.dataa[12]
dataa[13] => add_sub_p8i:auto_generated.dataa[13]
dataa[14] => add_sub_p8i:auto_generated.dataa[14]
dataa[15] => add_sub_p8i:auto_generated.dataa[15]
dataa[16] => add_sub_p8i:auto_generated.dataa[16]
dataa[17] => add_sub_p8i:auto_generated.dataa[17]
dataa[18] => add_sub_p8i:auto_generated.dataa[18]
dataa[19] => add_sub_p8i:auto_generated.dataa[19]
dataa[20] => add_sub_p8i:auto_generated.dataa[20]
dataa[21] => add_sub_p8i:auto_generated.dataa[21]
dataa[22] => add_sub_p8i:auto_generated.dataa[22]
dataa[23] => add_sub_p8i:auto_generated.dataa[23]
dataa[24] => add_sub_p8i:auto_generated.dataa[24]
dataa[25] => add_sub_p8i:auto_generated.dataa[25]
dataa[26] => add_sub_p8i:auto_generated.dataa[26]
dataa[27] => add_sub_p8i:auto_generated.dataa[27]
dataa[28] => add_sub_p8i:auto_generated.dataa[28]
dataa[29] => add_sub_p8i:auto_generated.dataa[29]
dataa[30] => add_sub_p8i:auto_generated.dataa[30]
dataa[31] => add_sub_p8i:auto_generated.dataa[31]
datab[0] => add_sub_p8i:auto_generated.datab[0]
datab[1] => add_sub_p8i:auto_generated.datab[1]
datab[2] => add_sub_p8i:auto_generated.datab[2]
datab[3] => add_sub_p8i:auto_generated.datab[3]
datab[4] => add_sub_p8i:auto_generated.datab[4]
datab[5] => add_sub_p8i:auto_generated.datab[5]
datab[6] => add_sub_p8i:auto_generated.datab[6]
datab[7] => add_sub_p8i:auto_generated.datab[7]
datab[8] => add_sub_p8i:auto_generated.datab[8]
datab[9] => add_sub_p8i:auto_generated.datab[9]
datab[10] => add_sub_p8i:auto_generated.datab[10]
datab[11] => add_sub_p8i:auto_generated.datab[11]
datab[12] => add_sub_p8i:auto_generated.datab[12]
datab[13] => add_sub_p8i:auto_generated.datab[13]
datab[14] => add_sub_p8i:auto_generated.datab[14]
datab[15] => add_sub_p8i:auto_generated.datab[15]
datab[16] => add_sub_p8i:auto_generated.datab[16]
datab[17] => add_sub_p8i:auto_generated.datab[17]
datab[18] => add_sub_p8i:auto_generated.datab[18]
datab[19] => add_sub_p8i:auto_generated.datab[19]
datab[20] => add_sub_p8i:auto_generated.datab[20]
datab[21] => add_sub_p8i:auto_generated.datab[21]
datab[22] => add_sub_p8i:auto_generated.datab[22]
datab[23] => add_sub_p8i:auto_generated.datab[23]
datab[24] => add_sub_p8i:auto_generated.datab[24]
datab[25] => add_sub_p8i:auto_generated.datab[25]
datab[26] => add_sub_p8i:auto_generated.datab[26]
datab[27] => add_sub_p8i:auto_generated.datab[27]
datab[28] => add_sub_p8i:auto_generated.datab[28]
datab[29] => add_sub_p8i:auto_generated.datab[29]
datab[30] => add_sub_p8i:auto_generated.datab[30]
datab[31] => add_sub_p8i:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_p8i:auto_generated.clock
aclr => add_sub_p8i:auto_generated.aclr
clken => add_sub_p8i:auto_generated.clken
result[0] <= add_sub_p8i:auto_generated.result[0]
result[1] <= add_sub_p8i:auto_generated.result[1]
result[2] <= add_sub_p8i:auto_generated.result[2]
result[3] <= add_sub_p8i:auto_generated.result[3]
result[4] <= add_sub_p8i:auto_generated.result[4]
result[5] <= add_sub_p8i:auto_generated.result[5]
result[6] <= add_sub_p8i:auto_generated.result[6]
result[7] <= add_sub_p8i:auto_generated.result[7]
result[8] <= add_sub_p8i:auto_generated.result[8]
result[9] <= add_sub_p8i:auto_generated.result[9]
result[10] <= add_sub_p8i:auto_generated.result[10]
result[11] <= add_sub_p8i:auto_generated.result[11]
result[12] <= add_sub_p8i:auto_generated.result[12]
result[13] <= add_sub_p8i:auto_generated.result[13]
result[14] <= add_sub_p8i:auto_generated.result[14]
result[15] <= add_sub_p8i:auto_generated.result[15]
result[16] <= add_sub_p8i:auto_generated.result[16]
result[17] <= add_sub_p8i:auto_generated.result[17]
result[18] <= add_sub_p8i:auto_generated.result[18]
result[19] <= add_sub_p8i:auto_generated.result[19]
result[20] <= add_sub_p8i:auto_generated.result[20]
result[21] <= add_sub_p8i:auto_generated.result[21]
result[22] <= add_sub_p8i:auto_generated.result[22]
result[23] <= add_sub_p8i:auto_generated.result[23]
result[24] <= add_sub_p8i:auto_generated.result[24]
result[25] <= add_sub_p8i:auto_generated.result[25]
result[26] <= add_sub_p8i:auto_generated.result[26]
result[27] <= add_sub_p8i:auto_generated.result[27]
result[28] <= add_sub_p8i:auto_generated.result[28]
result[29] <= add_sub_p8i:auto_generated.result[29]
result[30] <= add_sub_p8i:auto_generated.result[30]
result[31] <= add_sub_p8i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => dxxpdo[0]~reg0.CLK
clk => dxxpdo[1]~reg0.CLK
clk => dxxpdo[2]~reg0.CLK
clk => dxxpdo[3]~reg0.CLK
clk => dxxpdo[4]~reg0.CLK
clk => dxxpdo[5]~reg0.CLK
clk => dxxpdo[6]~reg0.CLK
clk => dxxpdo[7]~reg0.CLK
clk => dxxpdo[8]~reg0.CLK
clk => dxxpdo[9]~reg0.CLK
clk => dxxpdo[10]~reg0.CLK
clk => dxxpdo[11]~reg0.CLK
clk => dxxpdo[12]~reg0.CLK
clk => dxxpdo[13]~reg0.CLK
clk => dxxpdo[14]~reg0.CLK
clk => dxxpdo[15]~reg0.CLK
clk => dxxpdo[16]~reg0.CLK
clk => dxxpdo[17]~reg0.CLK
clk => dxxpdo[18]~reg0.CLK
clk => dxxpdo[19]~reg0.CLK
clk => dxxpdo[20]~reg0.CLK
clk => phi_dither_out_w[0].CLK
clk => phi_dither_out_w[1].CLK
clk => phi_dither_out_w[2].CLK
clk => phi_dither_out_w[3].CLK
clk => phi_dither_out_w[4].CLK
clk => phi_dither_out_w[5].CLK
clk => phi_dither_out_w[6].CLK
clk => phi_dither_out_w[7].CLK
clk => phi_dither_out_w[8].CLK
clk => phi_dither_out_w[9].CLK
clk => phi_dither_out_w[10].CLK
clk => phi_dither_out_w[11].CLK
clk => phi_dither_out_w[12].CLK
clk => phi_dither_out_w[13].CLK
clk => phi_dither_out_w[14].CLK
clk => phi_dither_out_w[15].CLK
clk => phi_dither_out_w[16].CLK
clk => phi_dither_out_w[17].CLK
clk => phi_dither_out_w[18].CLK
clk => phi_dither_out_w[19].CLK
clk => phi_dither_out_w[20].CLK
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
dxxpdi[0] => Add0.IN39
dxxpdi[1] => Add0.IN38
dxxpdi[2] => Add0.IN37
dxxpdi[3] => Add0.IN36
dxxpdi[4] => Add0.IN35
dxxpdi[5] => Add0.IN34
dxxpdi[6] => Add0.IN33
dxxpdi[7] => Add0.IN32
dxxpdi[8] => Add0.IN31
dxxpdi[9] => Add0.IN30
dxxpdi[10] => Add0.IN29
dxxpdi[11] => Add0.IN28
dxxpdi[12] => Add0.IN27
dxxpdi[13] => Add0.IN26
dxxpdi[14] => Add0.IN25
dxxpdi[15] => Add0.IN24
dxxpdi[16] => Add0.IN23
dxxpdi[17] => Add0.IN22
dxxpdi[18] => Add0.IN21
dxxpdi[19] => Add0.IN20
dxxpdi[20] => Add0.IN19
rval[0] => Add0.IN42
rval[1] => Add0.IN41
rval[2] => Add0.IN40
rval[3] => Add0.IN1
rval[3] => Add0.IN2
rval[3] => Add0.IN3
rval[3] => Add0.IN4
rval[3] => Add0.IN5
rval[3] => Add0.IN6
rval[3] => Add0.IN7
rval[3] => Add0.IN8
rval[3] => Add0.IN9
rval[3] => Add0.IN10
rval[3] => Add0.IN11
rval[3] => Add0.IN12
rval[3] => Add0.IN13
rval[3] => Add0.IN14
rval[3] => Add0.IN15
rval[3] => Add0.IN16
rval[3] => Add0.IN17
rval[3] => Add0.IN18
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_f[7]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cc_temp[6].CLK
clk => rom_add_cc_temp[7].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
clk => rom_add_cs[6]~reg0.CLK
clk => rom_add_cs[7]~reg0.CLK
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
phi_acc_w[0] => rom_add_f.DATAB
phi_acc_w[1] => rom_add_f.DATAB
phi_acc_w[2] => rom_add_f.DATAB
phi_acc_w[3] => rom_add_f.DATAB
phi_acc_w[4] => rom_add_f.DATAB
phi_acc_w[5] => rom_add_f.DATAB
phi_acc_w[6] => rom_add_f.DATAB
phi_acc_w[7] => rom_add_f.DATAB
phi_acc_w[8] => Add0.IN18
phi_acc_w[8] => rom_add_cs.DATAB
phi_acc_w[9] => Add0.IN17
phi_acc_w[9] => rom_add_cs.DATAB
phi_acc_w[10] => Add0.IN16
phi_acc_w[10] => rom_add_cs.DATAB
phi_acc_w[11] => Add0.IN15
phi_acc_w[11] => rom_add_cs.DATAB
phi_acc_w[12] => Add0.IN14
phi_acc_w[12] => rom_add_cs.DATAB
phi_acc_w[13] => Add0.IN13
phi_acc_w[13] => rom_add_cs.DATAB
phi_acc_w[14] => Add0.IN12
phi_acc_w[14] => rom_add_cs.DATAB
phi_acc_w[15] => Add0.IN11
phi_acc_w[15] => rom_add_cs.DATAB
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[6] <= rom_add_cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[7] <= rom_add_cs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[6] <= rom_add_cc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[7] <= rom_add_cc_temp[7].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[7] <= rom_add_f[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_a[6] => raxx_a[6].IN1
raxx_a[7] => raxx_a[7].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
raxx_b[6] => raxx_b[6].IN1
raxx_b[7] => raxx_b[7].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vk82:auto_generated.data_a[0]
data_a[1] => altsyncram_vk82:auto_generated.data_a[1]
data_a[2] => altsyncram_vk82:auto_generated.data_a[2]
data_a[3] => altsyncram_vk82:auto_generated.data_a[3]
data_a[4] => altsyncram_vk82:auto_generated.data_a[4]
data_a[5] => altsyncram_vk82:auto_generated.data_a[5]
data_a[6] => altsyncram_vk82:auto_generated.data_a[6]
data_a[7] => altsyncram_vk82:auto_generated.data_a[7]
data_a[8] => altsyncram_vk82:auto_generated.data_a[8]
data_a[9] => altsyncram_vk82:auto_generated.data_a[9]
data_a[10] => altsyncram_vk82:auto_generated.data_a[10]
data_a[11] => altsyncram_vk82:auto_generated.data_a[11]
data_a[12] => altsyncram_vk82:auto_generated.data_a[12]
data_b[0] => altsyncram_vk82:auto_generated.data_b[0]
data_b[1] => altsyncram_vk82:auto_generated.data_b[1]
data_b[2] => altsyncram_vk82:auto_generated.data_b[2]
data_b[3] => altsyncram_vk82:auto_generated.data_b[3]
data_b[4] => altsyncram_vk82:auto_generated.data_b[4]
data_b[5] => altsyncram_vk82:auto_generated.data_b[5]
data_b[6] => altsyncram_vk82:auto_generated.data_b[6]
data_b[7] => altsyncram_vk82:auto_generated.data_b[7]
data_b[8] => altsyncram_vk82:auto_generated.data_b[8]
data_b[9] => altsyncram_vk82:auto_generated.data_b[9]
data_b[10] => altsyncram_vk82:auto_generated.data_b[10]
data_b[11] => altsyncram_vk82:auto_generated.data_b[11]
data_b[12] => altsyncram_vk82:auto_generated.data_b[12]
address_a[0] => altsyncram_vk82:auto_generated.address_a[0]
address_a[1] => altsyncram_vk82:auto_generated.address_a[1]
address_a[2] => altsyncram_vk82:auto_generated.address_a[2]
address_a[3] => altsyncram_vk82:auto_generated.address_a[3]
address_a[4] => altsyncram_vk82:auto_generated.address_a[4]
address_a[5] => altsyncram_vk82:auto_generated.address_a[5]
address_a[6] => altsyncram_vk82:auto_generated.address_a[6]
address_a[7] => altsyncram_vk82:auto_generated.address_a[7]
address_b[0] => altsyncram_vk82:auto_generated.address_b[0]
address_b[1] => altsyncram_vk82:auto_generated.address_b[1]
address_b[2] => altsyncram_vk82:auto_generated.address_b[2]
address_b[3] => altsyncram_vk82:auto_generated.address_b[3]
address_b[4] => altsyncram_vk82:auto_generated.address_b[4]
address_b[5] => altsyncram_vk82:auto_generated.address_b[5]
address_b[6] => altsyncram_vk82:auto_generated.address_b[6]
address_b[7] => altsyncram_vk82:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vk82:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vk82:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vk82:auto_generated.q_a[0]
q_a[1] <= altsyncram_vk82:auto_generated.q_a[1]
q_a[2] <= altsyncram_vk82:auto_generated.q_a[2]
q_a[3] <= altsyncram_vk82:auto_generated.q_a[3]
q_a[4] <= altsyncram_vk82:auto_generated.q_a[4]
q_a[5] <= altsyncram_vk82:auto_generated.q_a[5]
q_a[6] <= altsyncram_vk82:auto_generated.q_a[6]
q_a[7] <= altsyncram_vk82:auto_generated.q_a[7]
q_a[8] <= altsyncram_vk82:auto_generated.q_a[8]
q_a[9] <= altsyncram_vk82:auto_generated.q_a[9]
q_a[10] <= altsyncram_vk82:auto_generated.q_a[10]
q_a[11] <= altsyncram_vk82:auto_generated.q_a[11]
q_a[12] <= altsyncram_vk82:auto_generated.q_a[12]
q_b[0] <= altsyncram_vk82:auto_generated.q_b[0]
q_b[1] <= altsyncram_vk82:auto_generated.q_b[1]
q_b[2] <= altsyncram_vk82:auto_generated.q_b[2]
q_b[3] <= altsyncram_vk82:auto_generated.q_b[3]
q_b[4] <= altsyncram_vk82:auto_generated.q_b[4]
q_b[5] <= altsyncram_vk82:auto_generated.q_b[5]
q_b[6] <= altsyncram_vk82:auto_generated.q_b[6]
q_b[7] <= altsyncram_vk82:auto_generated.q_b[7]
q_b[8] <= altsyncram_vk82:auto_generated.q_b[8]
q_b[9] <= altsyncram_vk82:auto_generated.q_b[9]
q_b[10] <= altsyncram_vk82:auto_generated.q_b[10]
q_b[11] <= altsyncram_vk82:auto_generated.q_b[11]
q_b[12] <= altsyncram_vk82:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nca1:auto_generated.address_a[0]
address_a[1] => altsyncram_nca1:auto_generated.address_a[1]
address_a[2] => altsyncram_nca1:auto_generated.address_a[2]
address_a[3] => altsyncram_nca1:auto_generated.address_a[3]
address_a[4] => altsyncram_nca1:auto_generated.address_a[4]
address_a[5] => altsyncram_nca1:auto_generated.address_a[5]
address_a[6] => altsyncram_nca1:auto_generated.address_a[6]
address_a[7] => altsyncram_nca1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_nca1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nca1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nca1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nca1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nca1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nca1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nca1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ica1:auto_generated.address_a[0]
address_a[1] => altsyncram_ica1:auto_generated.address_a[1]
address_a[2] => altsyncram_ica1:auto_generated.address_a[2]
address_a[3] => altsyncram_ica1:auto_generated.address_a[3]
address_a[4] => altsyncram_ica1:auto_generated.address_a[4]
address_a[5] => altsyncram_ica1:auto_generated.address_a[5]
address_a[6] => altsyncram_ica1:auto_generated.address_a[6]
address_a[7] => altsyncram_ica1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ica1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ica1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ica1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ica1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ica1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ica1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ica1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ica1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ica1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ica1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ica1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ica1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ica1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ica1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ica1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1
clock0 => out[0].CLK
clock0 => out[1].CLK
clock0 => out[2].CLK
clock0 => out[3].CLK
clock0 => out[4].CLK
clock0 => out[5].CLK
clock0 => out[6].CLK
clock0 => out[7].CLK
clock0 => out[8].CLK
clock0 => out[9].CLK
clock0 => out[10].CLK
clock0 => out[11].CLK
clock0 => out[12].CLK
clock0 => out[13].CLK
clock0 => out[14].CLK
clock0 => out[15].CLK
clock0 => out[16].CLK
clock0 => out[17].CLK
clock0 => out[18].CLK
clock0 => out[19].CLK
clock0 => out[20].CLK
clock0 => out[21].CLK
clock0 => out[22].CLK
clock0 => out[23].CLK
clock0 => out[24].CLK
clock0 => out[25].CLK
clken => out[5].ENA
clken => out[4].ENA
clken => out[3].ENA
clken => out[2].ENA
clken => out[1].ENA
clken => out[0].ENA
clken => out[25].ENA
clken => out[24].ENA
clken => out[23].ENA
clken => out[22].ENA
clken => out[21].ENA
clken => out[20].ENA
clken => out[19].ENA
clken => out[18].ENA
clken => out[17].ENA
clken => out[16].ENA
clken => out[15].ENA
clken => out[14].ENA
clken => out[13].ENA
clken => out[12].ENA
clken => out[11].ENA
clken => out[10].ENA
clken => out[9].ENA
clken => out[8].ENA
clken => out[7].ENA
clken => out[6].ENA
dataa_0[0] => Mult0.IN12
dataa_0[1] => Mult0.IN11
dataa_0[2] => Mult0.IN10
dataa_0[3] => Mult0.IN9
dataa_0[4] => Mult0.IN8
dataa_0[5] => Mult0.IN7
dataa_0[6] => Mult0.IN6
dataa_0[7] => Mult0.IN5
dataa_0[8] => Mult0.IN4
dataa_0[9] => Mult0.IN3
dataa_0[10] => Mult0.IN2
dataa_0[11] => Mult0.IN1
dataa_0[12] => Mult0.IN0
dataa_1[0] => Mult1.IN12
dataa_1[1] => Mult1.IN11
dataa_1[2] => Mult1.IN10
dataa_1[3] => Mult1.IN9
dataa_1[4] => Mult1.IN8
dataa_1[5] => Mult1.IN7
dataa_1[6] => Mult1.IN6
dataa_1[7] => Mult1.IN5
dataa_1[8] => Mult1.IN4
dataa_1[9] => Mult1.IN3
dataa_1[10] => Mult1.IN2
dataa_1[11] => Mult1.IN1
dataa_1[12] => Mult1.IN0
datab_0[0] => Mult0.IN25
datab_0[1] => Mult0.IN24
datab_0[2] => Mult0.IN23
datab_0[3] => Mult0.IN22
datab_0[4] => Mult0.IN21
datab_0[5] => Mult0.IN20
datab_0[6] => Mult0.IN19
datab_0[7] => Mult0.IN18
datab_0[8] => Mult0.IN17
datab_0[9] => Mult0.IN16
datab_0[10] => Mult0.IN15
datab_0[11] => Mult0.IN14
datab_0[12] => Mult0.IN13
datab_1[0] => Mult1.IN25
datab_1[1] => Mult1.IN24
datab_1[2] => Mult1.IN23
datab_1[3] => Mult1.IN22
datab_1[4] => Mult1.IN21
datab_1[5] => Mult1.IN20
datab_1[6] => Mult1.IN19
datab_1[7] => Mult1.IN18
datab_1[8] => Mult1.IN17
datab_1[9] => Mult1.IN16
datab_1[10] => Mult1.IN15
datab_1[11] => Mult1.IN14
datab_1[12] => Mult1.IN13
result[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0
clock0 => out[0].CLK
clock0 => out[1].CLK
clock0 => out[2].CLK
clock0 => out[3].CLK
clock0 => out[4].CLK
clock0 => out[5].CLK
clock0 => out[6].CLK
clock0 => out[7].CLK
clock0 => out[8].CLK
clock0 => out[9].CLK
clock0 => out[10].CLK
clock0 => out[11].CLK
clock0 => out[12].CLK
clock0 => out[13].CLK
clock0 => out[14].CLK
clock0 => out[15].CLK
clock0 => out[16].CLK
clock0 => out[17].CLK
clock0 => out[18].CLK
clock0 => out[19].CLK
clock0 => out[20].CLK
clock0 => out[21].CLK
clock0 => out[22].CLK
clock0 => out[23].CLK
clock0 => out[24].CLK
clock0 => out[25].CLK
clken => out[5].ENA
clken => out[4].ENA
clken => out[3].ENA
clken => out[2].ENA
clken => out[1].ENA
clken => out[0].ENA
clken => out[25].ENA
clken => out[24].ENA
clken => out[23].ENA
clken => out[22].ENA
clken => out[21].ENA
clken => out[20].ENA
clken => out[19].ENA
clken => out[18].ENA
clken => out[17].ENA
clken => out[16].ENA
clken => out[15].ENA
clken => out[14].ENA
clken => out[13].ENA
clken => out[12].ENA
clken => out[11].ENA
clken => out[10].ENA
clken => out[9].ENA
clken => out[8].ENA
clken => out[7].ENA
clken => out[6].ENA
dataa_0[0] => Mult0.IN12
dataa_0[1] => Mult0.IN11
dataa_0[2] => Mult0.IN10
dataa_0[3] => Mult0.IN9
dataa_0[4] => Mult0.IN8
dataa_0[5] => Mult0.IN7
dataa_0[6] => Mult0.IN6
dataa_0[7] => Mult0.IN5
dataa_0[8] => Mult0.IN4
dataa_0[9] => Mult0.IN3
dataa_0[10] => Mult0.IN2
dataa_0[11] => Mult0.IN1
dataa_0[12] => Mult0.IN0
dataa_1[0] => Mult1.IN12
dataa_1[1] => Mult1.IN11
dataa_1[2] => Mult1.IN10
dataa_1[3] => Mult1.IN9
dataa_1[4] => Mult1.IN8
dataa_1[5] => Mult1.IN7
dataa_1[6] => Mult1.IN6
dataa_1[7] => Mult1.IN5
dataa_1[8] => Mult1.IN4
dataa_1[9] => Mult1.IN3
dataa_1[10] => Mult1.IN2
dataa_1[11] => Mult1.IN1
dataa_1[12] => Mult1.IN0
datab_0[0] => Mult0.IN25
datab_0[1] => Mult0.IN24
datab_0[2] => Mult0.IN23
datab_0[3] => Mult0.IN22
datab_0[4] => Mult0.IN21
datab_0[5] => Mult0.IN20
datab_0[6] => Mult0.IN19
datab_0[7] => Mult0.IN18
datab_0[8] => Mult0.IN17
datab_0[9] => Mult0.IN16
datab_0[10] => Mult0.IN15
datab_0[11] => Mult0.IN14
datab_0[12] => Mult0.IN13
datab_1[0] => Mult1.IN25
datab_1[1] => Mult1.IN24
datab_1[2] => Mult1.IN23
datab_1[3] => Mult1.IN22
datab_1[4] => Mult1.IN21
datab_1[5] => Mult1.IN20
datab_1[6] => Mult1.IN19
datab_1[7] => Mult1.IN18
datab_1[8] => Mult1.IN17
datab_1[9] => Mult1.IN16
datab_1[10] => Mult1.IN15
datab_1[11] => Mult1.IN14
datab_1[12] => Mult1.IN13
result[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0
clk => clk.IN1
reset => is_zero.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_atk:auto_generated.dataa[0]
dataa[1] => add_sub_atk:auto_generated.dataa[1]
dataa[2] => add_sub_atk:auto_generated.dataa[2]
dataa[3] => add_sub_atk:auto_generated.dataa[3]
dataa[4] => add_sub_atk:auto_generated.dataa[4]
dataa[5] => add_sub_atk:auto_generated.dataa[5]
dataa[6] => add_sub_atk:auto_generated.dataa[6]
dataa[7] => add_sub_atk:auto_generated.dataa[7]
dataa[8] => add_sub_atk:auto_generated.dataa[8]
dataa[9] => add_sub_atk:auto_generated.dataa[9]
dataa[10] => add_sub_atk:auto_generated.dataa[10]
dataa[11] => add_sub_atk:auto_generated.dataa[11]
dataa[12] => add_sub_atk:auto_generated.dataa[12]
datab[0] => add_sub_atk:auto_generated.datab[0]
datab[1] => add_sub_atk:auto_generated.datab[1]
datab[2] => add_sub_atk:auto_generated.datab[2]
datab[3] => add_sub_atk:auto_generated.datab[3]
datab[4] => add_sub_atk:auto_generated.datab[4]
datab[5] => add_sub_atk:auto_generated.datab[5]
datab[6] => add_sub_atk:auto_generated.datab[6]
datab[7] => add_sub_atk:auto_generated.datab[7]
datab[8] => add_sub_atk:auto_generated.datab[8]
datab[9] => add_sub_atk:auto_generated.datab[9]
datab[10] => add_sub_atk:auto_generated.datab[10]
datab[11] => add_sub_atk:auto_generated.datab[11]
datab[12] => add_sub_atk:auto_generated.datab[12]
cin => add_sub_atk:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_atk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_atk:auto_generated.clken
result[0] <= add_sub_atk:auto_generated.result[0]
result[1] <= add_sub_atk:auto_generated.result[1]
result[2] <= add_sub_atk:auto_generated.result[2]
result[3] <= add_sub_atk:auto_generated.result[3]
result[4] <= add_sub_atk:auto_generated.result[4]
result[5] <= add_sub_atk:auto_generated.result[5]
result[6] <= add_sub_atk:auto_generated.result[6]
result[7] <= add_sub_atk:auto_generated.result[7]
result[8] <= add_sub_atk:auto_generated.result[8]
result[9] <= add_sub_atk:auto_generated.result[9]
result[10] <= add_sub_atk:auto_generated.result[10]
result[11] <= add_sub_atk:auto_generated.result[11]
result[12] <= add_sub_atk:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1
clk => clk.IN1
reset => is_zero.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
reset => data_tmp.OUTPUTSELECT
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_atk:auto_generated.dataa[0]
dataa[1] => add_sub_atk:auto_generated.dataa[1]
dataa[2] => add_sub_atk:auto_generated.dataa[2]
dataa[3] => add_sub_atk:auto_generated.dataa[3]
dataa[4] => add_sub_atk:auto_generated.dataa[4]
dataa[5] => add_sub_atk:auto_generated.dataa[5]
dataa[6] => add_sub_atk:auto_generated.dataa[6]
dataa[7] => add_sub_atk:auto_generated.dataa[7]
dataa[8] => add_sub_atk:auto_generated.dataa[8]
dataa[9] => add_sub_atk:auto_generated.dataa[9]
dataa[10] => add_sub_atk:auto_generated.dataa[10]
dataa[11] => add_sub_atk:auto_generated.dataa[11]
dataa[12] => add_sub_atk:auto_generated.dataa[12]
datab[0] => add_sub_atk:auto_generated.datab[0]
datab[1] => add_sub_atk:auto_generated.datab[1]
datab[2] => add_sub_atk:auto_generated.datab[2]
datab[3] => add_sub_atk:auto_generated.datab[3]
datab[4] => add_sub_atk:auto_generated.datab[4]
datab[5] => add_sub_atk:auto_generated.datab[5]
datab[6] => add_sub_atk:auto_generated.datab[6]
datab[7] => add_sub_atk:auto_generated.datab[7]
datab[8] => add_sub_atk:auto_generated.datab[8]
datab[9] => add_sub_atk:auto_generated.datab[9]
datab[10] => add_sub_atk:auto_generated.datab[10]
datab[11] => add_sub_atk:auto_generated.datab[11]
datab[12] => add_sub_atk:auto_generated.datab[12]
cin => add_sub_atk:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_atk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_atk:auto_generated.clken
result[0] <= add_sub_atk:auto_generated.result[0]
result[1] <= add_sub_atk:auto_generated.result[1]
result[2] <= add_sub_atk:auto_generated.result[2]
result[3] <= add_sub_atk:auto_generated.result[3]
result[4] <= add_sub_atk:auto_generated.result[4]
result[5] <= add_sub_atk:auto_generated.result[5]
result[6] <= add_sub_atk:auto_generated.result[6]
result[7] <= add_sub_atk:auto_generated.result[7]
result[8] <= add_sub_atk:auto_generated.result[8]
result[9] <= add_sub_atk:auto_generated.result[9]
result[10] <= add_sub_atk:auto_generated.result[10]
result[11] <= add_sub_atk:auto_generated.result[11]
result[12] <= add_sub_atk:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_40j:auto_generated.clock
clk_en => cntr_40j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_40j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_40j:auto_generated.q[0]
q[1] <= cntr_40j:auto_generated.q[1]
q[2] <= cntr_40j:auto_generated.q[2]
q[3] <= cntr_40j:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_40j:auto_generated
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cinnabon_fpga|lpm_add:lpm
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result


|cinnabon_fpga|lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_qkj:auto_generated.dataa[0]
dataa[1] => add_sub_qkj:auto_generated.dataa[1]
dataa[2] => add_sub_qkj:auto_generated.dataa[2]
dataa[3] => add_sub_qkj:auto_generated.dataa[3]
dataa[4] => add_sub_qkj:auto_generated.dataa[4]
dataa[5] => add_sub_qkj:auto_generated.dataa[5]
dataa[6] => add_sub_qkj:auto_generated.dataa[6]
dataa[7] => add_sub_qkj:auto_generated.dataa[7]
dataa[8] => add_sub_qkj:auto_generated.dataa[8]
dataa[9] => add_sub_qkj:auto_generated.dataa[9]
dataa[10] => add_sub_qkj:auto_generated.dataa[10]
dataa[11] => add_sub_qkj:auto_generated.dataa[11]
dataa[12] => add_sub_qkj:auto_generated.dataa[12]
dataa[13] => add_sub_qkj:auto_generated.dataa[13]
datab[0] => add_sub_qkj:auto_generated.datab[0]
datab[1] => add_sub_qkj:auto_generated.datab[1]
datab[2] => add_sub_qkj:auto_generated.datab[2]
datab[3] => add_sub_qkj:auto_generated.datab[3]
datab[4] => add_sub_qkj:auto_generated.datab[4]
datab[5] => add_sub_qkj:auto_generated.datab[5]
datab[6] => add_sub_qkj:auto_generated.datab[6]
datab[7] => add_sub_qkj:auto_generated.datab[7]
datab[8] => add_sub_qkj:auto_generated.datab[8]
datab[9] => add_sub_qkj:auto_generated.datab[9]
datab[10] => add_sub_qkj:auto_generated.datab[10]
datab[11] => add_sub_qkj:auto_generated.datab[11]
datab[12] => add_sub_qkj:auto_generated.datab[12]
datab[13] => add_sub_qkj:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_qkj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qkj:auto_generated.result[0]
result[1] <= add_sub_qkj:auto_generated.result[1]
result[2] <= add_sub_qkj:auto_generated.result[2]
result[3] <= add_sub_qkj:auto_generated.result[3]
result[4] <= add_sub_qkj:auto_generated.result[4]
result[5] <= add_sub_qkj:auto_generated.result[5]
result[6] <= add_sub_qkj:auto_generated.result[6]
result[7] <= add_sub_qkj:auto_generated.result[7]
result[8] <= add_sub_qkj:auto_generated.result[8]
result[9] <= add_sub_qkj:auto_generated.result[9]
result[10] <= add_sub_qkj:auto_generated.result[10]
result[11] <= add_sub_qkj:auto_generated.result[11]
result[12] <= add_sub_qkj:auto_generated.result[12]
result[13] <= add_sub_qkj:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|cinnabon_fpga|lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qkj:auto_generated
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|cinnabon_fpga|pll:pll_100
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
pllena => pllena.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|cinnabon_fpga|pll:pll_100|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => pll.ENABLE
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|cinnabon_fpga|divclk10:dct
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => ctr[6].CLK
clk => ctr[7].CLK
clk => ctr[8].CLK
clk => ctr[9].CLK
clk => ctr[10].CLK
clk => rclk.CLK
oclk <= rclk.DB_MAX_OUTPUT_PORT_TYPE


