Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Mux.v" in library work
Compiling verilog file "Adder.v" in library work
Module <Mux> compiled
Compiling verilog file "TwosComplementaddersub.v" in library work
Module <Adder> compiled
Compiling verilog file "SetonLessThan.v" in library work
Module <TwosComplementaddersub> compiled
Compiling verilog file "Or16bit.v" in library work
Module <SetonLessThan> compiled
Compiling verilog file "mux16bit.v" in library work
Module <Or16bit> compiled
Compiling verilog file "AND16bit.v" in library work
Module <mux16bit> compiled
Compiling verilog file "UnsignedAdder.v" in library work
Module <AND16bit> compiled
Compiling verilog file "RegFile.v" in library work
Module <UnsignedAdder> compiled
Compiling verilog file "pc.v" in library work
Module <RegFile> compiled
Compiling verilog file "Mux2to16.v" in library work
Module <pc> compiled
Compiling verilog file "InstructioMem.v" in library work
Module <Mux2to16> compiled
Compiling verilog file "DataMemory.v" in library work
Module <InstructionMem> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <DataMemory> compiled
Compiling verilog file "ALU.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "MIPS.v" in library work
Module <ALU> compiled
Module <MIPS> compiled
No errors in compilation
Analysis of file <"MIPS.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MIPS> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work>.

Analyzing hierarchy for module <pc> in library <work>.

Analyzing hierarchy for module <UnsignedAdder> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Mux2to16> in library <work>.

Analyzing hierarchy for module <InstructionMem> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <Adder> in library <work>.

Analyzing hierarchy for module <AND16bit> in library <work>.

Analyzing hierarchy for module <Or16bit> in library <work>.

Analyzing hierarchy for module <SetonLessThan> in library <work>.

Analyzing hierarchy for module <TwosComplementaddersub> in library <work>.

Analyzing hierarchy for module <mux16bit> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Adder> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MIPS>.
Module <MIPS> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
Module <ControlUnit> is correct for synthesis.
 
Analyzing module <pc> in library <work>.
Module <pc> is correct for synthesis.
 
Analyzing module <UnsignedAdder> in library <work>.
Module <UnsignedAdder> is correct for synthesis.
 
Analyzing module <Adder> in library <work>.
Module <Adder> is correct for synthesis.
 
Analyzing module <Mux> in library <work>.
Module <Mux> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <AND16bit> in library <work>.
Module <AND16bit> is correct for synthesis.
 
Analyzing module <Or16bit> in library <work>.
Module <Or16bit> is correct for synthesis.
 
Analyzing module <SetonLessThan> in library <work>.
Module <SetonLessThan> is correct for synthesis.
 
Analyzing module <TwosComplementaddersub> in library <work>.
Module <TwosComplementaddersub> is correct for synthesis.
 
Analyzing module <mux16bit> in library <work>.
Module <mux16bit> is correct for synthesis.
 
Analyzing module <Mux2to16> in library <work>.
Module <Mux2to16> is correct for synthesis.
 
Analyzing module <InstructionMem> in library <work>.
Module <InstructionMem> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
Module <RegFile> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <DataMemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
Unit <ControlUnit> synthesized.


Synthesizing Unit <pc>.
    Related source file is "pc.v".
    Found 16-bit register for signal <pcout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pc> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "Mux.v".
Unit <Mux> synthesized.


Synthesizing Unit <InstructionMem>.
    Related source file is "InstructioMem.v".
    Found 16x16-bit ROM for signal <INSTR$mux0001>.
    Found 16-bit register for signal <INSTR>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <InstructionMem> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "RegFile.v".
    Found 16-bit 9-to-1 multiplexer for signal <A>.
    Found 16-bit 9-to-1 multiplexer for signal <B>.
    Found 144-bit register for signal <Mem>.
    Found 4-bit register for signal <ra1>.
    Found 4-bit register for signal <ra2>.
    Summary:
	inferred 152 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RegFile> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <addr<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x16-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 16-bit register for signal <datao>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "Adder.v".
    Found 1-bit xor3 for signal <sum>.
    Summary:
	inferred   1 Xor(s).
Unit <Adder> synthesized.


Synthesizing Unit <AND16bit>.
    Related source file is "AND16bit.v".
Unit <AND16bit> synthesized.


Synthesizing Unit <Or16bit>.
    Related source file is "Or16bit.v".
Unit <Or16bit> synthesized.


Synthesizing Unit <SetonLessThan>.
    Related source file is "SetonLessThan.v".
    Found 16-bit comparator equal for signal <slt$cmp_eq0000> created at line 13.
    Found 16-bit comparator greater for signal <slt$cmp_gt0000> created at line 15.
    Summary:
	inferred   2 Comparator(s).
Unit <SetonLessThan> synthesized.


Synthesizing Unit <UnsignedAdder>.
    Related source file is "UnsignedAdder.v".
WARNING:Xst:1780 - Signal <b2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <UnsignedAdder> synthesized.


Synthesizing Unit <Mux2to16>.
    Related source file is "Mux2to16.v".
Unit <Mux2to16> synthesized.


Synthesizing Unit <TwosComplementaddersub>.
    Related source file is "TwosComplementaddersub.v".
    Found 1-bit xor2 for signal <V>.
    Found 16-bit xor2 for signal <b2>.
Unit <TwosComplementaddersub> synthesized.


Synthesizing Unit <mux16bit>.
    Related source file is "mux16bit.v".
Unit <mux16bit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:647 - Input <cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "MIPS.v".
WARNING:Xst:653 - Signal <null> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <nClear> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <lt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Zero> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <V> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Cin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <MIPS> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port RAM                             : 1
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Registers                                            : 14
 16-bit register                                       : 12
 4-bit register                                        : 2
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 2
 16-bit 9-to-1 multiplexer                             : 2
# Xors                                                 : 65
 1-bit xor2                                            : 17
 1-bit xor3                                            : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_1> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_2> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_3> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_4> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_5> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_6> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_7> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_8> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_9> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_10> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_11> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_12> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_13> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_14> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datao_15> (without init value) has a constant value of 0 in block <DM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <DM> is unconnected in block <MIPS>.
   It will be removed from the design.

Synthesizing (advanced) Unit <DataMemory>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <MemWrite>      | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DataMemory> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionMem>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_INSTR_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <InstructionMem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port distributed RAM                 : 1
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Registers                                            : 200
 Flip-Flops                                            : 200
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 32
 1-bit 9-to-1 multiplexer                              : 32
# Xors                                                 : 65
 1-bit xor2                                            : 17
 1-bit xor3                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_2> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_3> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_4> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_5> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_6> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_7> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_8> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_9> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_10> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_11> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_12> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_13> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_14> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_15> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INSTR_6> (without init value) has a constant value of 0 in block <InstructionMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INSTR_7> (without init value) has a constant value of 0 in block <InstructionMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INSTR_10> (without init value) has a constant value of 0 in block <InstructionMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INSTR_11> (without init value) has a constant value of 0 in block <InstructionMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INSTR_12> (without init value) has a constant value of 0 in block <InstructionMem>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MIPS> ...

Optimizing unit <pc> ...

Optimizing unit <InstructionMem> ...

Optimizing unit <RegFile> ...

Optimizing unit <UnsignedAdder> ...

Optimizing unit <TwosComplementaddersub> ...
WARNING:Xst:1710 - FF/Latch <RF/ra2_3> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/ra2_2> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/ra1_3> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/ra1_2> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RF/Mem_8_15> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_14> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_13> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_12> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_11> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_10> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_9> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_8> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_7> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_6> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_5> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_4> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_3> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_2> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_1> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <RF/Mem_8_0> of sequential type is unconnected in block <MIPS>.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_10> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_10> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_10> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_10> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_4> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_4> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_4> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_4> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_5> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_5> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_5> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_5> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_6> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_6> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_6> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_6> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_7> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_7> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_7> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_7> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_11> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_11> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_11> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_11> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_8> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_8> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_8> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_8> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_9> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_9> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_9> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_9> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_12> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_12> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_12> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_12> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_13> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_13> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_13> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_13> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_14> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_14> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_14> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_14> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_15> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_15> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_15> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_15> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_1> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_1> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_1> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_1> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_2> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_2> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_2> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_2> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_3> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_3> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_3> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_3> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_4_0> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_5_0> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_6_0> is unconnected in block <MIPS>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mem_7_0> is unconnected in block <MIPS>.
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 14.
FlipFlop RF/ra1_0 has been replicated 1 time(s)
FlipFlop RF/ra2_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPS.ngr
Top Level Output File Name         : MIPS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 264
#      GND                         : 1
#      LUT2                        : 10
#      LUT2_L                      : 3
#      LUT3                        : 95
#      LUT3_D                      : 8
#      LUT3_L                      : 8
#      LUT4                        : 67
#      LUT4_D                      : 15
#      LUT4_L                      : 18
#      MUXCY                       : 5
#      MUXF5                       : 33
#      VCC                         : 1
# FlipFlops/Latches                : 97
#      FD                          : 6
#      FDE                         : 64
#      FDR                         : 26
#      FDRS                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 54
#      OBUF                        : 54
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                      130  out of    960    13%  
 Number of Slice Flip Flops:             97  out of   1920     5%  
 Number of 4 input LUTs:                224  out of   1920    11%  
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of     66    83%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 97    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.650ns (Maximum Frequency: 130.715MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.773ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.650ns (frequency: 130.715MHz)
  Total number of paths / destination ports: 13977 / 173
-------------------------------------------------------------------------
Delay:               7.650ns (Levels of Logic = 9)
  Source:            RF/ra1_0_1 (FF)
  Destination:       PCount/pcout_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RF/ra1_0_1 to PCount/pcout_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.514   1.101  RF/ra1_0_1 (RF/ra1_0_1)
     LUT3:I2->O            1   0.612   0.000  RF/mux13_81 (RF/mux13_81)
     MUXF5:I1->O          14   0.278   0.880  RF/mux13_7_f5 (R1_7_OBUF)
     LUT4:I2->O            1   0.612   0.000  alu/slt1/Mcompar_slt_cmp_eq0000_lut<1> (alu/slt1/Mcompar_slt_cmp_eq0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  alu/slt1/Mcompar_slt_cmp_eq0000_cy<1> (alu/slt1/Mcompar_slt_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  alu/slt1/Mcompar_slt_cmp_eq0000_cy<2> (alu/slt1/Mcompar_slt_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  alu/slt1/Mcompar_slt_cmp_eq0000_cy<3> (alu/slt1/Mcompar_slt_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.399   0.360  alu/slt1/Mcompar_slt_cmp_eq0000_cy<4> (alu/slt1/Mcompar_slt_cmp_eq0000_cy<4>)
     LUT4_D:I3->O         15   0.612   0.894  branchmux/mux[0]/out11 (N0)
     LUT3:I2->O            1   0.612   0.000  branchmux/mux[10]/out1 (PCnext<5>)
     FDR:D                     0.268          PCount/pcout_5
    ----------------------------------------
    Total                      7.650ns (4.414ns logic, 3.236ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2691 / 54
-------------------------------------------------------------------------
Offset:              10.773ns (Levels of Logic = 7)
  Source:            RF/ra1_0_1 (FF)
  Destination:       R3<13> (PAD)
  Source Clock:      clk rising

  Data Path: RF/ra1_0_1 to R3<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.514   1.101  RF/ra1_0_1 (RF/ra1_0_1)
     LUT3:I2->O            1   0.612   0.000  RF/mux1_81 (RF/mux1_81)
     MUXF5:I1->O          10   0.278   0.819  RF/mux1_7_f5 (R1_10_OBUF)
     LUT2:I1->O            1   0.612   0.387  alu/F1/inst[11]/cout30_SW0 (N68)
     LUT4:I2->O            3   0.612   0.520  alu/F1/inst[11]/cout44_SW1 (N54)
     LUT2:I1->O            1   0.612   0.387  alu/F1/inst[13]/Mxor_sum_xo<0>11_SW1 (N89)
     LUT4:I2->O            5   0.612   0.538  MemtoRgmux[13]/out1 (R3_13_OBUF)
     OBUF:I->O                 3.169          R3_13_OBUF (R3<13>)
    ----------------------------------------
    Total                     10.773ns (7.021ns logic, 3.752ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.16 secs
 
--> 

Total memory usage is 259568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  137 (   0 filtered)
Number of infos    :    4 (   0 filtered)

