; /*****************************************************************************
;  * ugBASIC - an isomorphic BASIC language compiler for retrocomputers        *
;  *****************************************************************************
;  * Copyright 2021-2025 Marco Spedaletti (asimov@mclink.it)
;  *
;  * Licensed under the Apache License, Version 2.0 (the "License");
;  * you may not use this file except in compliance with the License.
;  * You may obtain a copy of the License at
;  *
;  * http://www.apache.org/licenses/LICENSE-2.0
;  *
;  * Unless required by applicable law or agreed to in writing, software
;  * distributed under the License is distributed on an "AS IS" BASIS,
;  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
;  * See the License for the specific language governing permissions and
;  * limitations under the License.
;  *----------------------------------------------------------------------------
;  * Concesso in licenza secondo i termini della Licenza Apache, versione 2.0
;  * (la "Licenza"); è proibito usare questo file se non in conformità alla
;  * Licenza. Una copia della Licenza è disponibile all'indirizzo:
;  *
;  * http://www.apache.org/licenses/LICENSE-2.0
;  *
;  * Se non richiesto dalla legislazione vigente o concordato per iscritto,
;  * il software distribuito nei termini della Licenza è distribuito
;  * "COSì COM'è", SENZA GARANZIE O CONDIZIONI DI ALCUN TIPO, esplicite o
;  * implicite. Consultare la Licenza per il testo specifico che regola le
;  * autorizzazioni e le limitazioni previste dalla medesima.
;  ****************************************************************************/

CPUMATHMUL16BITTO32BIT_1
    LDA <MATHPTR0
    BNE   CPUMATHMUL16BITTO32BIT_3
    LDX   #0
    LDD   <MATHPTR6
    RTS

CPUMATHMUL16BITTO32BIT_2
    STA   <MATHPTR4
    LDA <MATHPTR1
    BRA   CPUMATHMUL16BITTO32BIT_4

CPUMATHMUL16BITTO32BIT_3
    STB   <MATHPTR4
    LDB <MATHPTR3
CPUMATHMUL16BITTO32BIT_4
    MUL
    ADDB  <MATHPTR6
    ADCA  #0
    ; STD   <MATHPTR5
    STA   <MATHPTR5
    STB   <MATHPTR6
    LDX   <MATHPTR4
    LDD   <MATHPTR6
    RTS

CPUMATHMUL16BITTO32BIT
    STD   <MATHPTR0
    STX   <MATHPTR2

    LDA   <MATHPTR3
    MUL
    STD <MATHPTR6

    LDB <MATHPTR2
    BEQ   CPUMATHMUL16BITTO32BIT_1
    LDA   <MATHPTR0
    BEQ   CPUMATHMUL16BITTO32BIT_2
    MUL
    STD   <MATHPTR4

    LDD   <MATHPTR1
    MUL
    STD   CPUMATHMUL16BITTO32BIT1-2
    
    LDA <MATHPTR0
    LDB <MATHPTR3
    MUL
    ADDD  #$5555
CPUMATHMUL16BITTO32BIT1
    BCC   CPUMATHMUL16BITTO32BIT2
    INC   <MATHPTR4
CPUMATHMUL16BITTO32BIT2
    ADDD  <MATHPTR5
    ; STD   <MATHPTR5
    STA   <MATHPTR5
    STB   <MATHPTR6
    LDX   <MATHPTR4
    LDD   <MATHPTR6
    BCC   CPUMATHMUL16BITTO32BIT3
    LEAX  $8000,X
CPUMATHMUL16BITTO32BIT3
    RTS

CPUMATHMUL16BITTO32BIT_SIGNED
    STX   <MATHPTR2
    STD   <MATHPTR0
    EORA  <MATHPTR2     ; sign of product
    STA <TMPPTR

    LDD   <MATHPTR2     ; Y<0 ?
    BPL   CPUMATHMUL16BITTO32BIT_SIGNED1
    NEGA                ; yes ==> negate
    NEGB
    SBCA  #0
CPUMATHMUL16BITTO32BIT_SIGNED1
    TFR   D,X

    LDD   <MATHPTR0     ; X<0 ?
    BPL   CPUMATHMUL16BITTO32BIT_SIGNED2
    NEGA                ; yes ==> negate
    NEGB
    SBCA  #0

CPUMATHMUL16BITTO32BIT_SIGNED2
    BSR   CPUMATHMUL16BITTO32BIT

CPUMATHMUL16BITTO32BIT_SIGNED2a
    TST   <TMPPTR      ; result<0 ?
    BMI   CPUMATHMUL16BITTO32BIT_SIGNED3
    RTS
CPUMATHMUL16BITTO32BIT_SIGNED3
    PSHS  X
    COM   1,S          ; yes ==> negate
    COM   ,S
    COMA
    NEGB
    BNE   CPUMATHMUL16BITTO32BIT_SIGNED4
    INCA
    BNE   CPUMATHMUL16BITTO32BIT_SIGNED4
    INC   1,S
    BNE   CPUMATHMUL16BITTO32BIT_SIGNED4
    INC   ,S
CPUMATHMUL16BITTO32BIT_SIGNED4
    PULS  X,PC
