<div id="pf56" class="pf w0 h0" data-page-no="56"><div class="pc pc56 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg56.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">3.8.1.2<span class="_ _b"> </span>Clock Options</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">The TPM blocks are clocked from a single TPM clock that can be selected from</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">OSCERCLK, MCGIRCLK, MCGPLLCLK/2, or MCGFLLCLK. The selected source is</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">controlled by SIM_SOPT2[TPMSRC] and SIM_SOPT2[PLLFLLSEL]control registers.</div><div class="t m0 x9 hf y672 ff3 fs5 fc0 sc0 ls0 ws0">Each TPM also supports an external clock mode (TPM_SC[CMOD]=1x) in which the</div><div class="t m0 x9 hf y673 ff3 fs5 fc0 sc0 ls0 ws0">counter increments after a synchronized (to the selected TPM clock source) rising edge</div><div class="t m0 x9 hf y674 ff3 fs5 fc0 sc0 ls0 ws0">detect of an external clock input. The available external clock (either TPM_CLKIN0 or</div><div class="t m0 x9 hf y675 ff3 fs5 fc0 sc0 ls0 ws0">TPM_CLKIN1) is selected by SIM_SOPT4[TPMxCLKSEL] control register. To</div><div class="t m0 x9 hf y676 ff3 fs5 fc0 sc0 ls0 ws0">guarantee valid operation the selected external clock must be less than half the frequency</div><div class="t m0 x9 hf y677 ff3 fs5 fc0 sc0 ls0 ws0">of the selected TPM clock source.</div><div class="t m0 x9 h1b y678 ff1 fsc fc0 sc0 ls0 ws0">3.8.1.3<span class="_ _b"> </span>Trigger Options</div><div class="t m0 x9 hf y679 ff3 fs5 fc0 sc0 ls0 ws0">Each TPM has a selectable trigger input source controlled by the</div><div class="t m0 x9 hf y67a ff3 fs5 fc0 sc0 ls0 ws0">TPMx_CONF[TRGSEL] field to use for starting the counter and/or reloading the</div><div class="t m0 x9 hf y67b ff3 fs5 fc0 sc0 ls0 ws0">counter. The options available are shown in the following table.</div><div class="t m0 xd8 h9 y67c ff1 fs2 fc0 sc0 ls0 ws0">Table 3-38.<span class="_ _1a"> </span>TPM trigger options</div><div class="t m0 x83 h10 y67d ff1 fs4 fc0 sc0 ls0 ws0">TPMx_CONF[TRGSEL]<span class="_ _fb"> </span>Selected source</div><div class="t m0 x31 h7 y67e ff2 fs4 fc0 sc0 ls0 ws0">0000<span class="_ _fc"> </span>External trigger pin input (EXTRG_IN)</div><div class="t m0 x31 h7 y67f ff2 fs4 fc0 sc0 ls0 ws0">0001<span class="_ _fd"> </span>CMP0 output</div><div class="t m0 x31 h7 y680 ff2 fs4 fc0 sc0 ls0 ws193">0010 Reserved</div><div class="t m0 x31 h7 y681 ff2 fs4 fc0 sc0 ls0 ws193">0011 Reserved</div><div class="t m0 x31 h7 y682 ff2 fs4 fc0 sc0 ls0 ws0">0100<span class="_ _14"> </span>PIT trigger 0</div><div class="t m0 x31 h7 y683 ff2 fs4 fc0 sc0 ls0 ws0">0101<span class="_ _14"> </span>PIT trigger 1</div><div class="t m0 x31 h7 y684 ff2 fs4 fc0 sc0 ls0 ws193">0110 Reserved</div><div class="t m0 x31 h7 y685 ff2 fs4 fc0 sc0 ls0 ws193">0111 Reserved</div><div class="t m0 x31 h7 y686 ff2 fs4 fc0 sc0 ls0 ws0">1000<span class="_ _fe"> </span>TPM0 overflow</div><div class="t m0 x31 h7 y687 ff2 fs4 fc0 sc0 ls0 ws0">1001<span class="_ _fe"> </span>TPM1 overflow</div><div class="t m0 x31 h7 y688 ff2 fs4 fc0 sc0 ls0 ws0">1010<span class="_ _fe"> </span>TPM2 overflow</div><div class="t m0 x31 h7 y689 ff2 fs4 fc0 sc0 ls0 ws193">1011 Reserved</div><div class="t m0 x31 h7 y68a ff2 fs4 fc0 sc0 ls0 ws0">1100<span class="_ _ff"> </span>RTC alarm</div><div class="t m0 x31 h7 y68b ff2 fs4 fc0 sc0 ls0 ws0">1101<span class="_ _f6"> </span>RTC seconds</div><div class="t m0 x31 h7 y68c ff2 fs4 fc0 sc0 ls0 ws0">1110<span class="_ _ed"> </span>LPTMR trigger</div><div class="t m0 x31 h7 y68d ff2 fs4 fc0 sc0 ls0 ws193">1111 Reserved</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Timers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">86<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
