
---------- Begin Simulation Statistics ----------
final_tick                               2541990940500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   211867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.80                       # Real time elapsed on the host
host_tick_rate                              605232850                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194084                       # Number of instructions simulated
sim_ops                                       4194084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011981                       # Number of seconds simulated
sim_ticks                                 11981095500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.820345                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416680                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               889955                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93601                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            815695                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53081                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278261                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225180                       # Number of indirect misses.
system.cpu.branchPred.lookups                  993696                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65952                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26933                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194084                       # Number of instructions committed
system.cpu.committedOps                       4194084                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.710089                       # CPI: cycles per instruction
system.cpu.discardedOps                        201033                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608940                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1455672                       # DTB hits
system.cpu.dtb.data_misses                       7407                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407549                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       853250                       # DTB read hits
system.cpu.dtb.read_misses                       6594                       # DTB read misses
system.cpu.dtb.write_accesses                  201391                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602422                       # DTB write hits
system.cpu.dtb.write_misses                       813                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3433839                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055185                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664899                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16773931                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175129                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1025924                       # ITB accesses
system.cpu.itb.fetch_acv                          727                       # ITB acv
system.cpu.itb.fetch_hits                     1018729                       # ITB hits
system.cpu.itb.fetch_misses                      7195                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4202     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11065277000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8798500      0.07%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17524000      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               893848500      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11985448000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903069                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8068198500     67.32%     67.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3917249500     32.68%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23948595                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540411     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838874     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592296     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194084                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7174664                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22814459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22814459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22814459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22814459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116997.225641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116997.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116997.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116997.225641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13050494                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13050494                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13050494                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13050494                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66925.610256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66925.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66925.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66925.610256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22464962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22464962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117005.010417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117005.010417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12850997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12850997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66932.276042                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66932.276042                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.274125                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539538137000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.274125                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204633                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204633                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129030                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87401                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34202                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40933                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       263322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       263322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17925297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158306                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002767                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052528                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157868     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158306                       # Request fanout histogram
system.membus.reqLayer0.occupancy              343000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           826102038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376041750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          466532499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5627520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4473344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10100864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5627520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5627520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469699954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373366859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843066813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469699954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469699954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186154597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186154597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186154597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469699954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373366859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029221410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190243750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408889                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112525                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122032                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10508                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2198                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2022109500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4784322000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13726.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32476.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80765                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.513736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.037703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.659857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34804     42.46%     42.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24386     29.75%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9956     12.15%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4583      5.59%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2418      2.95%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1444      1.76%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          955      1.17%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      0.72%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2836      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.984805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.368870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.710888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1335     18.11%     18.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5550     75.30%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           289      3.92%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.26%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6550     88.86%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.23%     90.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              482      6.54%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.47%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.85%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9428352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7667648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10100864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7810048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11981090500                       # Total gap between requests
system.mem_ctrls.avgGap                      42811.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4987904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7667648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416314518.150698304176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370621200.707397758961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639978873.384324431419                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2532963500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251358500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294544878250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28806.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32210.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413669.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313603080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166657425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560068740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308695140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5232824010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194152320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7721317035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.458350                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    452985500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11128230000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271776960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144426315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           491781780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          316697400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5177913630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240392640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7588305045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.356528                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    571124000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11010091500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11973895500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1732109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1732109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1732109                       # number of overall hits
system.cpu.icache.overall_hits::total         1732109                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87992                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87992                       # number of overall misses
system.cpu.icache.overall_misses::total         87992                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5408890500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5408890500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5408890500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5408890500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1820101                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1820101                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1820101                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1820101                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048345                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048345                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048345                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048345                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61470.252978                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61470.252978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61470.252978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61470.252978                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87401                       # number of writebacks
system.cpu.icache.writebacks::total             87401                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87992                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87992                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87992                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87992                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5320899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5320899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5320899500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5320899500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048345                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048345                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048345                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048345                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60470.264342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60470.264342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60470.264342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60470.264342                       # average overall mshr miss latency
system.cpu.icache.replacements                  87401                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1732109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1732109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87992                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5408890500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5408890500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1820101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1820101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048345                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048345                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61470.252978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61470.252978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87992                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87992                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5320899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5320899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60470.264342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60470.264342                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.830856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.067891                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.830856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3728193                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3728193                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316279                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316279                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105667                       # number of overall misses
system.cpu.dcache.overall_misses::total        105667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6784923500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6784923500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6784923500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6784923500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074312                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074312                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64210.429936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64210.429936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64210.429936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64210.429936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36656                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36656                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4399008000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4399008000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4399008000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4399008000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63743.577111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63743.577111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63743.577111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63743.577111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104253.623188                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104253.623188                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66867.322067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66867.322067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66716.312765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66716.312765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3492911500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3492911500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61892.646407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61892.646407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1728354000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1728354000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59637.486629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59637.486629                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64576500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64576500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71592.572062                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71592.572062                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63674500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63674500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70592.572062                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70592.572062                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541990940500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.673415                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1382955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.080076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.673415                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979173                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979173                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2958380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2958380                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602404377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 271680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   271680                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   140.57                       # Real time elapsed on the host
host_tick_rate                              413488707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38190063                       # Number of instructions simulated
sim_ops                                      38190063                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058124                       # Number of seconds simulated
sim_ticks                                 58124132000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.906242                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2926069                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5053115                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110158                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            451836                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4484215                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             208410                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1004888                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           796478                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6330744                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1079520                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67189                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33254295                       # Number of instructions committed
system.cpu.committedOps                      33254295                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.479054                       # CPI: cycles per instruction
system.cpu.discardedOps                       2686892                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6423586                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9634860                       # DTB hits
system.cpu.dtb.data_misses                      12647                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3624420                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5432710                       # DTB read hits
system.cpu.dtb.read_misses                      11233                       # DTB read misses
system.cpu.dtb.write_accesses                 2799166                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4202150                       # DTB write hits
system.cpu.dtb.write_misses                      1414                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613579                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26078289                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7625643                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4412307                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62257623                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.287434                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10563490                       # ITB accesses
system.cpu.itb.fetch_acv                         2129                       # ITB acv
system.cpu.itb.fetch_hits                    10559238                       # ITB hits
system.cpu.itb.fetch_misses                      4252                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15682     27.90%     28.50% # number of callpals executed
system.cpu.kern.callpal::rdps                     719      1.28%     29.78% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56198                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63458                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6961     39.85%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10321     59.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17466                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6590     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6590     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13364                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49163514500     84.58%     84.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               232916500      0.40%     84.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                70719500      0.12%     85.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8659265000     14.90%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58126415500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946703                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638504                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765144                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1099                      
system.cpu.kern.mode_good::user                  1076                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1076                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585509                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732423                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32852498500     56.52%     56.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24356875000     41.90%     98.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            917042000      1.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        115693491                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328039      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474299     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533679      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455914     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428734     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184362      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33254295                       # Class of committed instruction
system.cpu.quiesceCycles                       554773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53435868                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          762                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       754648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1508699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15477692938                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15477692938                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15477692938                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15477692938                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118048.499676                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118048.499676                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118048.499676                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118048.499676                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1170                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   36                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8914572620                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8914572620                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8914572620                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8914572620                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67991.523495                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67991.523495                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67991.523495                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67991.523495                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35074381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35074381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118095.558923                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118095.558923                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20224381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20224381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68095.558923                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68095.558923                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15442618557                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15442618557                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118048.392834                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118048.392834                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8894348239                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8894348239                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67991.287297                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67991.287297                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             514047                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267406                       # Transaction distribution
system.membus.trans_dist::WritebackClean       361845                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124798                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110778                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110778                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         361846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150679                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1085521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1085521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       783460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       790988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2138743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46315200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46315200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25463457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80151393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              359                       # Total snoops (count)
system.membus.snoopTraffic                      19712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            757935                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001069                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032673                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  757125     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     810      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              757935                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7094500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4095296793                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661128                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1402874500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1899204750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23157120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16714048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39871680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23157120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23157120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17113984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17113984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          361830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              622995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267406                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267406                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         398408014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287557808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           8809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             685974631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    398408014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        398408014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294438530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294438530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294438530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        398408014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287557808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          8809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            980413161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    560303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    267081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000227881750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34266                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34266                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1529872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             529291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      622995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     628902                       # Number of write requests accepted
system.mem_ctrls.readBursts                    622995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   628902                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96912                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68599                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32950                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7325724000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2630415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17189780250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13925.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32675.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       479                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   381242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  413683                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                622995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               628902                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  488935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       291453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.555596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.758967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.911171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       120963     41.50%     41.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82694     28.37%     69.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33571     11.52%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14620      5.02%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8669      2.97%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4645      1.59%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2947      1.01%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2371      0.81%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20973      7.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       291453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.352624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.951501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8393     24.49%     24.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4354     12.71%     37.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18223     53.18%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1514      4.42%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           646      1.89%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           347      1.01%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           244      0.71%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           138      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           111      0.32%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            82      0.24%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            53      0.15%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            29      0.08%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           24      0.07%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           23      0.07%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           20      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           21      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.351340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.314393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.658369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33816     98.69%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           393      1.15%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            37      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34266                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33669312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6202368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35858880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39871680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40249728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       579.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       616.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    685.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    692.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58124132000                       # Total gap between requests
system.mem_ctrls.avgGap                      46428.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17093184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16575744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35858880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294080675.475721478462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285178348.985925495625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6606.550270720601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 616936180.655566573143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       361830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       628902                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9028305750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8160752750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       721750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1476057330000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24951.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31248.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     90218.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2347038.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1145662980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            608907750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2005333260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1522705320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4588287600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23916526260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2181578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35969002050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.830782                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5440415500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1940900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50748403000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            935689860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            497304390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1751470560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1402452180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4588287600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23966099730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2139883200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35281187520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.997237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5326414500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1940900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50862534250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               793000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683364938                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5593000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              528500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     817243.767313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    344680.280794                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3451500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60118412000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    295025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14195869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14195869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14195869                       # number of overall hits
system.cpu.icache.overall_hits::total        14195869                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       361846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         361846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       361846                       # number of overall misses
system.cpu.icache.overall_misses::total        361846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20309977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20309977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20309977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20309977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14557715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14557715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14557715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14557715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56128.788214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56128.788214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56128.788214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56128.788214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       361845                       # number of writebacks
system.cpu.icache.writebacks::total            361845                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       361846                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       361846                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       361846                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       361846                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19948131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19948131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19948131500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19948131500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55128.788214                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55128.788214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55128.788214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55128.788214                       # average overall mshr miss latency
system.cpu.icache.replacements                 361845                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14195869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14195869                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       361846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        361846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20309977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20309977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14557715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14557715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56128.788214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56128.788214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       361846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       361846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19948131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19948131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55128.788214                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55128.788214                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14587210                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            361845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.313421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29477276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29477276                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9020423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9020423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9020423                       # number of overall hits
system.cpu.dcache.overall_hits::total         9020423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367148                       # number of overall misses
system.cpu.dcache.overall_misses::total        367148                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23268940000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23268940000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23268940000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23268940000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9387571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9387571                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9387571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9387571                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039110                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63377.548019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63377.548019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63377.548019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63377.548019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136590                       # number of writebacks
system.cpu.dcache.writebacks::total            136590                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107930                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16251354500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16251354500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16251354500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16251354500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256199500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256199500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027613                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027613                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62693.773195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62693.773195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62693.773195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62693.773195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68065.754516                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68065.754516                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261091                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5151968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5151968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10071963500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10071963500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5303816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5303816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66329.247010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66329.247010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9700113500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9700113500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256199500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256199500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65368.610630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65368.610630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168330.814717                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168330.814717                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13196976500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13196976500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61295.757083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61295.757083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6551241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6551241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59112.319200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59112.319200                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106705                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106705                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2001                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2001                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    152525000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    152525000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018407                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018407                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76224.387806                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76224.387806                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1994                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1994                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    150042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    150042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75246.990973                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75246.990973                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108567                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108567                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108567                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108567                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60413437000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.612776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9262514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261160                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.466817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.612776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19470848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19470848                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3106654908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320195                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   320195                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1633.97                       # Real time elapsed on the host
host_tick_rate                              308605261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   523187206                       # Number of instructions simulated
sim_ops                                     523187206                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.504251                       # Number of seconds simulated
sim_ticks                                504250530500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.464395                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                32323905                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             46533055                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              15914                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5689404                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51065787                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             793798                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3238999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2445201                       # Number of indirect misses.
system.cpu.branchPred.lookups                59732595                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2747266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       116425                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   484997143                       # Number of instructions committed
system.cpu.committedOps                     484997143                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.049697                       # CPI: cycles per instruction
system.cpu.discardedOps                      15657627                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                134488160                       # DTB accesses
system.cpu.dtb.data_acv                           104                       # DTB access violations
system.cpu.dtb.data_hits                    136816842                       # DTB hits
system.cpu.dtb.data_misses                     361508                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 95254087                       # DTB read accesses
system.cpu.dtb.read_acv                           100                       # DTB read access violations
system.cpu.dtb.read_hits                     95917643                       # DTB read hits
system.cpu.dtb.read_misses                     313247                       # DTB read misses
system.cpu.dtb.write_accesses                39234073                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    40899199                       # DTB write hits
system.cpu.dtb.write_misses                     48261                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            82868487                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          278057102                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         109531742                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         44741638                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       344254846                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.487877                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               129030435                       # ITB accesses
system.cpu.itb.fetch_acv                          790                       # ITB acv
system.cpu.itb.fetch_hits                   129014027                       # ITB hits
system.cpu.itb.fetch_misses                     16408                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   306      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19051     18.00%     18.29% # number of callpals executed
system.cpu.kern.callpal::rdps                    1241      1.17%     19.46% # number of callpals executed
system.cpu.kern.callpal::rti                     2268      2.14%     21.61% # number of callpals executed
system.cpu.kern.callpal::callsys                  520      0.49%     22.10% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.10% # number of callpals executed
system.cpu.kern.callpal::rdunique               82447     77.90%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 105836                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     229090                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7896     36.12%     36.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.11%     36.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     517      2.37%     38.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13423     61.40%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21860                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7895     48.34%     48.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.15%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      517      3.17%     51.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7895     48.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16331                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             494554620500     98.11%     98.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45286000      0.01%     98.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               652130000      0.13%     98.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8807061000      1.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         504059097500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999873                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.588170                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.747072                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2228                      
system.cpu.kern.mode_good::user                  2220                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2551                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2220                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.873383                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.929495                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26361954000      5.23%      5.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         470205496500     93.28%     98.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7491647000      1.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      306                       # number of times the context was actually changed
system.cpu.numCycles                        994097416                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34612250      7.14%      7.14% # Class of committed instruction
system.cpu.op_class_0::IntAlu               239682915     49.42%     56.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                1697799      0.35%     56.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              48451544      9.99%     66.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10895148      2.25%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1918138      0.40%     69.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11079126      2.28%     71.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1003265      0.21%     72.03% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               261993      0.05%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::MemRead               62018004     12.79%     84.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35060002      7.23%     92.10% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          31413701      6.48%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5501333      1.13%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1401925      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                484997143                       # Class of committed instruction
system.cpu.quiesceCycles                     14403645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       649842570                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3548868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7097693                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1461048146                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1461048146                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1461048146                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1461048146                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117959.643630                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117959.643630                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117959.643630                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117959.643630                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    841053347                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    841053347                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    841053347                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    841053347                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67903.548119                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67903.548119                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67903.548119                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67903.548119                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3921982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3921982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115352.411765                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115352.411765                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2221982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2221982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65352.411765                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65352.411765                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1457126164                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1457126164                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117966.820272                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117966.820272                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    838831365                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    838831365                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67910.570353                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67910.570353                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            2232526                       # Transaction distribution
system.membus.trans_dist::WriteReq                885                       # Transaction distribution
system.membus.trans_dist::WriteResp               885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1818346                       # Transaction distribution
system.membus.trans_dist::WritebackClean       510610                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1219869                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1304219                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1304219                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         510610                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1721644                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1531766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1531766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9077461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9079775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10636313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65353984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65353984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5446                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    309235008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    309240454                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375384966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              124                       # Total snoops (count)
system.membus.snoopTraffic                       7936                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3549982                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007061                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3549805    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     177      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3549982                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2466500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17297936969                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16061681750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2689815000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32674944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      193651392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          226326336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32674944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32674944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116374144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116374144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          510546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3025803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3536349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1818346                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1818346                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64799028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         384038053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             448837081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64799028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64799028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230786359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230786359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230786359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64799028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        384038053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            679623440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2172420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    394869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2761099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013647772500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       132830                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       132830                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8590063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2042170                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3536349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2328860                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3536349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2328860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 380381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                156440                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            220226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            185020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            279843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            145943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            167247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            205882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            159297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           206997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           169874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           272523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           159603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           177218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           209077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            176608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            102464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            145740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            205931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            183236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            108638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            148737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            115889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           154261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           184621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           101606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           122420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           157339                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37251852500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15779840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             96426252500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11803.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30553.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        43                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2356443                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1681517                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3536349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2328860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3033253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  118099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 119241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 134232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 134135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 133489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 133600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 134036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 133384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 133413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 133311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 132951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 133065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 133035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    153                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1290445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.264907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.100952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.521759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       501223     38.84%     38.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       355199     27.53%     66.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135811     10.52%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71481      5.54%     82.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61086      4.73%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23733      1.84%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16342      1.27%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13239      1.03%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112331      8.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1290445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       132830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.759542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.473532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        132554     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          213      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           39      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        132830                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       132830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.333672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        131826     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           988      0.74%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::252-255            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        132830                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              201981952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24344384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               139035648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               226326336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            149047040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       400.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       275.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    448.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  504249853000                       # Total gap between requests
system.mem_ctrls.avgGap                      85973.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     25271616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    176710336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    139035648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50117182.772106178105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 350441547.031748712063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 275727321.222917377949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       510546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3025803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2328860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13123059500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  83303193000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12292783571250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25703.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27530.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5278455.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4824205260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2564137290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11141762940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5265936000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39805315680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     173292992010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47701263360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       284595612540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.393283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 122062775750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16838120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 365349634750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4389536340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2333101485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11391848580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6074159040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39805315680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     174792165540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46438801440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       285224928105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.641305                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 118747868000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16838120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 368664542500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13237                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13237                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5446                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796246                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1397000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1429000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64465146                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              837500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     112566031.250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    306852811.064390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       218500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974374500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    497046304500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7204226000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    130434376                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        130434376                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    130434376                       # number of overall hits
system.cpu.icache.overall_hits::total       130434376                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       510609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         510609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       510609                       # number of overall misses
system.cpu.icache.overall_misses::total        510609                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  29160964500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29160964500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  29160964500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29160964500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    130944985                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    130944985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    130944985                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    130944985                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003899                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003899                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003899                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003899                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57110.165508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57110.165508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57110.165508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57110.165508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       510610                       # number of writebacks
system.cpu.icache.writebacks::total            510610                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       510609                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       510609                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       510609                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       510609                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28650354500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28650354500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28650354500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28650354500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003899                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003899                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56110.163550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56110.163550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56110.163550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56110.163550                       # average overall mshr miss latency
system.cpu.icache.replacements                 510610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    130434376                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       130434376                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       510609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        510609                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  29160964500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29160964500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    130944985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    130944985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57110.165508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57110.165508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       510609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       510609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28650354500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28650354500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56110.163550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56110.163550                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           130957756                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            511122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            256.216238                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         262400580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        262400580                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122729673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122729673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122729673                       # number of overall hits
system.cpu.dcache.overall_hits::total       122729673                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4197942                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4197942                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4197942                       # number of overall misses
system.cpu.dcache.overall_misses::total       4197942                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 252920944500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 252920944500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 252920944500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 252920944500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    126927615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126927615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126927615                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126927615                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033074                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033074                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033074                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033074                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60248.794409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60248.794409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60248.794409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60248.794409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1805994                       # number of writebacks
system.cpu.dcache.writebacks::total           1805994                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1175420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1175420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1175420                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1175420                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3022522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3022522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3022522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3022522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1157                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1157                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 176392987000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 176392987000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 176392987000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176392987000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47862500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47862500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023813                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58359.537830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58359.537830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58359.537830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58359.537830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 41367.761452                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 41367.761452                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3025829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     84671193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        84671193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1825311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1825311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 105522160000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 105522160000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     86496504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     86496504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57810.510099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57810.510099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106889                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106889                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1718422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1718422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  97575126500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  97575126500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47862500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47862500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56781.818727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56781.818727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175965.073529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175965.073529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38058480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38058480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2372631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2372631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 147398784500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 147398784500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40431111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40431111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62124.613773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62124.613773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1068531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1068531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1304100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1304100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          885                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          885                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  78817860500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  78817860500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60438.509700                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60438.509700                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        76425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        76425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3308                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3308                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    253031500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    253031500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        79733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        79733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041488                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041488                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76490.779927                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76490.779927                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    249653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    249653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041476                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041476                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75492.440278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75492.440278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        79619                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        79619                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        79619                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        79619                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 504250530500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           126169089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3026853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.683256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         257199763                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        257199763                       # Number of data accesses

---------- End Simulation Statistics   ----------
