
pocketlabFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006420  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080065c0  080065c0  000165c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006630  08006630  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006630  08006630  00016630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006638  08006638  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006638  08006638  00016638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800663c  0800663c  0001663c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006640  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  20000070  080066b0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  080066b0  0002045c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014169  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000028fb  00000000  00000000  00034209  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001088  00000000  00000000  00036b08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f40  00000000  00000000  00037b90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018e39  00000000  00000000  00038ad0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000db91  00000000  00000000  00051909  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000949c4  00000000  00000000  0005f49a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f3e5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004810  00000000  00000000  000f3edc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080065a8 	.word	0x080065a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080065a8 	.word	0x080065a8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <sendFormat>:

	//Send buffer
	sendPacket(&nack, 1);
}

void sendFormat(char* format, ...) {
 8000590:	b40f      	push	{r0, r1, r2, r3}
 8000592:	b580      	push	{r7, lr}
 8000594:	b086      	sub	sp, #24
 8000596:	af00      	add	r7, sp, #0

	//Arguments list
	va_list args;

	//Start argument parsing
	va_start(args, format);
 8000598:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800059c:	603b      	str	r3, [r7, #0]

	//Print to string
	vsprintf(message, format, args);
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	683a      	ldr	r2, [r7, #0]
 80005a2:	6a39      	ldr	r1, [r7, #32]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f005 fc0f 	bl	8005dc8 <vsiprintf>

	//Check if UART is available, then send.
	if(HAL_UART_GetState(&huart1) != HAL_UART_STATE_BUSY) {
 80005aa:	480c      	ldr	r0, [pc, #48]	; (80005dc <sendFormat+0x4c>)
 80005ac:	f004 fe1c 	bl	80051e8 <HAL_UART_GetState>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b24      	cmp	r3, #36	; 0x24
 80005b4:	d00b      	beq.n	80005ce <sendFormat+0x3e>
		HAL_UART_Transmit(&huart1, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 80005b6:	1d3b      	adds	r3, r7, #4
 80005b8:	4618      	mov	r0, r3
 80005ba:	f7ff fe11 	bl	80001e0 <strlen>
 80005be:	4603      	mov	r3, r0
 80005c0:	b29a      	uxth	r2, r3
 80005c2:	1d39      	adds	r1, r7, #4
 80005c4:	f04f 33ff 	mov.w	r3, #4294967295
 80005c8:	4804      	ldr	r0, [pc, #16]	; (80005dc <sendFormat+0x4c>)
 80005ca:	f004 fbd6 	bl	8004d7a <HAL_UART_Transmit>
	}
	va_end(args);
}
 80005ce:	bf00      	nop
 80005d0:	3718      	adds	r7, #24
 80005d2:	46bd      	mov	sp, r7
 80005d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005d8:	b004      	add	sp, #16
 80005da:	4770      	bx	lr
 80005dc:	200002d4 	.word	0x200002d4

080005e0 <debug>:
 */


#include "debugger.h"

void debug(char* format, ...) {
 80005e0:	b40f      	push	{r0, r1, r2, r3}
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b09a      	sub	sp, #104	; 0x68
 80005e6:	af00      	add	r7, sp, #0

	//Arguments
	va_list args;

	//Get arguments from format
	va_start(args, format);
 80005e8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80005ec:	603b      	str	r3, [r7, #0]

	//Copy arguments to the message
	vsprintf(message, format, args);
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	683a      	ldr	r2, [r7, #0]
 80005f2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80005f4:	4618      	mov	r0, r3
 80005f6:	f005 fbe7 	bl	8005dc8 <vsiprintf>

	//Send message
	HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 80005fa:	1d3b      	adds	r3, r7, #4
 80005fc:	4618      	mov	r0, r3
 80005fe:	f7ff fdef 	bl	80001e0 <strlen>
 8000602:	4603      	mov	r3, r0
 8000604:	b29a      	uxth	r2, r3
 8000606:	1d39      	adds	r1, r7, #4
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	4804      	ldr	r0, [pc, #16]	; (8000620 <debug+0x40>)
 800060e:	f004 fbb4 	bl	8004d7a <HAL_UART_Transmit>
	va_end(args);
}
 8000612:	bf00      	nop
 8000614:	3768      	adds	r7, #104	; 0x68
 8000616:	46bd      	mov	sp, r7
 8000618:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800061c:	b004      	add	sp, #16
 800061e:	4770      	bx	lr
 8000620:	200003ec 	.word	0x200003ec

08000624 <processCMD>:

//PWM command status
bool isWaitingPWM = false;


void processCMD(char* command_) {
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	ed2d 8b02 	vpush	{d8}
 800062a:	b089      	sub	sp, #36	; 0x24
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	//Command buffer's first character.
	char header_ = command_[0];
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	73fb      	strb	r3, [r7, #15]

	//Number of digits after decimal
	int decimals = 0;
 8000636:	2300      	movs	r3, #0
 8000638:	61fb      	str	r3, [r7, #28]

	//Is there decimal in the command
	bool decimalFlag = false;
 800063a:	2300      	movs	r3, #0
 800063c:	76fb      	strb	r3, [r7, #27]

	//General use iterator
	int iter = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	617b      	str	r3, [r7, #20]

	//PWM pointer
	int pwmSource = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	60bb      	str	r3, [r7, #8]

	switch(header_) {
 8000646:	7bfb      	ldrb	r3, [r7, #15]
 8000648:	3b47      	subs	r3, #71	; 0x47
 800064a:	2b10      	cmp	r3, #16
 800064c:	f200 8198 	bhi.w	8000980 <processCMD+0x35c>
 8000650:	a201      	add	r2, pc, #4	; (adr r2, 8000658 <processCMD+0x34>)
 8000652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000656:	bf00      	nop
 8000658:	080008b1 	.word	0x080008b1
 800065c:	08000981 	.word	0x08000981
 8000660:	08000981 	.word	0x08000981
 8000664:	08000981 	.word	0x08000981
 8000668:	08000981 	.word	0x08000981
 800066c:	08000981 	.word	0x08000981
 8000670:	0800069d 	.word	0x0800069d
 8000674:	08000981 	.word	0x08000981
 8000678:	0800086b 	.word	0x0800086b
 800067c:	08000981 	.word	0x08000981
 8000680:	08000981 	.word	0x08000981
 8000684:	08000981 	.word	0x08000981
 8000688:	08000981 	.word	0x08000981
 800068c:	08000981 	.word	0x08000981
 8000690:	08000981 	.word	0x08000981
 8000694:	08000981 	.word	0x08000981
 8000698:	080006dd 	.word	0x080006dd
	//Multimeter command
	case MULTIMETER:
		//Store source
		multimeter_.source_ = parseInt(command_[1]);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	3301      	adds	r3, #1
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fa2c 	bl	8000b00 <parseInt>
 80006a8:	4603      	mov	r3, r0
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4bab      	ldr	r3, [pc, #684]	; (800095c <processCMD+0x338>)
 80006ae:	705a      	strb	r2, [r3, #1]

		//Store state
		if(command_[2] == STATE_HIGH) {
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	3302      	adds	r3, #2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b48      	cmp	r3, #72	; 0x48
 80006b8:	d103      	bne.n	80006c2 <processCMD+0x9e>
		  multimeter_.state_ = STATE_ON;
 80006ba:	4ba8      	ldr	r3, [pc, #672]	; (800095c <processCMD+0x338>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
		  multimeter_.state_ = STATE_OFF;
		} else {
		  debug("Bad command\n\r");
		}

		break;
 80006c0:	e15f      	b.n	8000982 <processCMD+0x35e>
		} else if(command_[2] == STATE_LOW) {
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3302      	adds	r3, #2
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b4c      	cmp	r3, #76	; 0x4c
 80006ca:	d103      	bne.n	80006d4 <processCMD+0xb0>
		  multimeter_.state_ = STATE_OFF;
 80006cc:	4ba3      	ldr	r3, [pc, #652]	; (800095c <processCMD+0x338>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
		break;
 80006d2:	e156      	b.n	8000982 <processCMD+0x35e>
		  debug("Bad command\n\r");
 80006d4:	48a2      	ldr	r0, [pc, #648]	; (8000960 <processCMD+0x33c>)
 80006d6:	f7ff ff83 	bl	80005e0 <debug>
		break;
 80006da:	e152      	b.n	8000982 <processCMD+0x35e>

	//Wave generator command
	case WAVE_GENERATOR:
		//Store source
		waveGenerator_.source_ = parseInt(command_[1]);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3301      	adds	r3, #1
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fa0c 	bl	8000b00 <parseInt>
 80006e8:	4603      	mov	r3, r0
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	4b9d      	ldr	r3, [pc, #628]	; (8000964 <processCMD+0x340>)
 80006ee:	701a      	strb	r2, [r3, #0]

		//Store state
		if(command_[2] == STATE_HIGH) {
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3302      	adds	r3, #2
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b48      	cmp	r3, #72	; 0x48
 80006f8:	f040 80a1 	bne.w	800083e <processCMD+0x21a>
			waveGenerator_.state = STATE_ON;
 80006fc:	4b99      	ldr	r3, [pc, #612]	; (8000964 <processCMD+0x340>)
 80006fe:	2201      	movs	r2, #1
 8000700:	705a      	strb	r2, [r3, #1]

			//Store wave type
			switch(command_[3]) {
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	3303      	adds	r3, #3
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b32      	cmp	r3, #50	; 0x32
 800070a:	d008      	beq.n	800071e <processCMD+0xfa>
 800070c:	2b33      	cmp	r3, #51	; 0x33
 800070e:	d00a      	beq.n	8000726 <processCMD+0x102>
 8000710:	2b31      	cmp	r3, #49	; 0x31
 8000712:	d000      	beq.n	8000716 <processCMD+0xf2>
					break;
				case '3':
					waveGenerator_.wave_ = TRIANG;
					break;
				default:
					break;
 8000714:	e00b      	b.n	800072e <processCMD+0x10a>
					waveGenerator_.wave_ = SINE;
 8000716:	4b93      	ldr	r3, [pc, #588]	; (8000964 <processCMD+0x340>)
 8000718:	2201      	movs	r2, #1
 800071a:	709a      	strb	r2, [r3, #2]
					break;
 800071c:	e007      	b.n	800072e <processCMD+0x10a>
					waveGenerator_.wave_ = SQUARE;
 800071e:	4b91      	ldr	r3, [pc, #580]	; (8000964 <processCMD+0x340>)
 8000720:	2202      	movs	r2, #2
 8000722:	709a      	strb	r2, [r3, #2]
					break;
 8000724:	e003      	b.n	800072e <processCMD+0x10a>
					waveGenerator_.wave_ = TRIANG;
 8000726:	4b8f      	ldr	r3, [pc, #572]	; (8000964 <processCMD+0x340>)
 8000728:	2203      	movs	r2, #3
 800072a:	709a      	strb	r2, [r3, #2]
					break;
 800072c:	bf00      	nop
				}

			//Parse and store wave phase as integer
			for(iter = 4; command_[iter] != 'A'; iter++) {
 800072e:	2304      	movs	r3, #4
 8000730:	617b      	str	r3, [r7, #20]
 8000732:	e026      	b.n	8000782 <processCMD+0x15e>
				if(command_[iter] != '.') {
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	4413      	add	r3, r2
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	2b2e      	cmp	r3, #46	; 0x2e
 800073e:	d01b      	beq.n	8000778 <processCMD+0x154>
					if(decimalFlag) decimals++;
 8000740:	7efb      	ldrb	r3, [r7, #27]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d002      	beq.n	800074c <processCMD+0x128>
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3301      	adds	r3, #1
 800074a:	61fb      	str	r3, [r7, #28]
					waveGenerator_.period_ = (waveGenerator_.period_* 10) + parseFloat(command_[iter]);
 800074c:	4b85      	ldr	r3, [pc, #532]	; (8000964 <processCMD+0x340>)
 800074e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000752:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000756:	ee27 8a87 	vmul.f32	s16, s15, s14
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	4618      	mov	r0, r3
 8000764:	f000 f9ba 	bl	8000adc <parseFloat>
 8000768:	eef0 7a40 	vmov.f32	s15, s0
 800076c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000770:	4b7c      	ldr	r3, [pc, #496]	; (8000964 <processCMD+0x340>)
 8000772:	edc3 7a02 	vstr	s15, [r3, #8]
 8000776:	e001      	b.n	800077c <processCMD+0x158>
				} else {
					decimalFlag = true;
 8000778:	2301      	movs	r3, #1
 800077a:	76fb      	strb	r3, [r7, #27]
			for(iter = 4; command_[iter] != 'A'; iter++) {
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	3301      	adds	r3, #1
 8000780:	617b      	str	r3, [r7, #20]
 8000782:	697b      	ldr	r3, [r7, #20]
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	4413      	add	r3, r2
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b41      	cmp	r3, #65	; 0x41
 800078c:	d1d2      	bne.n	8000734 <processCMD+0x110>
				}
			}

			//Convert integer to float
			while(decimals > 0) {
 800078e:	e00c      	b.n	80007aa <processCMD+0x186>
				waveGenerator_.period_ = waveGenerator_.period_ / 10;
 8000790:	4b74      	ldr	r3, [pc, #464]	; (8000964 <processCMD+0x340>)
 8000792:	ed93 7a02 	vldr	s14, [r3, #8]
 8000796:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800079a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800079e:	4b71      	ldr	r3, [pc, #452]	; (8000964 <processCMD+0x340>)
 80007a0:	edc3 7a02 	vstr	s15, [r3, #8]
				decimals--;
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	61fb      	str	r3, [r7, #28]
			while(decimals > 0) {
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	dcef      	bgt.n	8000790 <processCMD+0x16c>
			}

			//Reset vars
			decimals = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
			decimalFlag = false;
 80007b4:	2300      	movs	r3, #0
 80007b6:	76fb      	strb	r3, [r7, #27]
			iter++;
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	3301      	adds	r3, #1
 80007bc:	617b      	str	r3, [r7, #20]

			//Parse and store wave amplitude as integer
			while(command_[iter] != '-') {
 80007be:	e026      	b.n	800080e <processCMD+0x1ea>
				if(command_[iter] != '.') {
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b2e      	cmp	r3, #46	; 0x2e
 80007ca:	d01b      	beq.n	8000804 <processCMD+0x1e0>
					if(decimalFlag) decimals++;
 80007cc:	7efb      	ldrb	r3, [r7, #27]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d002      	beq.n	80007d8 <processCMD+0x1b4>
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	3301      	adds	r3, #1
 80007d6:	61fb      	str	r3, [r7, #28]
					waveGenerator_.phase_ = (waveGenerator_.phase_ * 10) + parseFloat(command_[iter]);
 80007d8:	4b62      	ldr	r3, [pc, #392]	; (8000964 <processCMD+0x340>)
 80007da:	edd3 7a01 	vldr	s15, [r3, #4]
 80007de:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80007e2:	ee27 8a87 	vmul.f32	s16, s15, s14
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f974 	bl	8000adc <parseFloat>
 80007f4:	eef0 7a40 	vmov.f32	s15, s0
 80007f8:	ee78 7a27 	vadd.f32	s15, s16, s15
 80007fc:	4b59      	ldr	r3, [pc, #356]	; (8000964 <processCMD+0x340>)
 80007fe:	edc3 7a01 	vstr	s15, [r3, #4]
 8000802:	e001      	b.n	8000808 <processCMD+0x1e4>
				} else {
					decimalFlag = true;
 8000804:	2301      	movs	r3, #1
 8000806:	76fb      	strb	r3, [r7, #27]
				}
				iter++;
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	3301      	adds	r3, #1
 800080c:	617b      	str	r3, [r7, #20]
			while(command_[iter] != '-') {
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	4413      	add	r3, r2
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	2b2d      	cmp	r3, #45	; 0x2d
 8000818:	d1d2      	bne.n	80007c0 <processCMD+0x19c>
			}

			//Convert integer to float
			while(decimals > 0) {
 800081a:	e00c      	b.n	8000836 <processCMD+0x212>
				waveGenerator_.phase_ = waveGenerator_.phase_ / 10;
 800081c:	4b51      	ldr	r3, [pc, #324]	; (8000964 <processCMD+0x340>)
 800081e:	ed93 7a01 	vldr	s14, [r3, #4]
 8000822:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000826:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800082a:	4b4e      	ldr	r3, [pc, #312]	; (8000964 <processCMD+0x340>)
 800082c:	edc3 7a01 	vstr	s15, [r3, #4]
				decimals--;
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	3b01      	subs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
			while(decimals > 0) {
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	2b00      	cmp	r3, #0
 800083a:	dcef      	bgt.n	800081c <processCMD+0x1f8>
 800083c:	e00e      	b.n	800085c <processCMD+0x238>
			}
		} else if(command_[2] == STATE_LOW) {
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	3302      	adds	r3, #2
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b4c      	cmp	r3, #76	; 0x4c
 8000846:	d106      	bne.n	8000856 <processCMD+0x232>
			//Store state
			waveGenerator_.state = STATE_OFF;
 8000848:	4b46      	ldr	r3, [pc, #280]	; (8000964 <processCMD+0x340>)
 800084a:	2200      	movs	r2, #0
 800084c:	705a      	strb	r2, [r3, #1]
			resetParams(WAVE_GENERATOR);
 800084e:	2057      	movs	r0, #87	; 0x57
 8000850:	f000 f964 	bl	8000b1c <resetParams>
 8000854:	e002      	b.n	800085c <processCMD+0x238>
		} else {
			debug("Bad command\n\r");
 8000856:	4842      	ldr	r0, [pc, #264]	; (8000960 <processCMD+0x33c>)
 8000858:	f7ff fec2 	bl	80005e0 <debug>
		}

		//Reset vars
		decimals = 0;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]
		decimalFlag = false;
 8000860:	2300      	movs	r3, #0
 8000862:	76fb      	strb	r3, [r7, #27]
		iter = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]

		break;
 8000868:	e08b      	b.n	8000982 <processCMD+0x35e>

	//Oscilloscope command
	case OSCILLOSCOPE:
		//Store channel
		switch(command_[1]) {
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	3301      	adds	r3, #1
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b31      	cmp	r3, #49	; 0x31
 8000872:	d002      	beq.n	800087a <processCMD+0x256>
 8000874:	2b32      	cmp	r3, #50	; 0x32
 8000876:	d00d      	beq.n	8000894 <processCMD+0x270>
				oscilloscopeCh2_.state_ = STATE_OFF;
			}

			break;
		default:
			break;
 8000878:	e019      	b.n	80008ae <processCMD+0x28a>
			if(command_[2] == STATE_HIGH) {
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	3302      	adds	r3, #2
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b48      	cmp	r3, #72	; 0x48
 8000882:	d103      	bne.n	800088c <processCMD+0x268>
				oscilloscopeCh1_.state_ = STATE_ON;
 8000884:	4b38      	ldr	r3, [pc, #224]	; (8000968 <processCMD+0x344>)
 8000886:	2201      	movs	r2, #1
 8000888:	701a      	strb	r2, [r3, #0]
			break;
 800088a:	e010      	b.n	80008ae <processCMD+0x28a>
				oscilloscopeCh1_.state_ = STATE_OFF;
 800088c:	4b36      	ldr	r3, [pc, #216]	; (8000968 <processCMD+0x344>)
 800088e:	2200      	movs	r2, #0
 8000890:	701a      	strb	r2, [r3, #0]
			break;
 8000892:	e00c      	b.n	80008ae <processCMD+0x28a>
			if(command_[2] == STATE_HIGH) {
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3302      	adds	r3, #2
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b48      	cmp	r3, #72	; 0x48
 800089c:	d103      	bne.n	80008a6 <processCMD+0x282>
				oscilloscopeCh2_.state_ = STATE_ON;
 800089e:	4b33      	ldr	r3, [pc, #204]	; (800096c <processCMD+0x348>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	701a      	strb	r2, [r3, #0]
			break;
 80008a4:	e002      	b.n	80008ac <processCMD+0x288>
				oscilloscopeCh2_.state_ = STATE_OFF;
 80008a6:	4b31      	ldr	r3, [pc, #196]	; (800096c <processCMD+0x348>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	701a      	strb	r2, [r3, #0]
			break;
 80008ac:	bf00      	nop
		}

		break;
 80008ae:	e068      	b.n	8000982 <processCMD+0x35e>

	//PWM generator command
	case PWM_GENERATOR:
		//Set source
		pwmSource = parseInt(command_[1]) - 1;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	3301      	adds	r3, #1
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 f922 	bl	8000b00 <parseInt>
 80008bc:	4603      	mov	r3, r0
 80008be:	3b01      	subs	r3, #1
 80008c0:	60bb      	str	r3, [r7, #8]

		//Set state
		if(command_[2] == STATE_HIGH) {
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	3302      	adds	r3, #2
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2b48      	cmp	r3, #72	; 0x48
 80008ca:	d132      	bne.n	8000932 <processCMD+0x30e>
			pwmGenerator_[pwmSource].state_ = STATE_ON;
 80008cc:	4a28      	ldr	r2, [pc, #160]	; (8000970 <processCMD+0x34c>)
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	2101      	movs	r1, #1
 80008d2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]

			//Reset duty cycle
			pwmGenerator_[pwmSource].dutyCycle_ = 0;
 80008d6:	4a26      	ldr	r2, [pc, #152]	; (8000970 <processCMD+0x34c>)
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	00db      	lsls	r3, r3, #3
 80008dc:	4413      	add	r3, r2
 80008de:	2200      	movs	r2, #0
 80008e0:	605a      	str	r2, [r3, #4]

			//Parse duty cycle
			for(int iter = 3; command_[iter] != '-'; iter++) {
 80008e2:	2303      	movs	r3, #3
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	e01a      	b.n	800091e <processCMD+0x2fa>
				pwmGenerator_[pwmSource].dutyCycle_ = (pwmGenerator_[pwmSource].dutyCycle_ * 10)
 80008e8:	4a21      	ldr	r2, [pc, #132]	; (8000970 <processCMD+0x34c>)
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	00db      	lsls	r3, r3, #3
 80008ee:	4413      	add	r3, r2
 80008f0:	685a      	ldr	r2, [r3, #4]
 80008f2:	4613      	mov	r3, r2
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	4413      	add	r3, r2
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	461c      	mov	r4, r3
														+ parseInt(command_[iter]);
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	4413      	add	r3, r2
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	4618      	mov	r0, r3
 8000906:	f000 f8fb 	bl	8000b00 <parseInt>
 800090a:	4603      	mov	r3, r0
 800090c:	18e2      	adds	r2, r4, r3
				pwmGenerator_[pwmSource].dutyCycle_ = (pwmGenerator_[pwmSource].dutyCycle_ * 10)
 800090e:	4918      	ldr	r1, [pc, #96]	; (8000970 <processCMD+0x34c>)
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	00db      	lsls	r3, r3, #3
 8000914:	440b      	add	r3, r1
 8000916:	605a      	str	r2, [r3, #4]
			for(int iter = 3; command_[iter] != '-'; iter++) {
 8000918:	693b      	ldr	r3, [r7, #16]
 800091a:	3301      	adds	r3, #1
 800091c:	613b      	str	r3, [r7, #16]
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	4413      	add	r3, r2
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b2d      	cmp	r3, #45	; 0x2d
 8000928:	d1de      	bne.n	80008e8 <processCMD+0x2c4>
			}

			//Set pwm state
			isWaitingPWM = true;
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <processCMD+0x350>)
 800092c:	2201      	movs	r2, #1
 800092e:	701a      	strb	r2, [r3, #0]
			isWaitingPWM = true;
		} else {
			debug("Bad command\n\r");
		}

		break;
 8000930:	e027      	b.n	8000982 <processCMD+0x35e>
		} else if(command_[2] == STATE_LOW) {
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3302      	adds	r3, #2
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b4c      	cmp	r3, #76	; 0x4c
 800093a:	d11d      	bne.n	8000978 <processCMD+0x354>
			pwmGenerator_[pwmSource].state_ = STATE_OFF;
 800093c:	4a0c      	ldr	r2, [pc, #48]	; (8000970 <processCMD+0x34c>)
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	2100      	movs	r1, #0
 8000942:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
			pwmGenerator_[pwmSource].dutyCycle_ = 0;
 8000946:	4a0a      	ldr	r2, [pc, #40]	; (8000970 <processCMD+0x34c>)
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	00db      	lsls	r3, r3, #3
 800094c:	4413      	add	r3, r2
 800094e:	2200      	movs	r2, #0
 8000950:	605a      	str	r2, [r3, #4]
			isWaitingPWM = true;
 8000952:	4b08      	ldr	r3, [pc, #32]	; (8000974 <processCMD+0x350>)
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
		break;
 8000958:	e013      	b.n	8000982 <processCMD+0x35e>
 800095a:	bf00      	nop
 800095c:	20000358 	.word	0x20000358
 8000960:	080065c0 	.word	0x080065c0
 8000964:	2000039c 	.word	0x2000039c
 8000968:	20000354 	.word	0x20000354
 800096c:	200001e8 	.word	0x200001e8
 8000970:	2000042c 	.word	0x2000042c
 8000974:	2000008e 	.word	0x2000008e
			debug("Bad command\n\r");
 8000978:	4805      	ldr	r0, [pc, #20]	; (8000990 <processCMD+0x36c>)
 800097a:	f7ff fe31 	bl	80005e0 <debug>
		break;
 800097e:	e000      	b.n	8000982 <processCMD+0x35e>

	//Bad command received
	default:
		break;
 8000980:	bf00      	nop
	}
}
 8000982:	bf00      	nop
 8000984:	3724      	adds	r7, #36	; 0x24
 8000986:	46bd      	mov	sp, r7
 8000988:	ecbd 8b02 	vpop	{d8}
 800098c:	bd90      	pop	{r4, r7, pc}
 800098e:	bf00      	nop
 8000990:	080065c0 	.word	0x080065c0

08000994 <runDevice>:

void runDevice(MultimeterTypedef mul_, WaveGeneratorTypedef wg_, OscilloscopeTypedef osc1_,
				OscilloscopeTypedef osc2_, PWMTypedef* pwm_) {
 8000994:	b084      	sub	sp, #16
 8000996:	b580      	push	{r7, lr}
 8000998:	b084      	sub	sp, #16
 800099a:	af00      	add	r7, sp, #0
 800099c:	80b8      	strh	r0, [r7, #4]
 800099e:	f107 001c 	add.w	r0, r7, #28
 80009a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Multimeter turned on
	if(mul_.state_ == STATE_ON) {
 80009a6:	793b      	ldrb	r3, [r7, #4]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d11b      	bne.n	80009e4 <runDevice+0x50>
		//Stop any running service
		killOscilloscope();
 80009ac:	f000 f8e8 	bl	8000b80 <killOscilloscope>

		//Start multimeter
		if(mul_.source_ == 1) {
 80009b0:	797b      	ldrb	r3, [r7, #5]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d109      	bne.n	80009ca <runDevice+0x36>
			//Set channel
			selectChannel(MUL_CH1);
 80009b6:	2000      	movs	r0, #0
 80009b8:	f000 f944 	bl	8000c44 <selectChannel>

			//Sample a value and send
			sampleAndSend(MUL_CH1);
 80009bc:	2000      	movs	r0, #0
 80009be:	f000 f8fd 	bl	8000bbc <sampleAndSend>

			//Delay in milliseconds
			delayMS(150);
 80009c2:	2096      	movs	r0, #150	; 0x96
 80009c4:	f000 fa7a 	bl	8000ebc <delayMS>
			}
		}
		//Free device
		isWaitingPWM = false;
	}
}
 80009c8:	e061      	b.n	8000a8e <runDevice+0xfa>
		} else if(mul_.source_ == 2){
 80009ca:	797b      	ldrb	r3, [r7, #5]
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	d15e      	bne.n	8000a8e <runDevice+0xfa>
			selectChannel(MUL_CH2);
 80009d0:	2001      	movs	r0, #1
 80009d2:	f000 f937 	bl	8000c44 <selectChannel>
			sampleAndSend(MUL_CH2);
 80009d6:	2001      	movs	r0, #1
 80009d8:	f000 f8f0 	bl	8000bbc <sampleAndSend>
			delayMS(150);
 80009dc:	2096      	movs	r0, #150	; 0x96
 80009de:	f000 fa6d 	bl	8000ebc <delayMS>
}
 80009e2:	e054      	b.n	8000a8e <runDevice+0xfa>
	} else if(osc1_.state_ == STATE_ON || osc2_.state_ == STATE_ON) {
 80009e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d003      	beq.n	80009f4 <runDevice+0x60>
 80009ec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d11c      	bne.n	8000a2e <runDevice+0x9a>
		killMultimeter();
 80009f4:	f000 f8d6 	bl	8000ba4 <killMultimeter>
		if(osc1_.state_ == STATE_ON) {
 80009f8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d108      	bne.n	8000a12 <runDevice+0x7e>
			selectChannel(OSC_CH1);
 8000a00:	2002      	movs	r0, #2
 8000a02:	f000 f91f 	bl	8000c44 <selectChannel>
			sampleAndSend(OSC_CH1);
 8000a06:	2002      	movs	r0, #2
 8000a08:	f000 f8d8 	bl	8000bbc <sampleAndSend>
			delayMS(1);
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f000 fa55 	bl	8000ebc <delayMS>
		if(osc2_.state_ == STATE_ON) {
 8000a12:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d139      	bne.n	8000a8e <runDevice+0xfa>
			selectChannel(OSC_CH2);
 8000a1a:	2003      	movs	r0, #3
 8000a1c:	f000 f912 	bl	8000c44 <selectChannel>
			sampleAndSend(OSC_CH2);
 8000a20:	2003      	movs	r0, #3
 8000a22:	f000 f8cb 	bl	8000bbc <sampleAndSend>
			delayMS(1);
 8000a26:	2001      	movs	r0, #1
 8000a28:	f000 fa48 	bl	8000ebc <delayMS>
		if(osc2_.state_ == STATE_ON) {
 8000a2c:	e02f      	b.n	8000a8e <runDevice+0xfa>
	} else if(waveGenerator_.isWaiting_) {
 8000a2e:	4b1b      	ldr	r3, [pc, #108]	; (8000a9c <runDevice+0x108>)
 8000a30:	7b1b      	ldrb	r3, [r3, #12]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d003      	beq.n	8000a3e <runDevice+0xaa>
		waveGenerator_.isWaiting_ = false;
 8000a36:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <runDevice+0x108>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	731a      	strb	r2, [r3, #12]
}
 8000a3c:	e027      	b.n	8000a8e <runDevice+0xfa>
	} else if(isWaitingPWM){
 8000a3e:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <runDevice+0x10c>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d023      	beq.n	8000a8e <runDevice+0xfa>
		for(int iter = 0; iter < 5; iter ++) {
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	e019      	b.n	8000a80 <runDevice+0xec>
			if(pwm_[iter].state_ == STATE_ON) {
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	00db      	lsls	r3, r3, #3
 8000a50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a52:	4413      	add	r3, r2
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d10a      	bne.n	8000a70 <runDevice+0xdc>
				startPWM(iter, pwm_[iter].dutyCycle_);
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	b2d8      	uxtb	r0, r3
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	00db      	lsls	r3, r3, #3
 8000a62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a64:	4413      	add	r3, r2
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	4619      	mov	r1, r3
 8000a6a:	f000 f95d 	bl	8000d28 <startPWM>
 8000a6e:	e004      	b.n	8000a7a <runDevice+0xe6>
				stopPWM(iter);
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	4618      	mov	r0, r3
 8000a76:	f000 f9c1 	bl	8000dfc <stopPWM>
		for(int iter = 0; iter < 5; iter ++) {
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	dde2      	ble.n	8000a4c <runDevice+0xb8>
		isWaitingPWM = false;
 8000a86:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <runDevice+0x10c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	701a      	strb	r2, [r3, #0]
}
 8000a8c:	e7ff      	b.n	8000a8e <runDevice+0xfa>
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr
 8000a9c:	2000039c 	.word	0x2000039c
 8000aa0:	2000008e 	.word	0x2000008e

08000aa4 <getADCvalue>:

uint16_t getADCvalue(void) {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
	//ADC value
	uint16_t value_ = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	80fb      	strh	r3, [r7, #6]

	//Start conversion
	HAL_ADC_Start(&hadc1);
 8000aae:	480a      	ldr	r0, [pc, #40]	; (8000ad8 <getADCvalue+0x34>)
 8000ab0:	f001 fc9c 	bl	80023ec <HAL_ADC_Start>

	//Wait for conversion
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ab8:	4807      	ldr	r0, [pc, #28]	; (8000ad8 <getADCvalue+0x34>)
 8000aba:	f001 fd70 	bl	800259e <HAL_ADC_PollForConversion>

	//Get value and return
	value_ = HAL_ADC_GetValue(&hadc1);
 8000abe:	4806      	ldr	r0, [pc, #24]	; (8000ad8 <getADCvalue+0x34>)
 8000ac0:	f001 fdf1 	bl	80026a6 <HAL_ADC_GetValue>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	80fb      	strh	r3, [r7, #6]

	//Stop ADC
	HAL_ADC_Stop(&hadc1);
 8000ac8:	4803      	ldr	r0, [pc, #12]	; (8000ad8 <getADCvalue+0x34>)
 8000aca:	f001 fd35 	bl	8002538 <HAL_ADC_Stop>

	return value_;
 8000ace:	88fb      	ldrh	r3, [r7, #6]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	2000022c 	.word	0x2000022c

08000adc <parseFloat>:

float parseFloat(char c) {
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
	return c - '0';
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	3b30      	subs	r3, #48	; 0x30
 8000aea:	ee07 3a90 	vmov	s15, r3
 8000aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8000af2:	eeb0 0a67 	vmov.f32	s0, s15
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <parseInt>:

int parseInt(char c) {
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
	return c - '0';
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	3b30      	subs	r3, #48	; 0x30
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
	...

08000b1c <resetParams>:

void resetParams(char device) {
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	71fb      	strb	r3, [r7, #7]
	//Set all params to default
	switch(device) {
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	2b4f      	cmp	r3, #79	; 0x4f
 8000b2a:	d004      	beq.n	8000b36 <resetParams+0x1a>
 8000b2c:	2b57      	cmp	r3, #87	; 0x57
 8000b2e:	d010      	beq.n	8000b52 <resetParams+0x36>
 8000b30:	2b4d      	cmp	r3, #77	; 0x4d
 8000b32:	d007      	beq.n	8000b44 <resetParams+0x28>
		waveGenerator_.phase_ = 0;
		waveGenerator_.period_ = 0;
		break;
		break;
	default :
		break;
 8000b34:	e016      	b.n	8000b64 <resetParams+0x48>
		oscilloscopeCh1_.state_ = STATE_OFF;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	; (8000b70 <resetParams+0x54>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	701a      	strb	r2, [r3, #0]
		oscilloscopeCh2_.state_ = STATE_OFF;
 8000b3c:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <resetParams+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]
		break;
 8000b42:	e00f      	b.n	8000b64 <resetParams+0x48>
		multimeter_.source_ = 1;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <resetParams+0x5c>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	705a      	strb	r2, [r3, #1]
		multimeter_.state_ = STATE_OFF;
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <resetParams+0x5c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
		break;
 8000b50:	e008      	b.n	8000b64 <resetParams+0x48>
		waveGenerator_.phase_ = 0;
 8000b52:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <resetParams+0x60>)
 8000b54:	f04f 0200 	mov.w	r2, #0
 8000b58:	605a      	str	r2, [r3, #4]
		waveGenerator_.period_ = 0;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <resetParams+0x60>)
 8000b5c:	f04f 0200 	mov.w	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
		break;
 8000b62:	bf00      	nop
	}
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	20000354 	.word	0x20000354
 8000b74:	200001e8 	.word	0x200001e8
 8000b78:	20000358 	.word	0x20000358
 8000b7c:	2000039c 	.word	0x2000039c

08000b80 <killOscilloscope>:

void killOscilloscope(void) {
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
	oscilloscopeCh1_.state_ = STATE_OFF;
 8000b84:	4b05      	ldr	r3, [pc, #20]	; (8000b9c <killOscilloscope+0x1c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	701a      	strb	r2, [r3, #0]
	oscilloscopeCh2_.state_ = STATE_OFF;
 8000b8a:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <killOscilloscope+0x20>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	701a      	strb	r2, [r3, #0]
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	20000354 	.word	0x20000354
 8000ba0:	200001e8 	.word	0x200001e8

08000ba4 <killMultimeter>:

void killMultimeter(void) {
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
	multimeter_.state_ = STATE_OFF;
 8000ba8:	4b03      	ldr	r3, [pc, #12]	; (8000bb8 <killMultimeter+0x14>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
}
 8000bae:	bf00      	nop
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	20000358 	.word	0x20000358

08000bbc <sampleAndSend>:

void sampleAndSend(ChannelTypedef channel) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	71fb      	strb	r3, [r7, #7]
	//Sample one value
	adcRaw_ = getADCvalue();
 8000bc6:	f7ff ff6d 	bl	8000aa4 <getADCvalue>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	461a      	mov	r2, r3
 8000bce:	4b19      	ldr	r3, [pc, #100]	; (8000c34 <sampleAndSend+0x78>)
 8000bd0:	801a      	strh	r2, [r3, #0]

	//Send formatted packet
	switch(channel) {
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b03      	cmp	r3, #3
 8000bd6:	d827      	bhi.n	8000c28 <sampleAndSend+0x6c>
 8000bd8:	a201      	add	r2, pc, #4	; (adr r2, 8000be0 <sampleAndSend+0x24>)
 8000bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bde:	bf00      	nop
 8000be0:	08000bf1 	.word	0x08000bf1
 8000be4:	08000bff 	.word	0x08000bff
 8000be8:	08000c0d 	.word	0x08000c0d
 8000bec:	08000c1b 	.word	0x08000c1b
	case MUL_CH1:
		//Send value
		sendFormat("%dM", adcRaw_);
 8000bf0:	4b10      	ldr	r3, [pc, #64]	; (8000c34 <sampleAndSend+0x78>)
 8000bf2:	881b      	ldrh	r3, [r3, #0]
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4810      	ldr	r0, [pc, #64]	; (8000c38 <sampleAndSend+0x7c>)
 8000bf8:	f7ff fcca 	bl	8000590 <sendFormat>

		break;
 8000bfc:	e015      	b.n	8000c2a <sampleAndSend+0x6e>
	case MUL_CH2:
		//Send value
		sendFormat("%dM", adcRaw_);
 8000bfe:	4b0d      	ldr	r3, [pc, #52]	; (8000c34 <sampleAndSend+0x78>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	4619      	mov	r1, r3
 8000c04:	480c      	ldr	r0, [pc, #48]	; (8000c38 <sampleAndSend+0x7c>)
 8000c06:	f7ff fcc3 	bl	8000590 <sendFormat>

		break;
 8000c0a:	e00e      	b.n	8000c2a <sampleAndSend+0x6e>
	case OSC_CH1:
		//Send value, 'A' for oscilloscope channel 1
		sendFormat("%dA", adcRaw_);
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <sampleAndSend+0x78>)
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	4619      	mov	r1, r3
 8000c12:	480a      	ldr	r0, [pc, #40]	; (8000c3c <sampleAndSend+0x80>)
 8000c14:	f7ff fcbc 	bl	8000590 <sendFormat>

		break;
 8000c18:	e007      	b.n	8000c2a <sampleAndSend+0x6e>
	case OSC_CH2:
		//Send value, 'B' for oscilloscope channel 2
		sendFormat("%dB", adcRaw_);
 8000c1a:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <sampleAndSend+0x78>)
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4807      	ldr	r0, [pc, #28]	; (8000c40 <sampleAndSend+0x84>)
 8000c22:	f7ff fcb5 	bl	8000590 <sendFormat>

		break;
 8000c26:	e000      	b.n	8000c2a <sampleAndSend+0x6e>
	default:
		break;
 8000c28:	bf00      	nop
	}
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	2000008c 	.word	0x2000008c
 8000c38:	080065d0 	.word	0x080065d0
 8000c3c:	080065d4 	.word	0x080065d4
 8000c40:	080065d8 	.word	0x080065d8

08000c44 <selectChannel>:

void selectChannel(ChannelTypedef channel) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]
	//ADC config
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c4e:	f107 0308 	add.w	r3, r7, #8
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]

	//Set chanel
	switch(channel) {
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d852      	bhi.n	8000d08 <selectChannel+0xc4>
 8000c62:	a201      	add	r2, pc, #4	; (adr r2, 8000c68 <selectChannel+0x24>)
 8000c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c68:	08000c79 	.word	0x08000c79
 8000c6c:	08000c9d 	.word	0x08000c9d
 8000c70:	08000cc1 	.word	0x08000cc1
 8000c74:	08000ce5 	.word	0x08000ce5
	case MUL_CH1:
		//Set ADC channel to multimeter channel 1
		sConfig.Channel = ADC_CHANNEL_0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
		sConfig.Rank = 1;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c80:	2300      	movs	r3, #0
 8000c82:	613b      	str	r3, [r7, #16]

		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c84:	f107 0308 	add.w	r3, r7, #8
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4826      	ldr	r0, [pc, #152]	; (8000d24 <selectChannel+0xe0>)
 8000c8c:	f001 fd18 	bl	80026c0 <HAL_ADC_ConfigChannel>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d03a      	beq.n	8000d0c <selectChannel+0xc8>
		{
			Error_Handler();
 8000c96:	f000 fecd 	bl	8001a34 <Error_Handler>
		}

		break;
 8000c9a:	e037      	b.n	8000d0c <selectChannel+0xc8>
	case MUL_CH2:
		//Set ADC channel to multimeter channel 2
		sConfig.Channel = ADC_CHANNEL_1;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	60bb      	str	r3, [r7, #8]
		sConfig.Rank = 1;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	613b      	str	r3, [r7, #16]

		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca8:	f107 0308 	add.w	r3, r7, #8
 8000cac:	4619      	mov	r1, r3
 8000cae:	481d      	ldr	r0, [pc, #116]	; (8000d24 <selectChannel+0xe0>)
 8000cb0:	f001 fd06 	bl	80026c0 <HAL_ADC_ConfigChannel>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d02a      	beq.n	8000d10 <selectChannel+0xcc>
		{
			Error_Handler();
 8000cba:	f000 febb 	bl	8001a34 <Error_Handler>
		}

		break;
 8000cbe:	e027      	b.n	8000d10 <selectChannel+0xcc>
	case OSC_CH1:
		//Set ADC channel to oscilloscope channel 1
		sConfig.Channel = ADC_CHANNEL_5;
 8000cc0:	2305      	movs	r3, #5
 8000cc2:	60bb      	str	r3, [r7, #8]
		sConfig.Rank = 1;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	613b      	str	r3, [r7, #16]

		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ccc:	f107 0308 	add.w	r3, r7, #8
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4814      	ldr	r0, [pc, #80]	; (8000d24 <selectChannel+0xe0>)
 8000cd4:	f001 fcf4 	bl	80026c0 <HAL_ADC_ConfigChannel>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d01a      	beq.n	8000d14 <selectChannel+0xd0>
		{
			Error_Handler();
 8000cde:	f000 fea9 	bl	8001a34 <Error_Handler>
		}

		break;
 8000ce2:	e017      	b.n	8000d14 <selectChannel+0xd0>
	case OSC_CH2:
		//Set ADC channel to oscilloscope channel 2
		sConfig.Channel = ADC_CHANNEL_7;
 8000ce4:	2307      	movs	r3, #7
 8000ce6:	60bb      	str	r3, [r7, #8]
		sConfig.Rank = 1;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	60fb      	str	r3, [r7, #12]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cec:	2300      	movs	r3, #0
 8000cee:	613b      	str	r3, [r7, #16]

		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cf0:	f107 0308 	add.w	r3, r7, #8
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	480b      	ldr	r0, [pc, #44]	; (8000d24 <selectChannel+0xe0>)
 8000cf8:	f001 fce2 	bl	80026c0 <HAL_ADC_ConfigChannel>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00a      	beq.n	8000d18 <selectChannel+0xd4>
		{
			Error_Handler();
 8000d02:	f000 fe97 	bl	8001a34 <Error_Handler>
		}

		break;
 8000d06:	e007      	b.n	8000d18 <selectChannel+0xd4>
	default:
		break;
 8000d08:	bf00      	nop
 8000d0a:	e006      	b.n	8000d1a <selectChannel+0xd6>
		break;
 8000d0c:	bf00      	nop
 8000d0e:	e004      	b.n	8000d1a <selectChannel+0xd6>
		break;
 8000d10:	bf00      	nop
 8000d12:	e002      	b.n	8000d1a <selectChannel+0xd6>
		break;
 8000d14:	bf00      	nop
 8000d16:	e000      	b.n	8000d1a <selectChannel+0xd6>
		break;
 8000d18:	bf00      	nop
	}
}
 8000d1a:	bf00      	nop
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	2000022c 	.word	0x2000022c

08000d28 <startPWM>:

void startPWM(PWMChannelTypedef channel, int dutyCycle) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	6039      	str	r1, [r7, #0]
 8000d32:	71fb      	strb	r3, [r7, #7]
	//Duty cycle is in range 0-100
	if(dutyCycle < 0) dutyCycle = 0;
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	da01      	bge.n	8000d3e <startPWM+0x16>
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	603b      	str	r3, [r7, #0]
	if(dutyCycle > 100) dutyCycle = 100;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	2b64      	cmp	r3, #100	; 0x64
 8000d42:	dd01      	ble.n	8000d48 <startPWM+0x20>
 8000d44:	2364      	movs	r3, #100	; 0x64
 8000d46:	603b      	str	r3, [r7, #0]

	switch(channel) {
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	2b05      	cmp	r3, #5
 8000d4c:	d844      	bhi.n	8000dd8 <startPWM+0xb0>
 8000d4e:	a201      	add	r2, pc, #4	; (adr r2, 8000d54 <startPWM+0x2c>)
 8000d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d54:	08000d6d 	.word	0x08000d6d
 8000d58:	08000d7f 	.word	0x08000d7f
 8000d5c:	08000d91 	.word	0x08000d91
 8000d60:	08000da3 	.word	0x08000da3
 8000d64:	08000db5 	.word	0x08000db5
 8000d68:	08000dc7 	.word	0x08000dc7
	case PWM1:
		//Set duty cycle
		htim1.Instance->CCR1 = dutyCycle;
 8000d6c:	4b1d      	ldr	r3, [pc, #116]	; (8000de4 <startPWM+0xbc>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	683a      	ldr	r2, [r7, #0]
 8000d72:	635a      	str	r2, [r3, #52]	; 0x34

		//Start PWM
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000d74:	2100      	movs	r1, #0
 8000d76:	481b      	ldr	r0, [pc, #108]	; (8000de4 <startPWM+0xbc>)
 8000d78:	f003 fa2a 	bl	80041d0 <HAL_TIM_PWM_Start>
		break;
 8000d7c:	e02d      	b.n	8000dda <startPWM+0xb2>
	case PWM2:
		//Set duty cycle
		htim2.Instance->CCR1 = dutyCycle;
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <startPWM+0xc0>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	683a      	ldr	r2, [r7, #0]
 8000d84:	635a      	str	r2, [r3, #52]	; 0x34

		//Start PWM
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000d86:	2100      	movs	r1, #0
 8000d88:	4817      	ldr	r0, [pc, #92]	; (8000de8 <startPWM+0xc0>)
 8000d8a:	f003 fa21 	bl	80041d0 <HAL_TIM_PWM_Start>
		break;
 8000d8e:	e024      	b.n	8000dda <startPWM+0xb2>
	case PWM3:
		//Set duty cycle
		htim3.Instance->CCR1 = dutyCycle;
 8000d90:	4b16      	ldr	r3, [pc, #88]	; (8000dec <startPWM+0xc4>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	683a      	ldr	r2, [r7, #0]
 8000d96:	635a      	str	r2, [r3, #52]	; 0x34

		//Start PWM
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4814      	ldr	r0, [pc, #80]	; (8000dec <startPWM+0xc4>)
 8000d9c:	f003 fa18 	bl	80041d0 <HAL_TIM_PWM_Start>
		break;
 8000da0:	e01b      	b.n	8000dda <startPWM+0xb2>
	case PWM4:
		//Set duty cycle
		htim4.Instance->CCR1 = dutyCycle;
 8000da2:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <startPWM+0xc8>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	683a      	ldr	r2, [r7, #0]
 8000da8:	635a      	str	r2, [r3, #52]	; 0x34

		//Start PWM
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000daa:	2100      	movs	r1, #0
 8000dac:	4810      	ldr	r0, [pc, #64]	; (8000df0 <startPWM+0xc8>)
 8000dae:	f003 fa0f 	bl	80041d0 <HAL_TIM_PWM_Start>
		break;
 8000db2:	e012      	b.n	8000dda <startPWM+0xb2>
	case PWM5:
		//Set duty cycle
		htim10.Instance->CCR1 = dutyCycle;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <startPWM+0xcc>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	683a      	ldr	r2, [r7, #0]
 8000dba:	635a      	str	r2, [r3, #52]	; 0x34

		//Start PWM
		HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	480d      	ldr	r0, [pc, #52]	; (8000df4 <startPWM+0xcc>)
 8000dc0:	f003 fa06 	bl	80041d0 <HAL_TIM_PWM_Start>
		break;
 8000dc4:	e009      	b.n	8000dda <startPWM+0xb2>
	case PWM6:
		//Set duty cycle
		htim11.Instance->CCR1 = dutyCycle;
 8000dc6:	4b0c      	ldr	r3, [pc, #48]	; (8000df8 <startPWM+0xd0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	683a      	ldr	r2, [r7, #0]
 8000dcc:	635a      	str	r2, [r3, #52]	; 0x34

		//Start PWM
		HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4809      	ldr	r0, [pc, #36]	; (8000df8 <startPWM+0xd0>)
 8000dd2:	f003 f9fd 	bl	80041d0 <HAL_TIM_PWM_Start>
		break;
 8000dd6:	e000      	b.n	8000dda <startPWM+0xb2>
	default:
		break;
 8000dd8:	bf00      	nop
	}
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	2000035c 	.word	0x2000035c
 8000de8:	200003ac 	.word	0x200003ac
 8000dec:	200001ec 	.word	0x200001ec
 8000df0:	2000014c 	.word	0x2000014c
 8000df4:	200001a0 	.word	0x200001a0
 8000df8:	20000314 	.word	0x20000314

08000dfc <stopPWM>:

void stopPWM(PWMChannelTypedef channel) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
	switch(channel) {
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	2b05      	cmp	r3, #5
 8000e0a:	d845      	bhi.n	8000e98 <stopPWM+0x9c>
 8000e0c:	a201      	add	r2, pc, #4	; (adr r2, 8000e14 <stopPWM+0x18>)
 8000e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e12:	bf00      	nop
 8000e14:	08000e2d 	.word	0x08000e2d
 8000e18:	08000e3f 	.word	0x08000e3f
 8000e1c:	08000e51 	.word	0x08000e51
 8000e20:	08000e63 	.word	0x08000e63
 8000e24:	08000e75 	.word	0x08000e75
 8000e28:	08000e87 	.word	0x08000e87
	case PWM1:
		//Stop PWM
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	481d      	ldr	r0, [pc, #116]	; (8000ea4 <stopPWM+0xa8>)
 8000e30:	f003 fa00 	bl	8004234 <HAL_TIM_PWM_Stop>

		//Set PWM value 0
		htim1.Instance->CCR1 = 0;
 8000e34:	4b1b      	ldr	r3, [pc, #108]	; (8000ea4 <stopPWM+0xa8>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000e3c:	e02d      	b.n	8000e9a <stopPWM+0x9e>
	case PWM2:
		//Stop PWM
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4819      	ldr	r0, [pc, #100]	; (8000ea8 <stopPWM+0xac>)
 8000e42:	f003 f9f7 	bl	8004234 <HAL_TIM_PWM_Stop>

		//Set PWM value 0
		htim2.Instance->CCR1 = 0;
 8000e46:	4b18      	ldr	r3, [pc, #96]	; (8000ea8 <stopPWM+0xac>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000e4e:	e024      	b.n	8000e9a <stopPWM+0x9e>
	case PWM3:
		//Stop PWM
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8000e50:	2100      	movs	r1, #0
 8000e52:	4816      	ldr	r0, [pc, #88]	; (8000eac <stopPWM+0xb0>)
 8000e54:	f003 f9ee 	bl	8004234 <HAL_TIM_PWM_Stop>

		//Set PWM value 0
		htim3.Instance->CCR1 = 0;
 8000e58:	4b14      	ldr	r3, [pc, #80]	; (8000eac <stopPWM+0xb0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000e60:	e01b      	b.n	8000e9a <stopPWM+0x9e>
	case PWM4:
		//Stop PWM
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8000e62:	2100      	movs	r1, #0
 8000e64:	4812      	ldr	r0, [pc, #72]	; (8000eb0 <stopPWM+0xb4>)
 8000e66:	f003 f9e5 	bl	8004234 <HAL_TIM_PWM_Stop>

		//Set PWM value 0
		htim4.Instance->CCR1 = 0;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <stopPWM+0xb4>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2200      	movs	r2, #0
 8000e70:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000e72:	e012      	b.n	8000e9a <stopPWM+0x9e>
	case PWM5:
		//Stop PWM
		HAL_TIM_PWM_Stop(&htim10, TIM_CHANNEL_1);
 8000e74:	2100      	movs	r1, #0
 8000e76:	480f      	ldr	r0, [pc, #60]	; (8000eb4 <stopPWM+0xb8>)
 8000e78:	f003 f9dc 	bl	8004234 <HAL_TIM_PWM_Stop>

		//Set PWM value 0
		htim10.Instance->CCR1 = 0;
 8000e7c:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <stopPWM+0xb8>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2200      	movs	r2, #0
 8000e82:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000e84:	e009      	b.n	8000e9a <stopPWM+0x9e>
	case PWM6:
		//Stop PWM
		HAL_TIM_PWM_Stop(&htim11, TIM_CHANNEL_1);
 8000e86:	2100      	movs	r1, #0
 8000e88:	480b      	ldr	r0, [pc, #44]	; (8000eb8 <stopPWM+0xbc>)
 8000e8a:	f003 f9d3 	bl	8004234 <HAL_TIM_PWM_Stop>

		//Set PWM value 0
		htim11.Instance->CCR1 = 0;
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <stopPWM+0xbc>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2200      	movs	r2, #0
 8000e94:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000e96:	e000      	b.n	8000e9a <stopPWM+0x9e>
	default:
		break;
 8000e98:	bf00      	nop
	}
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	2000035c 	.word	0x2000035c
 8000ea8:	200003ac 	.word	0x200003ac
 8000eac:	200001ec 	.word	0x200001ec
 8000eb0:	2000014c 	.word	0x2000014c
 8000eb4:	200001a0 	.word	0x200001a0
 8000eb8:	20000314 	.word	0x20000314

08000ebc <delayMS>:

void delayMS(uint32_t delay) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	//Give delay
	HAL_Delay(delay);
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f001 fa2b 	bl	8002320 <HAL_Delay>
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f001 f9af 	bl	800223c <HAL_Init>

  /* USER CODE BEGIN Init */
  initDevices();
 8000ede:	f000 fd5d 	bl	800199c <initDevices>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee2:	f000 f859 	bl	8000f98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee6:	f000 fcd3 	bl	8001890 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eea:	f000 fcb1 	bl	8001850 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000eee:	f000 fc53 	bl	8001798 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000ef2:	f000 fc83 	bl	80017fc <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000ef6:	f000 f933 	bl	8001160 <MX_CRC_Init>
  MX_ADC1_Init();
 8000efa:	f000 f8b5 	bl	8001068 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000efe:	f000 f9b3 	bl	8001268 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f02:	f000 fa51 	bl	80013a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f06:	f000 fac3 	bl	8001490 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f0a:	f000 fb37 	bl	800157c <MX_TIM4_Init>
  MX_TIM10_Init();
 8000f0e:	f000 fbab 	bl	8001668 <MX_TIM10_Init>
  MX_TIM11_Init();
 8000f12:	f000 fbf5 	bl	8001700 <MX_TIM11_Init>
  MX_SPI1_Init();
 8000f16:	f000 f937 	bl	8001188 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000f1a:	f000 f96d 	bl	80011f8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1, (uint8_t*)commandBuffer, 20);
 8000f1e:	2214      	movs	r2, #20
 8000f20:	4915      	ldr	r1, [pc, #84]	; (8000f78 <main+0xa4>)
 8000f22:	4816      	ldr	r0, [pc, #88]	; (8000f7c <main+0xa8>)
 8000f24:	f003 ffc2 	bl	8004eac <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(commandState == WAITING) {
 8000f28:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <main+0xac>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d106      	bne.n	8000f3e <main+0x6a>
	  processCMD(commandBuffer);
 8000f30:	4811      	ldr	r0, [pc, #68]	; (8000f78 <main+0xa4>)
 8000f32:	f7ff fb77 	bl	8000624 <processCMD>
	  commandState = FREE;
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <main+0xac>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
 8000f3c:	e7f4      	b.n	8000f28 <main+0x54>
	} else if(commandState == FREE) {
 8000f3e:	4b10      	ldr	r3, [pc, #64]	; (8000f80 <main+0xac>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1f0      	bne.n	8000f28 <main+0x54>
	  runDevice(multimeter_, waveGenerator_, oscilloscopeCh1_, oscilloscopeCh2_, pwmGenerator_);
 8000f46:	4b0f      	ldr	r3, [pc, #60]	; (8000f84 <main+0xb0>)
 8000f48:	4a0f      	ldr	r2, [pc, #60]	; (8000f88 <main+0xb4>)
 8000f4a:	4910      	ldr	r1, [pc, #64]	; (8000f8c <main+0xb8>)
 8000f4c:	9103      	str	r1, [sp, #12]
 8000f4e:	4910      	ldr	r1, [pc, #64]	; (8000f90 <main+0xbc>)
 8000f50:	7809      	ldrb	r1, [r1, #0]
 8000f52:	f88d 1008 	strb.w	r1, [sp, #8]
 8000f56:	490f      	ldr	r1, [pc, #60]	; (8000f94 <main+0xc0>)
 8000f58:	7809      	ldrb	r1, [r1, #0]
 8000f5a:	f88d 1004 	strb.w	r1, [sp, #4]
 8000f5e:	7811      	ldrb	r1, [r2, #0]
 8000f60:	7852      	ldrb	r2, [r2, #1]
 8000f62:	0212      	lsls	r2, r2, #8
 8000f64:	430a      	orrs	r2, r1
 8000f66:	2000      	movs	r0, #0
 8000f68:	f362 000f 	bfi	r0, r2, #0, #16
 8000f6c:	68da      	ldr	r2, [r3, #12]
 8000f6e:	9200      	str	r2, [sp, #0]
 8000f70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f72:	f7ff fd0f 	bl	8000994 <runDevice>
	if(commandState == WAITING) {
 8000f76:	e7d7      	b.n	8000f28 <main+0x54>
 8000f78:	2000018c 	.word	0x2000018c
 8000f7c:	200002d4 	.word	0x200002d4
 8000f80:	2000008f 	.word	0x2000008f
 8000f84:	2000039c 	.word	0x2000039c
 8000f88:	20000358 	.word	0x20000358
 8000f8c:	2000042c 	.word	0x2000042c
 8000f90:	200001e8 	.word	0x200001e8
 8000f94:	20000354 	.word	0x20000354

08000f98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b094      	sub	sp, #80	; 0x50
 8000f9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9e:	f107 0320 	add.w	r3, r7, #32
 8000fa2:	2230      	movs	r2, #48	; 0x30
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f004 fef0 	bl	8005d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	4b27      	ldr	r3, [pc, #156]	; (8001060 <SystemClock_Config+0xc8>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc4:	4a26      	ldr	r2, [pc, #152]	; (8001060 <SystemClock_Config+0xc8>)
 8000fc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fca:	6413      	str	r3, [r2, #64]	; 0x40
 8000fcc:	4b24      	ldr	r3, [pc, #144]	; (8001060 <SystemClock_Config+0xc8>)
 8000fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd8:	2300      	movs	r3, #0
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	4b21      	ldr	r3, [pc, #132]	; (8001064 <SystemClock_Config+0xcc>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a20      	ldr	r2, [pc, #128]	; (8001064 <SystemClock_Config+0xcc>)
 8000fe2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fe6:	6013      	str	r3, [r2, #0]
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	; (8001064 <SystemClock_Config+0xcc>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ffc:	2310      	movs	r3, #16
 8000ffe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001000:	2302      	movs	r3, #2
 8001002:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001004:	2300      	movs	r3, #0
 8001006:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001008:	2308      	movs	r3, #8
 800100a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800100c:	2364      	movs	r3, #100	; 0x64
 800100e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001010:	2302      	movs	r3, #2
 8001012:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001014:	2304      	movs	r3, #4
 8001016:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001018:	f107 0320 	add.w	r3, r7, #32
 800101c:	4618      	mov	r0, r3
 800101e:	f002 fbd7 	bl	80037d0 <HAL_RCC_OscConfig>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001028:	f000 fd04 	bl	8001a34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102c:	230f      	movs	r3, #15
 800102e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001030:	2302      	movs	r3, #2
 8001032:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001038:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	2103      	movs	r1, #3
 8001048:	4618      	mov	r0, r3
 800104a:	f002 fe31 	bl	8003cb0 <HAL_RCC_ClockConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001054:	f000 fcee 	bl	8001a34 <Error_Handler>
  }
}
 8001058:	bf00      	nop
 800105a:	3750      	adds	r7, #80	; 0x50
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40023800 	.word	0x40023800
 8001064:	40007000 	.word	0x40007000

08001068 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800106e:	463b      	mov	r3, r7
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800107a:	4b36      	ldr	r3, [pc, #216]	; (8001154 <MX_ADC1_Init+0xec>)
 800107c:	4a36      	ldr	r2, [pc, #216]	; (8001158 <MX_ADC1_Init+0xf0>)
 800107e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001080:	4b34      	ldr	r3, [pc, #208]	; (8001154 <MX_ADC1_Init+0xec>)
 8001082:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001086:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001088:	4b32      	ldr	r3, [pc, #200]	; (8001154 <MX_ADC1_Init+0xec>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800108e:	4b31      	ldr	r3, [pc, #196]	; (8001154 <MX_ADC1_Init+0xec>)
 8001090:	2201      	movs	r2, #1
 8001092:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001094:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <MX_ADC1_Init+0xec>)
 8001096:	2200      	movs	r2, #0
 8001098:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800109a:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <MX_ADC1_Init+0xec>)
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a2:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <MX_ADC1_Init+0xec>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a8:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <MX_ADC1_Init+0xec>)
 80010aa:	4a2c      	ldr	r2, [pc, #176]	; (800115c <MX_ADC1_Init+0xf4>)
 80010ac:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <MX_ADC1_Init+0xec>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80010b4:	4b27      	ldr	r3, [pc, #156]	; (8001154 <MX_ADC1_Init+0xec>)
 80010b6:	2204      	movs	r2, #4
 80010b8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ba:	4b26      	ldr	r3, [pc, #152]	; (8001154 <MX_ADC1_Init+0xec>)
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c2:	4b24      	ldr	r3, [pc, #144]	; (8001154 <MX_ADC1_Init+0xec>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c8:	4822      	ldr	r0, [pc, #136]	; (8001154 <MX_ADC1_Init+0xec>)
 80010ca:	f001 f94b 	bl	8002364 <HAL_ADC_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010d4:	f000 fcae 	bl	8001a34 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010d8:	2300      	movs	r3, #0
 80010da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010dc:	2301      	movs	r3, #1
 80010de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010e0:	2300      	movs	r3, #0
 80010e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e4:	463b      	mov	r3, r7
 80010e6:	4619      	mov	r1, r3
 80010e8:	481a      	ldr	r0, [pc, #104]	; (8001154 <MX_ADC1_Init+0xec>)
 80010ea:	f001 fae9 	bl	80026c0 <HAL_ADC_ConfigChannel>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010f4:	f000 fc9e 	bl	8001a34 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010f8:	2301      	movs	r3, #1
 80010fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010fc:	2302      	movs	r3, #2
 80010fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001100:	463b      	mov	r3, r7
 8001102:	4619      	mov	r1, r3
 8001104:	4813      	ldr	r0, [pc, #76]	; (8001154 <MX_ADC1_Init+0xec>)
 8001106:	f001 fadb 	bl	80026c0 <HAL_ADC_ConfigChannel>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001110:	f000 fc90 	bl	8001a34 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001114:	2305      	movs	r3, #5
 8001116:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001118:	2303      	movs	r3, #3
 800111a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111c:	463b      	mov	r3, r7
 800111e:	4619      	mov	r1, r3
 8001120:	480c      	ldr	r0, [pc, #48]	; (8001154 <MX_ADC1_Init+0xec>)
 8001122:	f001 facd 	bl	80026c0 <HAL_ADC_ConfigChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800112c:	f000 fc82 	bl	8001a34 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001130:	2307      	movs	r3, #7
 8001132:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001134:	2304      	movs	r3, #4
 8001136:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001138:	463b      	mov	r3, r7
 800113a:	4619      	mov	r1, r3
 800113c:	4805      	ldr	r0, [pc, #20]	; (8001154 <MX_ADC1_Init+0xec>)
 800113e:	f001 fabf 	bl	80026c0 <HAL_ADC_ConfigChannel>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001148:	f000 fc74 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800114c:	bf00      	nop
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	2000022c 	.word	0x2000022c
 8001158:	40012000 	.word	0x40012000
 800115c:	0f000001 	.word	0x0f000001

08001160 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <MX_CRC_Init+0x20>)
 8001166:	4a07      	ldr	r2, [pc, #28]	; (8001184 <MX_CRC_Init+0x24>)
 8001168:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800116a:	4805      	ldr	r0, [pc, #20]	; (8001180 <MX_CRC_Init+0x20>)
 800116c:	f001 fde7 	bl	8002d3e <HAL_CRC_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001176:	f000 fc5d 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200001e0 	.word	0x200001e0
 8001184:	40023000 	.word	0x40023000

08001188 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800118c:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <MX_SPI1_Init+0x68>)
 800118e:	4a19      	ldr	r2, [pc, #100]	; (80011f4 <MX_SPI1_Init+0x6c>)
 8001190:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001192:	4b17      	ldr	r3, [pc, #92]	; (80011f0 <MX_SPI1_Init+0x68>)
 8001194:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001198:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <MX_SPI1_Init+0x68>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80011a0:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011a6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011b4:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011d6:	220a      	movs	r2, #10
 80011d8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <MX_SPI1_Init+0x68>)
 80011dc:	f002 ff34 	bl	8004048 <HAL_SPI_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80011e6:	f000 fc25 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200000f4 	.word	0x200000f4
 80011f4:	40013000 	.word	0x40013000

080011f8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011fc:	4b18      	ldr	r3, [pc, #96]	; (8001260 <MX_SPI2_Init+0x68>)
 80011fe:	4a19      	ldr	r2, [pc, #100]	; (8001264 <MX_SPI2_Init+0x6c>)
 8001200:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001202:	4b17      	ldr	r3, [pc, #92]	; (8001260 <MX_SPI2_Init+0x68>)
 8001204:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001208:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800120a:	4b15      	ldr	r3, [pc, #84]	; (8001260 <MX_SPI2_Init+0x68>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8001210:	4b13      	ldr	r3, [pc, #76]	; (8001260 <MX_SPI2_Init+0x68>)
 8001212:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001216:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001218:	4b11      	ldr	r3, [pc, #68]	; (8001260 <MX_SPI2_Init+0x68>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800121e:	4b10      	ldr	r3, [pc, #64]	; (8001260 <MX_SPI2_Init+0x68>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001224:	4b0e      	ldr	r3, [pc, #56]	; (8001260 <MX_SPI2_Init+0x68>)
 8001226:	f44f 7200 	mov.w	r2, #512	; 0x200
 800122a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800122c:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <MX_SPI2_Init+0x68>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001232:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <MX_SPI2_Init+0x68>)
 8001234:	2200      	movs	r2, #0
 8001236:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <MX_SPI2_Init+0x68>)
 800123a:	2200      	movs	r2, #0
 800123c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800123e:	4b08      	ldr	r3, [pc, #32]	; (8001260 <MX_SPI2_Init+0x68>)
 8001240:	2200      	movs	r2, #0
 8001242:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <MX_SPI2_Init+0x68>)
 8001246:	220a      	movs	r2, #10
 8001248:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800124a:	4805      	ldr	r0, [pc, #20]	; (8001260 <MX_SPI2_Init+0x68>)
 800124c:	f002 fefc 	bl	8004048 <HAL_SPI_Init>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8001256:	f000 fbed 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	2000009c 	.word	0x2000009c
 8001264:	40003800 	.word	0x40003800

08001268 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b096      	sub	sp, #88	; 0x58
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800126e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800127c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001286:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
 8001294:	611a      	str	r2, [r3, #16]
 8001296:	615a      	str	r2, [r3, #20]
 8001298:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800129a:	1d3b      	adds	r3, r7, #4
 800129c:	2220      	movs	r2, #32
 800129e:	2100      	movs	r1, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f004 fd73 	bl	8005d8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012a6:	4b3e      	ldr	r3, [pc, #248]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012a8:	4a3e      	ldr	r2, [pc, #248]	; (80013a4 <MX_TIM1_Init+0x13c>)
 80012aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100;
 80012ac:	4b3c      	ldr	r3, [pc, #240]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012ae:	2264      	movs	r2, #100	; 0x64
 80012b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b2:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80012b8:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012ba:	2264      	movs	r2, #100	; 0x64
 80012bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012be:	4b38      	ldr	r3, [pc, #224]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012c4:	4b36      	ldr	r3, [pc, #216]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ca:	4b35      	ldr	r3, [pc, #212]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012d0:	4833      	ldr	r0, [pc, #204]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012d2:	f002 ff1d 	bl	8004110 <HAL_TIM_Base_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80012dc:	f000 fbaa 	bl	8001a34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012e4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ea:	4619      	mov	r1, r3
 80012ec:	482c      	ldr	r0, [pc, #176]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012ee:	f003 f8b3 	bl	8004458 <HAL_TIM_ConfigClockSource>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80012f8:	f000 fb9c 	bl	8001a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012fc:	4828      	ldr	r0, [pc, #160]	; (80013a0 <MX_TIM1_Init+0x138>)
 80012fe:	f002 ff32 	bl	8004166 <HAL_TIM_PWM_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001308:	f000 fb94 	bl	8001a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001310:	2300      	movs	r3, #0
 8001312:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001314:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001318:	4619      	mov	r1, r3
 800131a:	4821      	ldr	r0, [pc, #132]	; (80013a0 <MX_TIM1_Init+0x138>)
 800131c:	f003 fc20 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001326:	f000 fb85 	bl	8001a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800132a:	2360      	movs	r3, #96	; 0x60
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 50;
 800132e:	2332      	movs	r3, #50	; 0x32
 8001330:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001332:	2300      	movs	r3, #0
 8001334:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001336:	2300      	movs	r3, #0
 8001338:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800133e:	2300      	movs	r3, #0
 8001340:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001346:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134a:	2200      	movs	r2, #0
 800134c:	4619      	mov	r1, r3
 800134e:	4814      	ldr	r0, [pc, #80]	; (80013a0 <MX_TIM1_Init+0x138>)
 8001350:	f002 ffbc 	bl	80042cc <HAL_TIM_PWM_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800135a:	f000 fb6b 	bl	8001a34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001372:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001376:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800137c:	1d3b      	adds	r3, r7, #4
 800137e:	4619      	mov	r1, r3
 8001380:	4807      	ldr	r0, [pc, #28]	; (80013a0 <MX_TIM1_Init+0x138>)
 8001382:	f003 fc5b 	bl	8004c3c <HAL_TIMEx_ConfigBreakDeadTime>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800138c:	f000 fb52 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001390:	4803      	ldr	r0, [pc, #12]	; (80013a0 <MX_TIM1_Init+0x138>)
 8001392:	f000 fceb 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 8001396:	bf00      	nop
 8001398:	3758      	adds	r7, #88	; 0x58
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	2000035c 	.word	0x2000035c
 80013a4:	40010000 	.word	0x40010000

080013a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08e      	sub	sp, #56	; 0x38
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013bc:	f107 0320 	add.w	r3, r7, #32
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
 80013d4:	615a      	str	r2, [r3, #20]
 80013d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013d8:	4b2c      	ldr	r3, [pc, #176]	; (800148c <MX_TIM2_Init+0xe4>)
 80013da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 25;
 80013e0:	4b2a      	ldr	r3, [pc, #168]	; (800148c <MX_TIM2_Init+0xe4>)
 80013e2:	2219      	movs	r2, #25
 80013e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	4b29      	ldr	r3, [pc, #164]	; (800148c <MX_TIM2_Init+0xe4>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80013ec:	4b27      	ldr	r3, [pc, #156]	; (800148c <MX_TIM2_Init+0xe4>)
 80013ee:	2264      	movs	r2, #100	; 0x64
 80013f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f2:	4b26      	ldr	r3, [pc, #152]	; (800148c <MX_TIM2_Init+0xe4>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f8:	4b24      	ldr	r3, [pc, #144]	; (800148c <MX_TIM2_Init+0xe4>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013fe:	4823      	ldr	r0, [pc, #140]	; (800148c <MX_TIM2_Init+0xe4>)
 8001400:	f002 fe86 	bl	8004110 <HAL_TIM_Base_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800140a:	f000 fb13 	bl	8001a34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001414:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001418:	4619      	mov	r1, r3
 800141a:	481c      	ldr	r0, [pc, #112]	; (800148c <MX_TIM2_Init+0xe4>)
 800141c:	f003 f81c 	bl	8004458 <HAL_TIM_ConfigClockSource>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001426:	f000 fb05 	bl	8001a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800142a:	4818      	ldr	r0, [pc, #96]	; (800148c <MX_TIM2_Init+0xe4>)
 800142c:	f002 fe9b 	bl	8004166 <HAL_TIM_PWM_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001436:	f000 fafd 	bl	8001a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001442:	f107 0320 	add.w	r3, r7, #32
 8001446:	4619      	mov	r1, r3
 8001448:	4810      	ldr	r0, [pc, #64]	; (800148c <MX_TIM2_Init+0xe4>)
 800144a:	f003 fb89 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001454:	f000 faee 	bl	8001a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001458:	2360      	movs	r3, #96	; 0x60
 800145a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 800145c:	2332      	movs	r3, #50	; 0x32
 800145e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001460:	2300      	movs	r3, #0
 8001462:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001464:	2300      	movs	r3, #0
 8001466:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	2200      	movs	r2, #0
 800146c:	4619      	mov	r1, r3
 800146e:	4807      	ldr	r0, [pc, #28]	; (800148c <MX_TIM2_Init+0xe4>)
 8001470:	f002 ff2c 	bl	80042cc <HAL_TIM_PWM_ConfigChannel>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800147a:	f000 fadb 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800147e:	4803      	ldr	r0, [pc, #12]	; (800148c <MX_TIM2_Init+0xe4>)
 8001480:	f000 fc74 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 8001484:	bf00      	nop
 8001486:	3738      	adds	r7, #56	; 0x38
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	200003ac 	.word	0x200003ac

08001490 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08e      	sub	sp, #56	; 0x38
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001496:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a4:	f107 0320 	add.w	r3, r7, #32
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
 80014bc:	615a      	str	r2, [r3, #20]
 80014be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014c0:	4b2c      	ldr	r3, [pc, #176]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014c2:	4a2d      	ldr	r2, [pc, #180]	; (8001578 <MX_TIM3_Init+0xe8>)
 80014c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 25;
 80014c6:	4b2b      	ldr	r3, [pc, #172]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014c8:	2219      	movs	r2, #25
 80014ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014cc:	4b29      	ldr	r3, [pc, #164]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80014d2:	4b28      	ldr	r3, [pc, #160]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014d4:	2264      	movs	r2, #100	; 0x64
 80014d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d8:	4b26      	ldr	r3, [pc, #152]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014de:	4b25      	ldr	r3, [pc, #148]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014e4:	4823      	ldr	r0, [pc, #140]	; (8001574 <MX_TIM3_Init+0xe4>)
 80014e6:	f002 fe13 	bl	8004110 <HAL_TIM_Base_Init>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80014f0:	f000 faa0 	bl	8001a34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014f8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014fe:	4619      	mov	r1, r3
 8001500:	481c      	ldr	r0, [pc, #112]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001502:	f002 ffa9 	bl	8004458 <HAL_TIM_ConfigClockSource>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800150c:	f000 fa92 	bl	8001a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001510:	4818      	ldr	r0, [pc, #96]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001512:	f002 fe28 	bl	8004166 <HAL_TIM_PWM_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800151c:	f000 fa8a 	bl	8001a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001520:	2300      	movs	r3, #0
 8001522:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001524:	2300      	movs	r3, #0
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001528:	f107 0320 	add.w	r3, r7, #32
 800152c:	4619      	mov	r1, r3
 800152e:	4811      	ldr	r0, [pc, #68]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001530:	f003 fb16 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800153a:	f000 fa7b 	bl	8001a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800153e:	2360      	movs	r3, #96	; 0x60
 8001540:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8001542:	2332      	movs	r3, #50	; 0x32
 8001544:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	2200      	movs	r2, #0
 8001552:	4619      	mov	r1, r3
 8001554:	4807      	ldr	r0, [pc, #28]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001556:	f002 feb9 	bl	80042cc <HAL_TIM_PWM_ConfigChannel>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001560:	f000 fa68 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001564:	4803      	ldr	r0, [pc, #12]	; (8001574 <MX_TIM3_Init+0xe4>)
 8001566:	f000 fc01 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 800156a:	bf00      	nop
 800156c:	3738      	adds	r7, #56	; 0x38
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	200001ec 	.word	0x200001ec
 8001578:	40000400 	.word	0x40000400

0800157c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08e      	sub	sp, #56	; 0x38
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001582:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001590:	f107 0320 	add.w	r3, r7, #32
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
 80015a8:	615a      	str	r2, [r3, #20]
 80015aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015ac:	4b2c      	ldr	r3, [pc, #176]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015ae:	4a2d      	ldr	r2, [pc, #180]	; (8001664 <MX_TIM4_Init+0xe8>)
 80015b0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50;
 80015b2:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015b4:	2232      	movs	r2, #50	; 0x32
 80015b6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b8:	4b29      	ldr	r3, [pc, #164]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 80015be:	4b28      	ldr	r3, [pc, #160]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015c0:	2264      	movs	r2, #100	; 0x64
 80015c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c4:	4b26      	ldr	r3, [pc, #152]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ca:	4b25      	ldr	r3, [pc, #148]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015d0:	4823      	ldr	r0, [pc, #140]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015d2:	f002 fd9d 	bl	8004110 <HAL_TIM_Base_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80015dc:	f000 fa2a 	bl	8001a34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ea:	4619      	mov	r1, r3
 80015ec:	481c      	ldr	r0, [pc, #112]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015ee:	f002 ff33 	bl	8004458 <HAL_TIM_ConfigClockSource>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 80015f8:	f000 fa1c 	bl	8001a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015fc:	4818      	ldr	r0, [pc, #96]	; (8001660 <MX_TIM4_Init+0xe4>)
 80015fe:	f002 fdb2 	bl	8004166 <HAL_TIM_PWM_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001608:	f000 fa14 	bl	8001a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	4619      	mov	r1, r3
 800161a:	4811      	ldr	r0, [pc, #68]	; (8001660 <MX_TIM4_Init+0xe4>)
 800161c:	f003 faa0 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001626:	f000 fa05 	bl	8001a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800162a:	2360      	movs	r3, #96	; 0x60
 800162c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2200      	movs	r2, #0
 800163e:	4619      	mov	r1, r3
 8001640:	4807      	ldr	r0, [pc, #28]	; (8001660 <MX_TIM4_Init+0xe4>)
 8001642:	f002 fe43 	bl	80042cc <HAL_TIM_PWM_ConfigChannel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 800164c:	f000 f9f2 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001650:	4803      	ldr	r0, [pc, #12]	; (8001660 <MX_TIM4_Init+0xe4>)
 8001652:	f000 fb8b 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 8001656:	bf00      	nop
 8001658:	3738      	adds	r7, #56	; 0x38
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	2000014c 	.word	0x2000014c
 8001664:	40000800 	.word	0x40000800

08001668 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b088      	sub	sp, #32
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
 800167c:	615a      	str	r2, [r3, #20]
 800167e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001680:	4b1d      	ldr	r3, [pc, #116]	; (80016f8 <MX_TIM10_Init+0x90>)
 8001682:	4a1e      	ldr	r2, [pc, #120]	; (80016fc <MX_TIM10_Init+0x94>)
 8001684:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 100;
 8001686:	4b1c      	ldr	r3, [pc, #112]	; (80016f8 <MX_TIM10_Init+0x90>)
 8001688:	2264      	movs	r2, #100	; 0x64
 800168a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168c:	4b1a      	ldr	r3, [pc, #104]	; (80016f8 <MX_TIM10_Init+0x90>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 100;
 8001692:	4b19      	ldr	r3, [pc, #100]	; (80016f8 <MX_TIM10_Init+0x90>)
 8001694:	2264      	movs	r2, #100	; 0x64
 8001696:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001698:	4b17      	ldr	r3, [pc, #92]	; (80016f8 <MX_TIM10_Init+0x90>)
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169e:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <MX_TIM10_Init+0x90>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80016a4:	4814      	ldr	r0, [pc, #80]	; (80016f8 <MX_TIM10_Init+0x90>)
 80016a6:	f002 fd33 	bl	8004110 <HAL_TIM_Base_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM10_Init+0x4c>
  {
    Error_Handler();
 80016b0:	f000 f9c0 	bl	8001a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80016b4:	4810      	ldr	r0, [pc, #64]	; (80016f8 <MX_TIM10_Init+0x90>)
 80016b6:	f002 fd56 	bl	8004166 <HAL_TIM_PWM_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM10_Init+0x5c>
  {
    Error_Handler();
 80016c0:	f000 f9b8 	bl	8001a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016c4:	2360      	movs	r3, #96	; 0x60
 80016c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 80016c8:	2332      	movs	r3, #50	; 0x32
 80016ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2200      	movs	r2, #0
 80016d8:	4619      	mov	r1, r3
 80016da:	4807      	ldr	r0, [pc, #28]	; (80016f8 <MX_TIM10_Init+0x90>)
 80016dc:	f002 fdf6 	bl	80042cc <HAL_TIM_PWM_ConfigChannel>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM10_Init+0x82>
  {
    Error_Handler();
 80016e6:	f000 f9a5 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80016ea:	4803      	ldr	r0, [pc, #12]	; (80016f8 <MX_TIM10_Init+0x90>)
 80016ec:	f000 fb3e 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 80016f0:	bf00      	nop
 80016f2:	3720      	adds	r7, #32
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	200001a0 	.word	0x200001a0
 80016fc:	40014400 	.word	0x40014400

08001700 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
 8001712:	611a      	str	r2, [r3, #16]
 8001714:	615a      	str	r2, [r3, #20]
 8001716:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001718:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <MX_TIM11_Init+0x90>)
 800171a:	4a1e      	ldr	r2, [pc, #120]	; (8001794 <MX_TIM11_Init+0x94>)
 800171c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100;
 800171e:	4b1c      	ldr	r3, [pc, #112]	; (8001790 <MX_TIM11_Init+0x90>)
 8001720:	2264      	movs	r2, #100	; 0x64
 8001722:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001724:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <MX_TIM11_Init+0x90>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 100;
 800172a:	4b19      	ldr	r3, [pc, #100]	; (8001790 <MX_TIM11_Init+0x90>)
 800172c:	2264      	movs	r2, #100	; 0x64
 800172e:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001730:	4b17      	ldr	r3, [pc, #92]	; (8001790 <MX_TIM11_Init+0x90>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001736:	4b16      	ldr	r3, [pc, #88]	; (8001790 <MX_TIM11_Init+0x90>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800173c:	4814      	ldr	r0, [pc, #80]	; (8001790 <MX_TIM11_Init+0x90>)
 800173e:	f002 fce7 	bl	8004110 <HAL_TIM_Base_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM11_Init+0x4c>
  {
    Error_Handler();
 8001748:	f000 f974 	bl	8001a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800174c:	4810      	ldr	r0, [pc, #64]	; (8001790 <MX_TIM11_Init+0x90>)
 800174e:	f002 fd0a 	bl	8004166 <HAL_TIM_PWM_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM11_Init+0x5c>
  {
    Error_Handler();
 8001758:	f000 f96c 	bl	8001a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800175c:	2360      	movs	r3, #96	; 0x60
 800175e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2200      	movs	r2, #0
 8001770:	4619      	mov	r1, r3
 8001772:	4807      	ldr	r0, [pc, #28]	; (8001790 <MX_TIM11_Init+0x90>)
 8001774:	f002 fdaa 	bl	80042cc <HAL_TIM_PWM_ConfigChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM11_Init+0x82>
  {
    Error_Handler();
 800177e:	f000 f959 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8001782:	4803      	ldr	r0, [pc, #12]	; (8001790 <MX_TIM11_Init+0x90>)
 8001784:	f000 faf2 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 8001788:	bf00      	nop
 800178a:	3720      	adds	r7, #32
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000314 	.word	0x20000314
 8001794:	40014800 	.word	0x40014800

08001798 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800179c:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 800179e:	4a16      	ldr	r2, [pc, #88]	; (80017f8 <MX_USART1_UART_Init+0x60>)
 80017a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017a2:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017bc:	4b0d      	ldr	r3, [pc, #52]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017be:	220c      	movs	r2, #12
 80017c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c2:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c8:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ce:	4809      	ldr	r0, [pc, #36]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017d0:	f003 fa86 	bl	8004ce0 <HAL_UART_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017da:	f000 f92b 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  //Enable receive interrupt
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 80017de:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	68da      	ldr	r2, [r3, #12]
 80017e4:	4b03      	ldr	r3, [pc, #12]	; (80017f4 <MX_USART1_UART_Init+0x5c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f042 0220 	orr.w	r2, r2, #32
 80017ec:	60da      	str	r2, [r3, #12]
  //------------------------
  /* USER CODE END USART1_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200002d4 	.word	0x200002d4
 80017f8:	40011000 	.word	0x40011000

080017fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 8001802:	4a12      	ldr	r2, [pc, #72]	; (800184c <MX_USART2_UART_Init+0x50>)
 8001804:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 8001808:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800180c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800180e:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 800181c:	2200      	movs	r2, #0
 800181e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 8001822:	220c      	movs	r2, #12
 8001824:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001826:	4b08      	ldr	r3, [pc, #32]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 800182e:	2200      	movs	r2, #0
 8001830:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <MX_USART2_UART_Init+0x4c>)
 8001834:	f003 fa54 	bl	8004ce0 <HAL_UART_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800183e:	f000 f8f9 	bl	8001a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200003ec 	.word	0x200003ec
 800184c:	40004400 	.word	0x40004400

08001850 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	4b0c      	ldr	r3, [pc, #48]	; (800188c <MX_DMA_Init+0x3c>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	4a0b      	ldr	r2, [pc, #44]	; (800188c <MX_DMA_Init+0x3c>)
 8001860:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001864:	6313      	str	r3, [r2, #48]	; 0x30
 8001866:	4b09      	ldr	r3, [pc, #36]	; (800188c <MX_DMA_Init+0x3c>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 12, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	210c      	movs	r1, #12
 8001876:	203a      	movs	r0, #58	; 0x3a
 8001878:	f001 fa2b 	bl	8002cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800187c:	203a      	movs	r0, #58	; 0x3a
 800187e:	f001 fa44 	bl	8002d0a <HAL_NVIC_EnableIRQ>

}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023800 	.word	0x40023800

08001890 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	; 0x28
 8001894:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
 80018a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	613b      	str	r3, [r7, #16]
 80018aa:	4b31      	ldr	r3, [pc, #196]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a30      	ldr	r2, [pc, #192]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018b0:	f043 0304 	orr.w	r3, r3, #4
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b2e      	ldr	r3, [pc, #184]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0304 	and.w	r3, r3, #4
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	4b2a      	ldr	r3, [pc, #168]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a29      	ldr	r2, [pc, #164]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b27      	ldr	r3, [pc, #156]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	4b23      	ldr	r3, [pc, #140]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a22      	ldr	r2, [pc, #136]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b20      	ldr	r3, [pc, #128]	; (8001970 <MX_GPIO_Init+0xe0>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <MX_GPIO_Init+0xe0>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	4a1b      	ldr	r2, [pc, #108]	; (8001970 <MX_GPIO_Init+0xe0>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	6313      	str	r3, [r2, #48]	; 0x30
 800190a:	4b19      	ldr	r3, [pc, #100]	; (8001970 <MX_GPIO_Init+0xe0>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001916:	2201      	movs	r2, #1
 8001918:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800191c:	4815      	ldr	r0, [pc, #84]	; (8001974 <MX_GPIO_Init+0xe4>)
 800191e:	f001 ff3d 	bl	800379c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001922:	2201      	movs	r2, #1
 8001924:	2102      	movs	r1, #2
 8001926:	4814      	ldr	r0, [pc, #80]	; (8001978 <MX_GPIO_Init+0xe8>)
 8001928:	f001 ff38 	bl	800379c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800192c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001932:	2301      	movs	r3, #1
 8001934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193a:	2300      	movs	r3, #0
 800193c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	480b      	ldr	r0, [pc, #44]	; (8001974 <MX_GPIO_Init+0xe4>)
 8001946:	f001 fda7 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800194a:	2302      	movs	r3, #2
 800194c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194e:	2301      	movs	r3, #1
 8001950:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	; (8001978 <MX_GPIO_Init+0xe8>)
 8001962:	f001 fd99 	bl	8003498 <HAL_GPIO_Init>

}
 8001966:	bf00      	nop
 8001968:	3728      	adds	r7, #40	; 0x28
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800
 8001974:	40020800 	.word	0x40020800
 8001978:	40020400 	.word	0x40020400

0800197c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
	commandState = WAITING;
 8001984:	4b04      	ldr	r3, [pc, #16]	; (8001998 <HAL_UART_RxCpltCallback+0x1c>)
 8001986:	2201      	movs	r2, #1
 8001988:	701a      	strb	r2, [r3, #0]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	2000008f 	.word	0x2000008f

0800199c <initDevices>:

void initDevices(void) {
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
	multimeter_.source_ = 1;
 80019a2:	4b1e      	ldr	r3, [pc, #120]	; (8001a1c <initDevices+0x80>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	705a      	strb	r2, [r3, #1]
	multimeter_.state_ = STATE_OFF;
 80019a8:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <initDevices+0x80>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]

	waveGenerator_.phase_ = 0;
 80019ae:	4b1c      	ldr	r3, [pc, #112]	; (8001a20 <initDevices+0x84>)
 80019b0:	f04f 0200 	mov.w	r2, #0
 80019b4:	605a      	str	r2, [r3, #4]
	waveGenerator_.period_ = 0;
 80019b6:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <initDevices+0x84>)
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
	waveGenerator_.source_ = 1;
 80019be:	4b18      	ldr	r3, [pc, #96]	; (8001a20 <initDevices+0x84>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	701a      	strb	r2, [r3, #0]
	waveGenerator_.state = STATE_OFF;
 80019c4:	4b16      	ldr	r3, [pc, #88]	; (8001a20 <initDevices+0x84>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	705a      	strb	r2, [r3, #1]
	waveGenerator_.wave_ = SINE;
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <initDevices+0x84>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	709a      	strb	r2, [r3, #2]
	waveGenerator_.isWaiting_ = false;
 80019d0:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <initDevices+0x84>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	731a      	strb	r2, [r3, #12]

	oscilloscopeCh1_.state_ = STATE_OFF;
 80019d6:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <initDevices+0x88>)
 80019d8:	2200      	movs	r2, #0
 80019da:	701a      	strb	r2, [r3, #0]

	oscilloscopeCh2_.state_ = STATE_OFF;
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <initDevices+0x8c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]

	for(int iter = 0; iter < 5; iter++) {
 80019e2:	2300      	movs	r3, #0
 80019e4:	607b      	str	r3, [r7, #4]
 80019e6:	e00d      	b.n	8001a04 <initDevices+0x68>
		pwmGenerator_[iter].dutyCycle_ = 0;
 80019e8:	4a10      	ldr	r2, [pc, #64]	; (8001a2c <initDevices+0x90>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	4413      	add	r3, r2
 80019f0:	2200      	movs	r2, #0
 80019f2:	605a      	str	r2, [r3, #4]
		pwmGenerator_[iter].state_ = STATE_OFF;
 80019f4:	4a0d      	ldr	r2, [pc, #52]	; (8001a2c <initDevices+0x90>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2100      	movs	r1, #0
 80019fa:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
	for(int iter = 0; iter < 5; iter++) {
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3301      	adds	r3, #1
 8001a02:	607b      	str	r3, [r7, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	ddee      	ble.n	80019e8 <initDevices+0x4c>
	}

	commandState = FREE;
 8001a0a:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <initDevices+0x94>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	20000358 	.word	0x20000358
 8001a20:	2000039c 	.word	0x2000039c
 8001a24:	20000354 	.word	0x20000354
 8001a28:	200001e8 	.word	0x200001e8
 8001a2c:	2000042c 	.word	0x2000042c
 8001a30:	2000008f 	.word	0x2000008f

08001a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a38:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a3a:	e7fe      	b.n	8001a3a <Error_Handler+0x6>

08001a3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	607b      	str	r3, [r7, #4]
 8001a46:	4b10      	ldr	r3, [pc, #64]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	4a0f      	ldr	r2, [pc, #60]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a50:	6453      	str	r3, [r2, #68]	; 0x44
 8001a52:	4b0d      	ldr	r3, [pc, #52]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	603b      	str	r3, [r7, #0]
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	4a08      	ldr	r2, [pc, #32]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40023800 	.word	0x40023800

08001a8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	; 0x28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a17      	ldr	r2, [pc, #92]	; (8001b08 <HAL_ADC_MspInit+0x7c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d127      	bne.n	8001afe <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <HAL_ADC_MspInit+0x80>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab6:	4a15      	ldr	r2, [pc, #84]	; (8001b0c <HAL_ADC_MspInit+0x80>)
 8001ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001abc:	6453      	str	r3, [r2, #68]	; 0x44
 8001abe:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <HAL_ADC_MspInit+0x80>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <HAL_ADC_MspInit+0x80>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <HAL_ADC_MspInit+0x80>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_ADC_MspInit+0x80>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA5     ------> ADC1_IN5
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7;
 8001ae6:	23a3      	movs	r3, #163	; 0xa3
 8001ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aea:	2303      	movs	r3, #3
 8001aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af2:	f107 0314 	add.w	r3, r7, #20
 8001af6:	4619      	mov	r1, r3
 8001af8:	4805      	ldr	r0, [pc, #20]	; (8001b10 <HAL_ADC_MspInit+0x84>)
 8001afa:	f001 fccd 	bl	8003498 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001afe:	bf00      	nop
 8001b00:	3728      	adds	r7, #40	; 0x28
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40012000 	.word	0x40012000
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40020000 	.word	0x40020000

08001b14 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0b      	ldr	r2, [pc, #44]	; (8001b50 <HAL_CRC_MspInit+0x3c>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d10d      	bne.n	8001b42 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	4b0a      	ldr	r3, [pc, #40]	; (8001b54 <HAL_CRC_MspInit+0x40>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	4a09      	ldr	r2, [pc, #36]	; (8001b54 <HAL_CRC_MspInit+0x40>)
 8001b30:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b34:	6313      	str	r3, [r2, #48]	; 0x30
 8001b36:	4b07      	ldr	r3, [pc, #28]	; (8001b54 <HAL_CRC_MspInit+0x40>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	40023000 	.word	0x40023000
 8001b54:	40023800 	.word	0x40023800

08001b58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08c      	sub	sp, #48	; 0x30
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 031c 	add.w	r3, r7, #28
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a32      	ldr	r2, [pc, #200]	; (8001c40 <HAL_SPI_MspInit+0xe8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d12c      	bne.n	8001bd4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b82:	4a30      	ldr	r2, [pc, #192]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b88:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b92:	61bb      	str	r3, [r7, #24]
 8001b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	4b2a      	ldr	r3, [pc, #168]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	4a29      	ldr	r2, [pc, #164]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001ba0:	f043 0302 	orr.w	r3, r3, #2
 8001ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba6:	4b27      	ldr	r3, [pc, #156]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001bb2:	2328      	movs	r3, #40	; 0x28
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bc2:	2305      	movs	r3, #5
 8001bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc6:	f107 031c 	add.w	r3, r7, #28
 8001bca:	4619      	mov	r1, r3
 8001bcc:	481e      	ldr	r0, [pc, #120]	; (8001c48 <HAL_SPI_MspInit+0xf0>)
 8001bce:	f001 fc63 	bl	8003498 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001bd2:	e031      	b.n	8001c38 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_SPI_MspInit+0xf4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d12c      	bne.n	8001c38 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	4a17      	ldr	r2, [pc, #92]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bec:	6413      	str	r3, [r2, #64]	; 0x40
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	4a10      	ldr	r2, [pc, #64]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8001c16:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c24:	2303      	movs	r3, #3
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c28:	2305      	movs	r3, #5
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2c:	f107 031c 	add.w	r3, r7, #28
 8001c30:	4619      	mov	r1, r3
 8001c32:	4805      	ldr	r0, [pc, #20]	; (8001c48 <HAL_SPI_MspInit+0xf0>)
 8001c34:	f001 fc30 	bl	8003498 <HAL_GPIO_Init>
}
 8001c38:	bf00      	nop
 8001c3a:	3730      	adds	r7, #48	; 0x30
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40013000 	.word	0x40013000
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020400 	.word	0x40020400
 8001c4c:	40003800 	.word	0x40003800

08001c50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b089      	sub	sp, #36	; 0x24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a3d      	ldr	r2, [pc, #244]	; (8001d54 <HAL_TIM_Base_MspInit+0x104>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d10e      	bne.n	8001c80 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	61fb      	str	r3, [r7, #28]
 8001c66:	4b3c      	ldr	r3, [pc, #240]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6a:	4a3b      	ldr	r2, [pc, #236]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	6453      	str	r3, [r2, #68]	; 0x44
 8001c72:	4b39      	ldr	r3, [pc, #228]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	61fb      	str	r3, [r7, #28]
 8001c7c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001c7e:	e062      	b.n	8001d46 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM2)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c88:	d10e      	bne.n	8001ca8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61bb      	str	r3, [r7, #24]
 8001c8e:	4b32      	ldr	r3, [pc, #200]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4a31      	ldr	r2, [pc, #196]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9a:	4b2f      	ldr	r3, [pc, #188]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	61bb      	str	r3, [r7, #24]
 8001ca4:	69bb      	ldr	r3, [r7, #24]
}
 8001ca6:	e04e      	b.n	8001d46 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a2b      	ldr	r2, [pc, #172]	; (8001d5c <HAL_TIM_Base_MspInit+0x10c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d10e      	bne.n	8001cd0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	4b28      	ldr	r3, [pc, #160]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	4a27      	ldr	r2, [pc, #156]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc2:	4b25      	ldr	r3, [pc, #148]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	697b      	ldr	r3, [r7, #20]
}
 8001cce:	e03a      	b.n	8001d46 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a22      	ldr	r2, [pc, #136]	; (8001d60 <HAL_TIM_Base_MspInit+0x110>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d10e      	bne.n	8001cf8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b1e      	ldr	r3, [pc, #120]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	4a1d      	ldr	r2, [pc, #116]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cea:	4b1b      	ldr	r3, [pc, #108]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
}
 8001cf6:	e026      	b.n	8001d46 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM10)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a19      	ldr	r2, [pc, #100]	; (8001d64 <HAL_TIM_Base_MspInit+0x114>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d10e      	bne.n	8001d20 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0a:	4a13      	ldr	r2, [pc, #76]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d10:	6453      	str	r3, [r2, #68]	; 0x44
 8001d12:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
}
 8001d1e:	e012      	b.n	8001d46 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM11)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a10      	ldr	r2, [pc, #64]	; (8001d68 <HAL_TIM_Base_MspInit+0x118>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d10d      	bne.n	8001d46 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60bb      	str	r3, [r7, #8]
 8001d2e:	4b0a      	ldr	r3, [pc, #40]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d32:	4a09      	ldr	r2, [pc, #36]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d38:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3a:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <HAL_TIM_Base_MspInit+0x108>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	68bb      	ldr	r3, [r7, #8]
}
 8001d46:	bf00      	nop
 8001d48:	3724      	adds	r7, #36	; 0x24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	40010000 	.word	0x40010000
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	40000800 	.word	0x40000800
 8001d64:	40014400 	.word	0x40014400
 8001d68:	40014800 	.word	0x40014800

08001d6c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08e      	sub	sp, #56	; 0x38
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a6e      	ldr	r2, [pc, #440]	; (8001f44 <HAL_TIM_MspPostInit+0x1d8>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d11f      	bne.n	8001dce <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]
 8001d92:	4b6d      	ldr	r3, [pc, #436]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a6c      	ldr	r2, [pc, #432]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b6a      	ldr	r3, [pc, #424]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	623b      	str	r3, [r7, #32]
 8001da8:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001daa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	2300      	movs	r3, #0
 8001dba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4861      	ldr	r0, [pc, #388]	; (8001f4c <HAL_TIM_MspPostInit+0x1e0>)
 8001dc8:	f001 fb66 	bl	8003498 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8001dcc:	e0b5      	b.n	8001f3a <HAL_TIM_MspPostInit+0x1ce>
  else if(htim->Instance==TIM2)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dd6:	d11f      	bne.n	8001e18 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd8:	2300      	movs	r3, #0
 8001dda:	61fb      	str	r3, [r7, #28]
 8001ddc:	4b5a      	ldr	r3, [pc, #360]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	4a59      	ldr	r2, [pc, #356]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001de2:	f043 0301 	orr.w	r3, r3, #1
 8001de6:	6313      	str	r3, [r2, #48]	; 0x30
 8001de8:	4b57      	ldr	r3, [pc, #348]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	61fb      	str	r3, [r7, #28]
 8001df2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001df4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001df8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e02:	2300      	movs	r3, #0
 8001e04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e06:	2301      	movs	r3, #1
 8001e08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e0e:	4619      	mov	r1, r3
 8001e10:	484e      	ldr	r0, [pc, #312]	; (8001f4c <HAL_TIM_MspPostInit+0x1e0>)
 8001e12:	f001 fb41 	bl	8003498 <HAL_GPIO_Init>
}
 8001e16:	e090      	b.n	8001f3a <HAL_TIM_MspPostInit+0x1ce>
  else if(htim->Instance==TIM3)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a4c      	ldr	r2, [pc, #304]	; (8001f50 <HAL_TIM_MspPostInit+0x1e4>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d11e      	bne.n	8001e60 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	4b48      	ldr	r3, [pc, #288]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	4a47      	ldr	r2, [pc, #284]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	6313      	str	r3, [r2, #48]	; 0x30
 8001e32:	4b45      	ldr	r3, [pc, #276]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e3e:	2340      	movs	r3, #64	; 0x40
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e42:	2302      	movs	r3, #2
 8001e44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e56:	4619      	mov	r1, r3
 8001e58:	483c      	ldr	r0, [pc, #240]	; (8001f4c <HAL_TIM_MspPostInit+0x1e0>)
 8001e5a:	f001 fb1d 	bl	8003498 <HAL_GPIO_Init>
}
 8001e5e:	e06c      	b.n	8001f3a <HAL_TIM_MspPostInit+0x1ce>
  else if(htim->Instance==TIM4)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a3b      	ldr	r2, [pc, #236]	; (8001f54 <HAL_TIM_MspPostInit+0x1e8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d11e      	bne.n	8001ea8 <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	4b36      	ldr	r3, [pc, #216]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	4a35      	ldr	r2, [pc, #212]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7a:	4b33      	ldr	r3, [pc, #204]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e86:	2340      	movs	r3, #64	; 0x40
 8001e88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e92:	2300      	movs	r3, #0
 8001e94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e96:	2302      	movs	r3, #2
 8001e98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	482d      	ldr	r0, [pc, #180]	; (8001f58 <HAL_TIM_MspPostInit+0x1ec>)
 8001ea2:	f001 faf9 	bl	8003498 <HAL_GPIO_Init>
}
 8001ea6:	e048      	b.n	8001f3a <HAL_TIM_MspPostInit+0x1ce>
  else if(htim->Instance==TIM10)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a2b      	ldr	r2, [pc, #172]	; (8001f5c <HAL_TIM_MspPostInit+0x1f0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d11f      	bne.n	8001ef2 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	613b      	str	r3, [r7, #16]
 8001eb6:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a23      	ldr	r2, [pc, #140]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b21      	ldr	r3, [pc, #132]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ece:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2300      	movs	r3, #0
 8001ede:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ee8:	4619      	mov	r1, r3
 8001eea:	481b      	ldr	r0, [pc, #108]	; (8001f58 <HAL_TIM_MspPostInit+0x1ec>)
 8001eec:	f001 fad4 	bl	8003498 <HAL_GPIO_Init>
}
 8001ef0:	e023      	b.n	8001f3a <HAL_TIM_MspPostInit+0x1ce>
  else if(htim->Instance==TIM11)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a1a      	ldr	r2, [pc, #104]	; (8001f60 <HAL_TIM_MspPostInit+0x1f4>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d11e      	bne.n	8001f3a <HAL_TIM_MspPostInit+0x1ce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	4a10      	ldr	r2, [pc, #64]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001f06:	f043 0302 	orr.w	r3, r3, #2
 8001f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0c:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <HAL_TIM_MspPostInit+0x1dc>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f26:	2300      	movs	r3, #0
 8001f28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f32:	4619      	mov	r1, r3
 8001f34:	4808      	ldr	r0, [pc, #32]	; (8001f58 <HAL_TIM_MspPostInit+0x1ec>)
 8001f36:	f001 faaf 	bl	8003498 <HAL_GPIO_Init>
}
 8001f3a:	bf00      	nop
 8001f3c:	3738      	adds	r7, #56	; 0x38
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40010000 	.word	0x40010000
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020000 	.word	0x40020000
 8001f50:	40000400 	.word	0x40000400
 8001f54:	40000800 	.word	0x40000800
 8001f58:	40020400 	.word	0x40020400
 8001f5c:	40014400 	.word	0x40014400
 8001f60:	40014800 	.word	0x40014800

08001f64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08c      	sub	sp, #48	; 0x30
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f6c:	f107 031c 	add.w	r3, r7, #28
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
 8001f7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a4e      	ldr	r2, [pc, #312]	; (80020bc <HAL_UART_MspInit+0x158>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d165      	bne.n	8002052 <HAL_UART_MspInit+0xee>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	4b4d      	ldr	r3, [pc, #308]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8e:	4a4c      	ldr	r2, [pc, #304]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8001f90:	f043 0310 	orr.w	r3, r3, #16
 8001f94:	6453      	str	r3, [r2, #68]	; 0x44
 8001f96:	4b4a      	ldr	r3, [pc, #296]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	f003 0310 	and.w	r3, r3, #16
 8001f9e:	61bb      	str	r3, [r7, #24]
 8001fa0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	4b46      	ldr	r3, [pc, #280]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	4a45      	ldr	r2, [pc, #276]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb2:	4b43      	ldr	r3, [pc, #268]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	617b      	str	r3, [r7, #20]
 8001fbc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fbe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001fc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fd0:	2307      	movs	r3, #7
 8001fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd4:	f107 031c 	add.w	r3, r7, #28
 8001fd8:	4619      	mov	r1, r3
 8001fda:	483a      	ldr	r0, [pc, #232]	; (80020c4 <HAL_UART_MspInit+0x160>)
 8001fdc:	f001 fa5c 	bl	8003498 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001fe0:	4b39      	ldr	r3, [pc, #228]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8001fe2:	4a3a      	ldr	r2, [pc, #232]	; (80020cc <HAL_UART_MspInit+0x168>)
 8001fe4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001fe6:	4b38      	ldr	r3, [pc, #224]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8001fe8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fec:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fee:	4b36      	ldr	r3, [pc, #216]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ff4:	4b34      	ldr	r3, [pc, #208]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ffa:	4b33      	ldr	r3, [pc, #204]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8001ffc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002000:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002002:	4b31      	ldr	r3, [pc, #196]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8002004:	2200      	movs	r2, #0
 8002006:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002008:	4b2f      	ldr	r3, [pc, #188]	; (80020c8 <HAL_UART_MspInit+0x164>)
 800200a:	2200      	movs	r2, #0
 800200c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800200e:	4b2e      	ldr	r3, [pc, #184]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8002010:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002014:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002016:	4b2c      	ldr	r3, [pc, #176]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8002018:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800201c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800201e:	4b2a      	ldr	r3, [pc, #168]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8002020:	2200      	movs	r2, #0
 8002022:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002024:	4828      	ldr	r0, [pc, #160]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8002026:	f000 fea7 	bl	8002d78 <HAL_DMA_Init>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002030:	f7ff fd00 	bl	8001a34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a24      	ldr	r2, [pc, #144]	; (80020c8 <HAL_UART_MspInit+0x164>)
 8002038:	635a      	str	r2, [r3, #52]	; 0x34
 800203a:	4a23      	ldr	r2, [pc, #140]	; (80020c8 <HAL_UART_MspInit+0x164>)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002040:	2200      	movs	r2, #0
 8002042:	2100      	movs	r1, #0
 8002044:	2025      	movs	r0, #37	; 0x25
 8002046:	f000 fe44 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800204a:	2025      	movs	r0, #37	; 0x25
 800204c:	f000 fe5d 	bl	8002d0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002050:	e030      	b.n	80020b4 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART2)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a1e      	ldr	r2, [pc, #120]	; (80020d0 <HAL_UART_MspInit+0x16c>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d12b      	bne.n	80020b4 <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART2_CLK_ENABLE();
 800205c:	2300      	movs	r3, #0
 800205e:	613b      	str	r3, [r7, #16]
 8002060:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	4a16      	ldr	r2, [pc, #88]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8002066:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800206a:	6413      	str	r3, [r2, #64]	; 0x40
 800206c:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	4b10      	ldr	r3, [pc, #64]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 800207e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002080:	4a0f      	ldr	r2, [pc, #60]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	6313      	str	r3, [r2, #48]	; 0x30
 8002088:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <HAL_UART_MspInit+0x15c>)
 800208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002094:	230c      	movs	r3, #12
 8002096:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	2302      	movs	r3, #2
 800209a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a0:	2303      	movs	r3, #3
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020a4:	2307      	movs	r3, #7
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	4619      	mov	r1, r3
 80020ae:	4805      	ldr	r0, [pc, #20]	; (80020c4 <HAL_UART_MspInit+0x160>)
 80020b0:	f001 f9f2 	bl	8003498 <HAL_GPIO_Init>
}
 80020b4:	bf00      	nop
 80020b6:	3730      	adds	r7, #48	; 0x30
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40011000 	.word	0x40011000
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40020000 	.word	0x40020000
 80020c8:	20000274 	.word	0x20000274
 80020cc:	40026440 	.word	0x40026440
 80020d0:	40004400 	.word	0x40004400

080020d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d8:	e7fe      	b.n	80020d8 <NMI_Handler+0x4>

080020da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020de:	e7fe      	b.n	80020de <HardFault_Handler+0x4>

080020e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e4:	e7fe      	b.n	80020e4 <MemManage_Handler+0x4>

080020e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ea:	e7fe      	b.n	80020ea <BusFault_Handler+0x4>

080020ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <UsageFault_Handler+0x4>

080020f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002120:	f000 f8de 	bl	80022e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	bd80      	pop	{r7, pc}

08002128 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800212c:	4802      	ldr	r0, [pc, #8]	; (8002138 <USART1_IRQHandler+0x10>)
 800212e:	f002 ff3d 	bl	8004fac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200002d4 	.word	0x200002d4

0800213c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002140:	4802      	ldr	r0, [pc, #8]	; (800214c <DMA2_Stream2_IRQHandler+0x10>)
 8002142:	f000 ff41 	bl	8002fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000274 	.word	0x20000274

08002150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002158:	4a14      	ldr	r2, [pc, #80]	; (80021ac <_sbrk+0x5c>)
 800215a:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <_sbrk+0x60>)
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002164:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <_sbrk+0x64>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d102      	bne.n	8002172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800216c:	4b11      	ldr	r3, [pc, #68]	; (80021b4 <_sbrk+0x64>)
 800216e:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <_sbrk+0x68>)
 8002170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002172:	4b10      	ldr	r3, [pc, #64]	; (80021b4 <_sbrk+0x64>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	429a      	cmp	r2, r3
 800217e:	d207      	bcs.n	8002190 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002180:	f003 fdda 	bl	8005d38 <__errno>
 8002184:	4602      	mov	r2, r0
 8002186:	230c      	movs	r3, #12
 8002188:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800218a:	f04f 33ff 	mov.w	r3, #4294967295
 800218e:	e009      	b.n	80021a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002190:	4b08      	ldr	r3, [pc, #32]	; (80021b4 <_sbrk+0x64>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002196:	4b07      	ldr	r3, [pc, #28]	; (80021b4 <_sbrk+0x64>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	4a05      	ldr	r2, [pc, #20]	; (80021b4 <_sbrk+0x64>)
 80021a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021a2:	68fb      	ldr	r3, [r7, #12]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20020000 	.word	0x20020000
 80021b0:	00000400 	.word	0x00000400
 80021b4:	20000090 	.word	0x20000090
 80021b8:	20000460 	.word	0x20000460

080021bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021c0:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <SystemInit+0x28>)
 80021c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c6:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <SystemInit+0x28>)
 80021c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <SystemInit+0x28>)
 80021d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021d6:	609a      	str	r2, [r3, #8]
#endif
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	e000ed00 	.word	0xe000ed00

080021e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002220 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021ee:	e003      	b.n	80021f8 <LoopCopyDataInit>

080021f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021f0:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021f6:	3104      	adds	r1, #4

080021f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021f8:	480b      	ldr	r0, [pc, #44]	; (8002228 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021fa:	4b0c      	ldr	r3, [pc, #48]	; (800222c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002200:	d3f6      	bcc.n	80021f0 <CopyDataInit>
  ldr  r2, =_sbss
 8002202:	4a0b      	ldr	r2, [pc, #44]	; (8002230 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002204:	e002      	b.n	800220c <LoopFillZerobss>

08002206 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002206:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002208:	f842 3b04 	str.w	r3, [r2], #4

0800220c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800220c:	4b09      	ldr	r3, [pc, #36]	; (8002234 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800220e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002210:	d3f9      	bcc.n	8002206 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002212:	f7ff ffd3 	bl	80021bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002216:	f003 fd95 	bl	8005d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800221a:	f7fe fe5b 	bl	8000ed4 <main>
  bx  lr    
 800221e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002220:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002224:	08006640 	.word	0x08006640
  ldr  r0, =_sdata
 8002228:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800222c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8002230:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8002234:	2000045c 	.word	0x2000045c

08002238 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002238:	e7fe      	b.n	8002238 <ADC_IRQHandler>
	...

0800223c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002240:	4b0e      	ldr	r3, [pc, #56]	; (800227c <HAL_Init+0x40>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a0d      	ldr	r2, [pc, #52]	; (800227c <HAL_Init+0x40>)
 8002246:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800224a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_Init+0x40>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a0a      	ldr	r2, [pc, #40]	; (800227c <HAL_Init+0x40>)
 8002252:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002256:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <HAL_Init+0x40>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a07      	ldr	r2, [pc, #28]	; (800227c <HAL_Init+0x40>)
 800225e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002262:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002264:	2003      	movs	r0, #3
 8002266:	f000 fd29 	bl	8002cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800226a:	2000      	movs	r0, #0
 800226c:	f000 f808 	bl	8002280 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002270:	f7ff fbe4 	bl	8001a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023c00 	.word	0x40023c00

08002280 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <HAL_InitTick+0x54>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <HAL_InitTick+0x58>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	4619      	mov	r1, r3
 8002292:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002296:	fbb3 f3f1 	udiv	r3, r3, r1
 800229a:	fbb2 f3f3 	udiv	r3, r2, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	f000 fd41 	bl	8002d26 <HAL_SYSTICK_Config>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e00e      	b.n	80022cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b0f      	cmp	r3, #15
 80022b2:	d80a      	bhi.n	80022ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022b4:	2200      	movs	r2, #0
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	f04f 30ff 	mov.w	r0, #4294967295
 80022bc:	f000 fd09 	bl	8002cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022c0:	4a06      	ldr	r2, [pc, #24]	; (80022dc <HAL_InitTick+0x5c>)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
 80022c8:	e000      	b.n	80022cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20000000 	.word	0x20000000
 80022d8:	20000008 	.word	0x20000008
 80022dc:	20000004 	.word	0x20000004

080022e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <HAL_IncTick+0x20>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	461a      	mov	r2, r3
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <HAL_IncTick+0x24>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4413      	add	r3, r2
 80022f0:	4a04      	ldr	r2, [pc, #16]	; (8002304 <HAL_IncTick+0x24>)
 80022f2:	6013      	str	r3, [r2, #0]
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	20000008 	.word	0x20000008
 8002304:	20000454 	.word	0x20000454

08002308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return uwTick;
 800230c:	4b03      	ldr	r3, [pc, #12]	; (800231c <HAL_GetTick+0x14>)
 800230e:	681b      	ldr	r3, [r3, #0]
}
 8002310:	4618      	mov	r0, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	20000454 	.word	0x20000454

08002320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002328:	f7ff ffee 	bl	8002308 <HAL_GetTick>
 800232c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002338:	d005      	beq.n	8002346 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800233a:	4b09      	ldr	r3, [pc, #36]	; (8002360 <HAL_Delay+0x40>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	461a      	mov	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4413      	add	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002346:	bf00      	nop
 8002348:	f7ff ffde 	bl	8002308 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	429a      	cmp	r2, r3
 8002356:	d8f7      	bhi.n	8002348 <HAL_Delay+0x28>
  {
  }
}
 8002358:	bf00      	nop
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20000008 	.word	0x20000008

08002364 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e033      	b.n	80023e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237e:	2b00      	cmp	r3, #0
 8002380:	d109      	bne.n	8002396 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7ff fb82 	bl	8001a8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d118      	bne.n	80023d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023aa:	f023 0302 	bic.w	r3, r3, #2
 80023ae:	f043 0202 	orr.w	r2, r3, #2
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 fab4 	bl	8002924 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	f023 0303 	bic.w	r3, r3, #3
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	641a      	str	r2, [r3, #64]	; 0x40
 80023d2:	e001      	b.n	80023d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d101      	bne.n	8002406 <HAL_ADC_Start+0x1a>
 8002402:	2302      	movs	r3, #2
 8002404:	e08a      	b.n	800251c <HAL_ADC_Start+0x130>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	2b01      	cmp	r3, #1
 800241a:	d018      	beq.n	800244e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0201 	orr.w	r2, r2, #1
 800242a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800242c:	4b3e      	ldr	r3, [pc, #248]	; (8002528 <HAL_ADC_Start+0x13c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a3e      	ldr	r2, [pc, #248]	; (800252c <HAL_ADC_Start+0x140>)
 8002432:	fba2 2303 	umull	r2, r3, r2, r3
 8002436:	0c9a      	lsrs	r2, r3, #18
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002440:	e002      	b.n	8002448 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	3b01      	subs	r3, #1
 8002446:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f9      	bne.n	8002442 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b01      	cmp	r3, #1
 800245a:	d15e      	bne.n	800251a <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002464:	f023 0301 	bic.w	r3, r3, #1
 8002468:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247a:	2b00      	cmp	r3, #0
 800247c:	d007      	beq.n	800248e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002486:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800249a:	d106      	bne.n	80024aa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a0:	f023 0206 	bic.w	r2, r3, #6
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	645a      	str	r2, [r3, #68]	; 0x44
 80024a8:	e002      	b.n	80024b0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024b8:	4b1d      	ldr	r3, [pc, #116]	; (8002530 <HAL_ADC_Start+0x144>)
 80024ba:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80024c4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 031f 	and.w	r3, r3, #31
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10f      	bne.n	80024f2 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d11c      	bne.n	800251a <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	e013      	b.n	800251a <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a0f      	ldr	r2, [pc, #60]	; (8002534 <HAL_ADC_Start+0x148>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d10e      	bne.n	800251a <HAL_ADC_Start+0x12e>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d107      	bne.n	800251a <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002518:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	20000000 	.word	0x20000000
 800252c:	431bde83 	.word	0x431bde83
 8002530:	40012300 	.word	0x40012300
 8002534:	40012000 	.word	0x40012000

08002538 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002546:	2b01      	cmp	r3, #1
 8002548:	d101      	bne.n	800254e <HAL_ADC_Stop+0x16>
 800254a:	2302      	movs	r3, #2
 800254c:	e021      	b.n	8002592 <HAL_ADC_Stop+0x5a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f022 0201 	bic.w	r2, r2, #1
 8002564:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b00      	cmp	r3, #0
 8002572:	d109      	bne.n	8002588 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800257c:	f023 0301 	bic.w	r3, r3, #1
 8002580:	f043 0201 	orr.w	r2, r3, #1
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b084      	sub	sp, #16
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
 80025a6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025ba:	d113      	bne.n	80025e4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025ca:	d10b      	bne.n	80025e4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	f043 0220 	orr.w	r2, r3, #32
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e05c      	b.n	800269e <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80025e4:	f7ff fe90 	bl	8002308 <HAL_GetTick>
 80025e8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025ea:	e01a      	b.n	8002622 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f2:	d016      	beq.n	8002622 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d007      	beq.n	800260a <HAL_ADC_PollForConversion+0x6c>
 80025fa:	f7ff fe85 	bl	8002308 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	d20b      	bcs.n	8002622 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	f043 0204 	orr.w	r2, r3, #4
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e03d      	b.n	800269e <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b02      	cmp	r3, #2
 800262e:	d1dd      	bne.n	80025ec <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f06f 0212 	mvn.w	r2, #18
 8002638:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d123      	bne.n	800269c <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002658:	2b00      	cmp	r3, #0
 800265a:	d11f      	bne.n	800269c <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002662:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002666:	2b00      	cmp	r3, #0
 8002668:	d006      	beq.n	8002678 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002674:	2b00      	cmp	r3, #0
 8002676:	d111      	bne.n	800269c <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d105      	bne.n	800269c <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002694:	f043 0201 	orr.w	r2, r3, #1
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80026a6:	b480      	push	{r7}
 80026a8:	b083      	sub	sp, #12
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d101      	bne.n	80026dc <HAL_ADC_ConfigChannel+0x1c>
 80026d8:	2302      	movs	r3, #2
 80026da:	e113      	b.n	8002904 <HAL_ADC_ConfigChannel+0x244>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b09      	cmp	r3, #9
 80026ea:	d925      	bls.n	8002738 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68d9      	ldr	r1, [r3, #12]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	461a      	mov	r2, r3
 80026fa:	4613      	mov	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4413      	add	r3, r2
 8002700:	3b1e      	subs	r3, #30
 8002702:	2207      	movs	r2, #7
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43da      	mvns	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	400a      	ands	r2, r1
 8002710:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68d9      	ldr	r1, [r3, #12]
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	b29b      	uxth	r3, r3
 8002722:	4618      	mov	r0, r3
 8002724:	4603      	mov	r3, r0
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4403      	add	r3, r0
 800272a:	3b1e      	subs	r3, #30
 800272c:	409a      	lsls	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	e022      	b.n	800277e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6919      	ldr	r1, [r3, #16]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	461a      	mov	r2, r3
 8002746:	4613      	mov	r3, r2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	4413      	add	r3, r2
 800274c:	2207      	movs	r2, #7
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	400a      	ands	r2, r1
 800275a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6919      	ldr	r1, [r3, #16]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	689a      	ldr	r2, [r3, #8]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	b29b      	uxth	r3, r3
 800276c:	4618      	mov	r0, r3
 800276e:	4603      	mov	r3, r0
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4403      	add	r3, r0
 8002774:	409a      	lsls	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2b06      	cmp	r3, #6
 8002784:	d824      	bhi.n	80027d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	3b05      	subs	r3, #5
 8002798:	221f      	movs	r2, #31
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43da      	mvns	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	400a      	ands	r2, r1
 80027a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	4618      	mov	r0, r3
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	3b05      	subs	r3, #5
 80027c2:	fa00 f203 	lsl.w	r2, r0, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	635a      	str	r2, [r3, #52]	; 0x34
 80027ce:	e04c      	b.n	800286a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b0c      	cmp	r3, #12
 80027d6:	d824      	bhi.n	8002822 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	4613      	mov	r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	4413      	add	r3, r2
 80027e8:	3b23      	subs	r3, #35	; 0x23
 80027ea:	221f      	movs	r2, #31
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43da      	mvns	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	400a      	ands	r2, r1
 80027f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	b29b      	uxth	r3, r3
 8002806:	4618      	mov	r0, r3
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	3b23      	subs	r3, #35	; 0x23
 8002814:	fa00 f203 	lsl.w	r2, r0, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	631a      	str	r2, [r3, #48]	; 0x30
 8002820:	e023      	b.n	800286a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	4613      	mov	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	3b41      	subs	r3, #65	; 0x41
 8002834:	221f      	movs	r2, #31
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	400a      	ands	r2, r1
 8002842:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	4618      	mov	r0, r3
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	4613      	mov	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	3b41      	subs	r3, #65	; 0x41
 800285e:	fa00 f203 	lsl.w	r2, r0, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800286a:	4b29      	ldr	r3, [pc, #164]	; (8002910 <HAL_ADC_ConfigChannel+0x250>)
 800286c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a28      	ldr	r2, [pc, #160]	; (8002914 <HAL_ADC_ConfigChannel+0x254>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d10f      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1d8>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b12      	cmp	r3, #18
 800287e:	d10b      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a1d      	ldr	r2, [pc, #116]	; (8002914 <HAL_ADC_ConfigChannel+0x254>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d12b      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x23a>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a1c      	ldr	r2, [pc, #112]	; (8002918 <HAL_ADC_ConfigChannel+0x258>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d003      	beq.n	80028b4 <HAL_ADC_ConfigChannel+0x1f4>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b11      	cmp	r3, #17
 80028b2:	d122      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a11      	ldr	r2, [pc, #68]	; (8002918 <HAL_ADC_ConfigChannel+0x258>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d111      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028d6:	4b11      	ldr	r3, [pc, #68]	; (800291c <HAL_ADC_ConfigChannel+0x25c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a11      	ldr	r2, [pc, #68]	; (8002920 <HAL_ADC_ConfigChannel+0x260>)
 80028dc:	fba2 2303 	umull	r2, r3, r2, r3
 80028e0:	0c9a      	lsrs	r2, r3, #18
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028ec:	e002      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	3b01      	subs	r3, #1
 80028f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f9      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	40012300 	.word	0x40012300
 8002914:	40012000 	.word	0x40012000
 8002918:	10000012 	.word	0x10000012
 800291c:	20000000 	.word	0x20000000
 8002920:	431bde83 	.word	0x431bde83

08002924 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800292c:	4b79      	ldr	r3, [pc, #484]	; (8002b14 <ADC_Init+0x1f0>)
 800292e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	685a      	ldr	r2, [r3, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	431a      	orrs	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002958:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6859      	ldr	r1, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	021a      	lsls	r2, r3, #8
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800297c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6859      	ldr	r1, [r3, #4]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800299e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6899      	ldr	r1, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b6:	4a58      	ldr	r2, [pc, #352]	; (8002b18 <ADC_Init+0x1f4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d022      	beq.n	8002a02 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6899      	ldr	r1, [r3, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6899      	ldr	r1, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	e00f      	b.n	8002a22 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0202 	bic.w	r2, r2, #2
 8002a30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6899      	ldr	r1, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7e1b      	ldrb	r3, [r3, #24]
 8002a3c:	005a      	lsls	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d01b      	beq.n	8002a88 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6859      	ldr	r1, [r3, #4]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	035a      	lsls	r2, r3, #13
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	e007      	b.n	8002a98 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a96:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	051a      	lsls	r2, r3, #20
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002acc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6899      	ldr	r1, [r3, #8]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ada:	025a      	lsls	r2, r3, #9
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002af2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6899      	ldr	r1, [r3, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	029a      	lsls	r2, r3, #10
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	609a      	str	r2, [r3, #8]
}
 8002b08:	bf00      	nop
 8002b0a:	3714      	adds	r7, #20
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	40012300 	.word	0x40012300
 8002b18:	0f000001 	.word	0x0f000001

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db0b      	blt.n	8002baa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	4907      	ldr	r1, [pc, #28]	; (8002bb8 <__NVIC_EnableIRQ+0x38>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	095b      	lsrs	r3, r3, #5
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000e100 	.word	0xe000e100

08002bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	db0a      	blt.n	8002be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	490c      	ldr	r1, [pc, #48]	; (8002c08 <__NVIC_SetPriority+0x4c>)
 8002bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bda:	0112      	lsls	r2, r2, #4
 8002bdc:	b2d2      	uxtb	r2, r2
 8002bde:	440b      	add	r3, r1
 8002be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be4:	e00a      	b.n	8002bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4908      	ldr	r1, [pc, #32]	; (8002c0c <__NVIC_SetPriority+0x50>)
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	3b04      	subs	r3, #4
 8002bf4:	0112      	lsls	r2, r2, #4
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	761a      	strb	r2, [r3, #24]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	e000e100 	.word	0xe000e100
 8002c0c:	e000ed00 	.word	0xe000ed00

08002c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b089      	sub	sp, #36	; 0x24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f1c3 0307 	rsb	r3, r3, #7
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	bf28      	it	cs
 8002c2e:	2304      	movcs	r3, #4
 8002c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3304      	adds	r3, #4
 8002c36:	2b06      	cmp	r3, #6
 8002c38:	d902      	bls.n	8002c40 <NVIC_EncodePriority+0x30>
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3b03      	subs	r3, #3
 8002c3e:	e000      	b.n	8002c42 <NVIC_EncodePriority+0x32>
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c44:	f04f 32ff 	mov.w	r2, #4294967295
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	401a      	ands	r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c58:	f04f 31ff 	mov.w	r1, #4294967295
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c62:	43d9      	mvns	r1, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c68:	4313      	orrs	r3, r2
         );
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3724      	adds	r7, #36	; 0x24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
	...

08002c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c88:	d301      	bcc.n	8002c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00f      	b.n	8002cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c8e:	4a0a      	ldr	r2, [pc, #40]	; (8002cb8 <SysTick_Config+0x40>)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c96:	210f      	movs	r1, #15
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	f7ff ff8e 	bl	8002bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <SysTick_Config+0x40>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ca6:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <SysTick_Config+0x40>)
 8002ca8:	2207      	movs	r2, #7
 8002caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	e000e010 	.word	0xe000e010

08002cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7ff ff29 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	4603      	mov	r3, r0
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ce4:	f7ff ff3e 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	68b9      	ldr	r1, [r7, #8]
 8002cee:	6978      	ldr	r0, [r7, #20]
 8002cf0:	f7ff ff8e 	bl	8002c10 <NVIC_EncodePriority>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff5d 	bl	8002bbc <__NVIC_SetPriority>
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	4603      	mov	r3, r0
 8002d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff ff31 	bl	8002b80 <__NVIC_EnableIRQ>
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff ffa2 	bl	8002c78 <SysTick_Config>
 8002d34:	4603      	mov	r3, r0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b082      	sub	sp, #8
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d101      	bne.n	8002d50 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e00e      	b.n	8002d6e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	795b      	ldrb	r3, [r3, #5]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d105      	bne.n	8002d66 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7fe fed7 	bl	8001b14 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
	...

08002d78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d84:	f7ff fac0 	bl	8002308 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e099      	b.n	8002ec8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0201 	bic.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002db4:	e00f      	b.n	8002dd6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002db6:	f7ff faa7 	bl	8002308 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b05      	cmp	r3, #5
 8002dc2:	d908      	bls.n	8002dd6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2203      	movs	r2, #3
 8002dce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e078      	b.n	8002ec8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1e8      	bne.n	8002db6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002dec:	697a      	ldr	r2, [r7, #20]
 8002dee:	4b38      	ldr	r3, [pc, #224]	; (8002ed0 <HAL_DMA_Init+0x158>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	d107      	bne.n	8002e40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	f023 0307 	bic.w	r3, r3, #7
 8002e56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d117      	bne.n	8002e9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00e      	beq.n	8002e9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 fa91 	bl	80033a4 <DMA_CheckFifoParam>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d008      	beq.n	8002e9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2240      	movs	r2, #64	; 0x40
 8002e8c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e96:	2301      	movs	r3, #1
 8002e98:	e016      	b.n	8002ec8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 fa48 	bl	8003338 <DMA_CalcBaseAndBitshift>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb0:	223f      	movs	r2, #63	; 0x3f
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	f010803f 	.word	0xf010803f

08002ed4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_DMA_Start_IT+0x26>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e040      	b.n	8002f7c <HAL_DMA_Start_IT+0xa8>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d12f      	bne.n	8002f6e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2202      	movs	r2, #2
 8002f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f9da 	bl	80032dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2c:	223f      	movs	r2, #63	; 0x3f
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f042 0216 	orr.w	r2, r2, #22
 8002f42:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d007      	beq.n	8002f5c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0208 	orr.w	r2, r2, #8
 8002f5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e005      	b.n	8002f7a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f76:	2302      	movs	r3, #2
 8002f78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d004      	beq.n	8002fa2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2280      	movs	r2, #128	; 0x80
 8002f9c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e00c      	b.n	8002fbc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2205      	movs	r2, #5
 8002fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0201 	bic.w	r2, r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fd4:	4b92      	ldr	r3, [pc, #584]	; (8003220 <HAL_DMA_IRQHandler+0x258>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a92      	ldr	r2, [pc, #584]	; (8003224 <HAL_DMA_IRQHandler+0x25c>)
 8002fda:	fba2 2303 	umull	r2, r3, r2, r3
 8002fde:	0a9b      	lsrs	r3, r3, #10
 8002fe0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	409a      	lsls	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d01a      	beq.n	8003034 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b00      	cmp	r3, #0
 800300a:	d013      	beq.n	8003034 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0204 	bic.w	r2, r2, #4
 800301a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003020:	2208      	movs	r2, #8
 8003022:	409a      	lsls	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302c:	f043 0201 	orr.w	r2, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003038:	2201      	movs	r2, #1
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d012      	beq.n	800306a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00b      	beq.n	800306a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003056:	2201      	movs	r2, #1
 8003058:	409a      	lsls	r2, r3
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003062:	f043 0202 	orr.w	r2, r3, #2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306e:	2204      	movs	r2, #4
 8003070:	409a      	lsls	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4013      	ands	r3, r2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d012      	beq.n	80030a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00b      	beq.n	80030a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308c:	2204      	movs	r2, #4
 800308e:	409a      	lsls	r2, r3
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003098:	f043 0204 	orr.w	r2, r3, #4
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a4:	2210      	movs	r2, #16
 80030a6:	409a      	lsls	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d043      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d03c      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c2:	2210      	movs	r2, #16
 80030c4:	409a      	lsls	r2, r3
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d018      	beq.n	800310a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d108      	bne.n	80030f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d024      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	4798      	blx	r3
 80030f6:	e01f      	b.n	8003138 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d01b      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	4798      	blx	r3
 8003108:	e016      	b.n	8003138 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003114:	2b00      	cmp	r3, #0
 8003116:	d107      	bne.n	8003128 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0208 	bic.w	r2, r2, #8
 8003126:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313c:	2220      	movs	r2, #32
 800313e:	409a      	lsls	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 808e 	beq.w	8003266 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 8086 	beq.w	8003266 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315e:	2220      	movs	r2, #32
 8003160:	409a      	lsls	r2, r3
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b05      	cmp	r3, #5
 8003170:	d136      	bne.n	80031e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0216 	bic.w	r2, r2, #22
 8003180:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695a      	ldr	r2, [r3, #20]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003190:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d103      	bne.n	80031a2 <HAL_DMA_IRQHandler+0x1da>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d007      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0208 	bic.w	r2, r2, #8
 80031b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b6:	223f      	movs	r2, #63	; 0x3f
 80031b8:	409a      	lsls	r2, r3
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d07d      	beq.n	80032d2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	4798      	blx	r3
        }
        return;
 80031de:	e078      	b.n	80032d2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d01c      	beq.n	8003228 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d108      	bne.n	800320e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003200:	2b00      	cmp	r3, #0
 8003202:	d030      	beq.n	8003266 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	4798      	blx	r3
 800320c:	e02b      	b.n	8003266 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003212:	2b00      	cmp	r3, #0
 8003214:	d027      	beq.n	8003266 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	4798      	blx	r3
 800321e:	e022      	b.n	8003266 <HAL_DMA_IRQHandler+0x29e>
 8003220:	20000000 	.word	0x20000000
 8003224:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10f      	bne.n	8003256 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0210 	bic.w	r2, r2, #16
 8003244:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326a:	2b00      	cmp	r3, #0
 800326c:	d032      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d022      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2205      	movs	r2, #5
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0201 	bic.w	r2, r2, #1
 8003290:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	3301      	adds	r3, #1
 8003296:	60bb      	str	r3, [r7, #8]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	429a      	cmp	r2, r3
 800329c:	d307      	bcc.n	80032ae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1f2      	bne.n	8003292 <HAL_DMA_IRQHandler+0x2ca>
 80032ac:	e000      	b.n	80032b0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80032ae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	4798      	blx	r3
 80032d0:	e000      	b.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80032d2:	bf00      	nop
    }
  }
}
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop

080032dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	683a      	ldr	r2, [r7, #0]
 8003300:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b40      	cmp	r3, #64	; 0x40
 8003308:	d108      	bne.n	800331c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68ba      	ldr	r2, [r7, #8]
 8003318:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800331a:	e007      	b.n	800332c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	60da      	str	r2, [r3, #12]
}
 800332c:	bf00      	nop
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	3b10      	subs	r3, #16
 8003348:	4a14      	ldr	r2, [pc, #80]	; (800339c <DMA_CalcBaseAndBitshift+0x64>)
 800334a:	fba2 2303 	umull	r2, r3, r2, r3
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003352:	4a13      	ldr	r2, [pc, #76]	; (80033a0 <DMA_CalcBaseAndBitshift+0x68>)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4413      	add	r3, r2
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	461a      	mov	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2b03      	cmp	r3, #3
 8003364:	d909      	bls.n	800337a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800336e:	f023 0303 	bic.w	r3, r3, #3
 8003372:	1d1a      	adds	r2, r3, #4
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	; 0x58
 8003378:	e007      	b.n	800338a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003382:	f023 0303 	bic.w	r3, r3, #3
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	aaaaaaab 	.word	0xaaaaaaab
 80033a0:	080065f4 	.word	0x080065f4

080033a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033ac:	2300      	movs	r3, #0
 80033ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d11f      	bne.n	80033fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d855      	bhi.n	8003470 <DMA_CheckFifoParam+0xcc>
 80033c4:	a201      	add	r2, pc, #4	; (adr r2, 80033cc <DMA_CheckFifoParam+0x28>)
 80033c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ca:	bf00      	nop
 80033cc:	080033dd 	.word	0x080033dd
 80033d0:	080033ef 	.word	0x080033ef
 80033d4:	080033dd 	.word	0x080033dd
 80033d8:	08003471 	.word	0x08003471
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d045      	beq.n	8003474 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ec:	e042      	b.n	8003474 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033f6:	d13f      	bne.n	8003478 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fc:	e03c      	b.n	8003478 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003406:	d121      	bne.n	800344c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b03      	cmp	r3, #3
 800340c:	d836      	bhi.n	800347c <DMA_CheckFifoParam+0xd8>
 800340e:	a201      	add	r2, pc, #4	; (adr r2, 8003414 <DMA_CheckFifoParam+0x70>)
 8003410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003414:	08003425 	.word	0x08003425
 8003418:	0800342b 	.word	0x0800342b
 800341c:	08003425 	.word	0x08003425
 8003420:	0800343d 	.word	0x0800343d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	73fb      	strb	r3, [r7, #15]
      break;
 8003428:	e02f      	b.n	800348a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d024      	beq.n	8003480 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800343a:	e021      	b.n	8003480 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003444:	d11e      	bne.n	8003484 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800344a:	e01b      	b.n	8003484 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b02      	cmp	r3, #2
 8003450:	d902      	bls.n	8003458 <DMA_CheckFifoParam+0xb4>
 8003452:	2b03      	cmp	r3, #3
 8003454:	d003      	beq.n	800345e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003456:	e018      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
      break;
 800345c:	e015      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003462:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00e      	beq.n	8003488 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
      break;
 800346e:	e00b      	b.n	8003488 <DMA_CheckFifoParam+0xe4>
      break;
 8003470:	bf00      	nop
 8003472:	e00a      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003474:	bf00      	nop
 8003476:	e008      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003478:	bf00      	nop
 800347a:	e006      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 800347c:	bf00      	nop
 800347e:	e004      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003480:	bf00      	nop
 8003482:	e002      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;   
 8003484:	bf00      	nop
 8003486:	e000      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003488:	bf00      	nop
    }
  } 
  
  return status; 
 800348a:	7bfb      	ldrb	r3, [r7, #15]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003498:	b480      	push	{r7}
 800349a:	b089      	sub	sp, #36	; 0x24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ae:	2300      	movs	r3, #0
 80034b0:	61fb      	str	r3, [r7, #28]
 80034b2:	e159      	b.n	8003768 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034b4:	2201      	movs	r2, #1
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4013      	ands	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	f040 8148 	bne.w	8003762 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d00b      	beq.n	80034f2 <HAL_GPIO_Init+0x5a>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d007      	beq.n	80034f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034e6:	2b11      	cmp	r3, #17
 80034e8:	d003      	beq.n	80034f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b12      	cmp	r3, #18
 80034f0:	d130      	bne.n	8003554 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	2203      	movs	r2, #3
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43db      	mvns	r3, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4013      	ands	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	4313      	orrs	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003528:	2201      	movs	r2, #1
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4013      	ands	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	091b      	lsrs	r3, r3, #4
 800353e:	f003 0201 	and.w	r2, r3, #1
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	2203      	movs	r2, #3
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4013      	ands	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	005b      	lsls	r3, r3, #1
 8003574:	fa02 f303 	lsl.w	r3, r2, r3
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	4313      	orrs	r3, r2
 800357c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	2b02      	cmp	r3, #2
 800358a:	d003      	beq.n	8003594 <HAL_GPIO_Init+0xfc>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	2b12      	cmp	r3, #18
 8003592:	d123      	bne.n	80035dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	08da      	lsrs	r2, r3, #3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3208      	adds	r2, #8
 800359c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	220f      	movs	r2, #15
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	08da      	lsrs	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3208      	adds	r2, #8
 80035d6:	69b9      	ldr	r1, [r7, #24]
 80035d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	2203      	movs	r2, #3
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4013      	ands	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0203 	and.w	r2, r3, #3
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 80a2 	beq.w	8003762 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	4b56      	ldr	r3, [pc, #344]	; (800377c <HAL_GPIO_Init+0x2e4>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	4a55      	ldr	r2, [pc, #340]	; (800377c <HAL_GPIO_Init+0x2e4>)
 8003628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800362c:	6453      	str	r3, [r2, #68]	; 0x44
 800362e:	4b53      	ldr	r3, [pc, #332]	; (800377c <HAL_GPIO_Init+0x2e4>)
 8003630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800363a:	4a51      	ldr	r2, [pc, #324]	; (8003780 <HAL_GPIO_Init+0x2e8>)
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	089b      	lsrs	r3, r3, #2
 8003640:	3302      	adds	r3, #2
 8003642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	220f      	movs	r2, #15
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	43db      	mvns	r3, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4013      	ands	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a48      	ldr	r2, [pc, #288]	; (8003784 <HAL_GPIO_Init+0x2ec>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d019      	beq.n	800369a <HAL_GPIO_Init+0x202>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a47      	ldr	r2, [pc, #284]	; (8003788 <HAL_GPIO_Init+0x2f0>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d013      	beq.n	8003696 <HAL_GPIO_Init+0x1fe>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a46      	ldr	r2, [pc, #280]	; (800378c <HAL_GPIO_Init+0x2f4>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d00d      	beq.n	8003692 <HAL_GPIO_Init+0x1fa>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a45      	ldr	r2, [pc, #276]	; (8003790 <HAL_GPIO_Init+0x2f8>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d007      	beq.n	800368e <HAL_GPIO_Init+0x1f6>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a44      	ldr	r2, [pc, #272]	; (8003794 <HAL_GPIO_Init+0x2fc>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d101      	bne.n	800368a <HAL_GPIO_Init+0x1f2>
 8003686:	2304      	movs	r3, #4
 8003688:	e008      	b.n	800369c <HAL_GPIO_Init+0x204>
 800368a:	2307      	movs	r3, #7
 800368c:	e006      	b.n	800369c <HAL_GPIO_Init+0x204>
 800368e:	2303      	movs	r3, #3
 8003690:	e004      	b.n	800369c <HAL_GPIO_Init+0x204>
 8003692:	2302      	movs	r3, #2
 8003694:	e002      	b.n	800369c <HAL_GPIO_Init+0x204>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <HAL_GPIO_Init+0x204>
 800369a:	2300      	movs	r3, #0
 800369c:	69fa      	ldr	r2, [r7, #28]
 800369e:	f002 0203 	and.w	r2, r2, #3
 80036a2:	0092      	lsls	r2, r2, #2
 80036a4:	4093      	lsls	r3, r2
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036ac:	4934      	ldr	r1, [pc, #208]	; (8003780 <HAL_GPIO_Init+0x2e8>)
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	089b      	lsrs	r3, r3, #2
 80036b2:	3302      	adds	r3, #2
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ba:	4b37      	ldr	r3, [pc, #220]	; (8003798 <HAL_GPIO_Init+0x300>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	43db      	mvns	r3, r3
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	4013      	ands	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036de:	4a2e      	ldr	r2, [pc, #184]	; (8003798 <HAL_GPIO_Init+0x300>)
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80036e4:	4b2c      	ldr	r3, [pc, #176]	; (8003798 <HAL_GPIO_Init+0x300>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003708:	4a23      	ldr	r2, [pc, #140]	; (8003798 <HAL_GPIO_Init+0x300>)
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800370e:	4b22      	ldr	r3, [pc, #136]	; (8003798 <HAL_GPIO_Init+0x300>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	43db      	mvns	r3, r3
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	4013      	ands	r3, r2
 800371c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	4313      	orrs	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003732:	4a19      	ldr	r2, [pc, #100]	; (8003798 <HAL_GPIO_Init+0x300>)
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003738:	4b17      	ldr	r3, [pc, #92]	; (8003798 <HAL_GPIO_Init+0x300>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	43db      	mvns	r3, r3
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4013      	ands	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	4313      	orrs	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800375c:	4a0e      	ldr	r2, [pc, #56]	; (8003798 <HAL_GPIO_Init+0x300>)
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	3301      	adds	r3, #1
 8003766:	61fb      	str	r3, [r7, #28]
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	2b0f      	cmp	r3, #15
 800376c:	f67f aea2 	bls.w	80034b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003770:	bf00      	nop
 8003772:	3724      	adds	r7, #36	; 0x24
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	40023800 	.word	0x40023800
 8003780:	40013800 	.word	0x40013800
 8003784:	40020000 	.word	0x40020000
 8003788:	40020400 	.word	0x40020400
 800378c:	40020800 	.word	0x40020800
 8003790:	40020c00 	.word	0x40020c00
 8003794:	40021000 	.word	0x40021000
 8003798:	40013c00 	.word	0x40013c00

0800379c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	460b      	mov	r3, r1
 80037a6:	807b      	strh	r3, [r7, #2]
 80037a8:	4613      	mov	r3, r2
 80037aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037ac:	787b      	ldrb	r3, [r7, #1]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037b2:	887a      	ldrh	r2, [r7, #2]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037b8:	e003      	b.n	80037c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ba:	887b      	ldrh	r3, [r7, #2]
 80037bc:	041a      	lsls	r2, r3, #16
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	619a      	str	r2, [r3, #24]
}
 80037c2:	bf00      	nop
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
	...

080037d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e25b      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d075      	beq.n	80038da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037ee:	4ba3      	ldr	r3, [pc, #652]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 030c 	and.w	r3, r3, #12
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d00c      	beq.n	8003814 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037fa:	4ba0      	ldr	r3, [pc, #640]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003802:	2b08      	cmp	r3, #8
 8003804:	d112      	bne.n	800382c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003806:	4b9d      	ldr	r3, [pc, #628]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800380e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003812:	d10b      	bne.n	800382c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003814:	4b99      	ldr	r3, [pc, #612]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d05b      	beq.n	80038d8 <HAL_RCC_OscConfig+0x108>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d157      	bne.n	80038d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e236      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003834:	d106      	bne.n	8003844 <HAL_RCC_OscConfig+0x74>
 8003836:	4b91      	ldr	r3, [pc, #580]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a90      	ldr	r2, [pc, #576]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800383c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	e01d      	b.n	8003880 <HAL_RCC_OscConfig+0xb0>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800384c:	d10c      	bne.n	8003868 <HAL_RCC_OscConfig+0x98>
 800384e:	4b8b      	ldr	r3, [pc, #556]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a8a      	ldr	r2, [pc, #552]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003854:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003858:	6013      	str	r3, [r2, #0]
 800385a:	4b88      	ldr	r3, [pc, #544]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a87      	ldr	r2, [pc, #540]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003864:	6013      	str	r3, [r2, #0]
 8003866:	e00b      	b.n	8003880 <HAL_RCC_OscConfig+0xb0>
 8003868:	4b84      	ldr	r3, [pc, #528]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a83      	ldr	r2, [pc, #524]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800386e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003872:	6013      	str	r3, [r2, #0]
 8003874:	4b81      	ldr	r3, [pc, #516]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a80      	ldr	r2, [pc, #512]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800387a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800387e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d013      	beq.n	80038b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003888:	f7fe fd3e 	bl	8002308 <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003890:	f7fe fd3a 	bl	8002308 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b64      	cmp	r3, #100	; 0x64
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e1fb      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038a2:	4b76      	ldr	r3, [pc, #472]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d0f0      	beq.n	8003890 <HAL_RCC_OscConfig+0xc0>
 80038ae:	e014      	b.n	80038da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b0:	f7fe fd2a 	bl	8002308 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038b8:	f7fe fd26 	bl	8002308 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b64      	cmp	r3, #100	; 0x64
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e1e7      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ca:	4b6c      	ldr	r3, [pc, #432]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCC_OscConfig+0xe8>
 80038d6:	e000      	b.n	80038da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d063      	beq.n	80039ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038e6:	4b65      	ldr	r3, [pc, #404]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 030c 	and.w	r3, r3, #12
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00b      	beq.n	800390a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038f2:	4b62      	ldr	r3, [pc, #392]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d11c      	bne.n	8003938 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038fe:	4b5f      	ldr	r3, [pc, #380]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d116      	bne.n	8003938 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800390a:	4b5c      	ldr	r3, [pc, #368]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d005      	beq.n	8003922 <HAL_RCC_OscConfig+0x152>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d001      	beq.n	8003922 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e1bb      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003922:	4b56      	ldr	r3, [pc, #344]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	4952      	ldr	r1, [pc, #328]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003932:	4313      	orrs	r3, r2
 8003934:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003936:	e03a      	b.n	80039ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d020      	beq.n	8003982 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003940:	4b4f      	ldr	r3, [pc, #316]	; (8003a80 <HAL_RCC_OscConfig+0x2b0>)
 8003942:	2201      	movs	r2, #1
 8003944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003946:	f7fe fcdf 	bl	8002308 <HAL_GetTick>
 800394a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800394e:	f7fe fcdb 	bl	8002308 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e19c      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003960:	4b46      	ldr	r3, [pc, #280]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0f0      	beq.n	800394e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800396c:	4b43      	ldr	r3, [pc, #268]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	4940      	ldr	r1, [pc, #256]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 800397c:	4313      	orrs	r3, r2
 800397e:	600b      	str	r3, [r1, #0]
 8003980:	e015      	b.n	80039ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003982:	4b3f      	ldr	r3, [pc, #252]	; (8003a80 <HAL_RCC_OscConfig+0x2b0>)
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003988:	f7fe fcbe 	bl	8002308 <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003990:	f7fe fcba 	bl	8002308 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e17b      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039a2:	4b36      	ldr	r3, [pc, #216]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1f0      	bne.n	8003990 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d030      	beq.n	8003a1c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d016      	beq.n	80039f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039c2:	4b30      	ldr	r3, [pc, #192]	; (8003a84 <HAL_RCC_OscConfig+0x2b4>)
 80039c4:	2201      	movs	r2, #1
 80039c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c8:	f7fe fc9e 	bl	8002308 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039d0:	f7fe fc9a 	bl	8002308 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e15b      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039e2:	4b26      	ldr	r3, [pc, #152]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 80039e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0f0      	beq.n	80039d0 <HAL_RCC_OscConfig+0x200>
 80039ee:	e015      	b.n	8003a1c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039f0:	4b24      	ldr	r3, [pc, #144]	; (8003a84 <HAL_RCC_OscConfig+0x2b4>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039f6:	f7fe fc87 	bl	8002308 <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039fc:	e008      	b.n	8003a10 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039fe:	f7fe fc83 	bl	8002308 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e144      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a10:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003a12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1f0      	bne.n	80039fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 80a0 	beq.w	8003b6a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a2e:	4b13      	ldr	r3, [pc, #76]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10f      	bne.n	8003a5a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	4b0f      	ldr	r3, [pc, #60]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	4a0e      	ldr	r2, [pc, #56]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a48:	6413      	str	r3, [r2, #64]	; 0x40
 8003a4a:	4b0c      	ldr	r3, [pc, #48]	; (8003a7c <HAL_RCC_OscConfig+0x2ac>)
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a52:	60bb      	str	r3, [r7, #8]
 8003a54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a56:	2301      	movs	r3, #1
 8003a58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	; (8003a88 <HAL_RCC_OscConfig+0x2b8>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d121      	bne.n	8003aaa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a66:	4b08      	ldr	r3, [pc, #32]	; (8003a88 <HAL_RCC_OscConfig+0x2b8>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a07      	ldr	r2, [pc, #28]	; (8003a88 <HAL_RCC_OscConfig+0x2b8>)
 8003a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a72:	f7fe fc49 	bl	8002308 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a78:	e011      	b.n	8003a9e <HAL_RCC_OscConfig+0x2ce>
 8003a7a:	bf00      	nop
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	42470000 	.word	0x42470000
 8003a84:	42470e80 	.word	0x42470e80
 8003a88:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a8c:	f7fe fc3c 	bl	8002308 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e0fd      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a9e:	4b81      	ldr	r3, [pc, #516]	; (8003ca4 <HAL_RCC_OscConfig+0x4d4>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0f0      	beq.n	8003a8c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d106      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x2f0>
 8003ab2:	4b7d      	ldr	r3, [pc, #500]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab6:	4a7c      	ldr	r2, [pc, #496]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	6713      	str	r3, [r2, #112]	; 0x70
 8003abe:	e01c      	b.n	8003afa <HAL_RCC_OscConfig+0x32a>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2b05      	cmp	r3, #5
 8003ac6:	d10c      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x312>
 8003ac8:	4b77      	ldr	r3, [pc, #476]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003acc:	4a76      	ldr	r2, [pc, #472]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003ace:	f043 0304 	orr.w	r3, r3, #4
 8003ad2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ad4:	4b74      	ldr	r3, [pc, #464]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad8:	4a73      	ldr	r2, [pc, #460]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	6713      	str	r3, [r2, #112]	; 0x70
 8003ae0:	e00b      	b.n	8003afa <HAL_RCC_OscConfig+0x32a>
 8003ae2:	4b71      	ldr	r3, [pc, #452]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae6:	4a70      	ldr	r2, [pc, #448]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003ae8:	f023 0301 	bic.w	r3, r3, #1
 8003aec:	6713      	str	r3, [r2, #112]	; 0x70
 8003aee:	4b6e      	ldr	r3, [pc, #440]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af2:	4a6d      	ldr	r2, [pc, #436]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003af4:	f023 0304 	bic.w	r3, r3, #4
 8003af8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d015      	beq.n	8003b2e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b02:	f7fe fc01 	bl	8002308 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b08:	e00a      	b.n	8003b20 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b0a:	f7fe fbfd 	bl	8002308 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e0bc      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b20:	4b61      	ldr	r3, [pc, #388]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0ee      	beq.n	8003b0a <HAL_RCC_OscConfig+0x33a>
 8003b2c:	e014      	b.n	8003b58 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b2e:	f7fe fbeb 	bl	8002308 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b34:	e00a      	b.n	8003b4c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b36:	f7fe fbe7 	bl	8002308 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e0a6      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b4c:	4b56      	ldr	r3, [pc, #344]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1ee      	bne.n	8003b36 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b58:	7dfb      	ldrb	r3, [r7, #23]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d105      	bne.n	8003b6a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b5e:	4b52      	ldr	r3, [pc, #328]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	4a51      	ldr	r2, [pc, #324]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003b64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 8092 	beq.w	8003c98 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b74:	4b4c      	ldr	r3, [pc, #304]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d05c      	beq.n	8003c3a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d141      	bne.n	8003c0c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b88:	4b48      	ldr	r3, [pc, #288]	; (8003cac <HAL_RCC_OscConfig+0x4dc>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b8e:	f7fe fbbb 	bl	8002308 <HAL_GetTick>
 8003b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b94:	e008      	b.n	8003ba8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b96:	f7fe fbb7 	bl	8002308 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d901      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e078      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ba8:	4b3f      	ldr	r3, [pc, #252]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1f0      	bne.n	8003b96 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	69da      	ldr	r2, [r3, #28]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc2:	019b      	lsls	r3, r3, #6
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	041b      	lsls	r3, r3, #16
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	061b      	lsls	r3, r3, #24
 8003bd8:	4933      	ldr	r1, [pc, #204]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bde:	4b33      	ldr	r3, [pc, #204]	; (8003cac <HAL_RCC_OscConfig+0x4dc>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be4:	f7fe fb90 	bl	8002308 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bec:	f7fe fb8c 	bl	8002308 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e04d      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bfe:	4b2a      	ldr	r3, [pc, #168]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0f0      	beq.n	8003bec <HAL_RCC_OscConfig+0x41c>
 8003c0a:	e045      	b.n	8003c98 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c0c:	4b27      	ldr	r3, [pc, #156]	; (8003cac <HAL_RCC_OscConfig+0x4dc>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c12:	f7fe fb79 	bl	8002308 <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c18:	e008      	b.n	8003c2c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c1a:	f7fe fb75 	bl	8002308 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d901      	bls.n	8003c2c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e036      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2c:	4b1e      	ldr	r3, [pc, #120]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1f0      	bne.n	8003c1a <HAL_RCC_OscConfig+0x44a>
 8003c38:	e02e      	b.n	8003c98 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e029      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c46:	4b18      	ldr	r3, [pc, #96]	; (8003ca8 <HAL_RCC_OscConfig+0x4d8>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d11c      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d115      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c6e:	4013      	ands	r3, r2
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d10d      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d106      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d001      	beq.n	8003c98 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e000      	b.n	8003c9a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	40007000 	.word	0x40007000
 8003ca8:	40023800 	.word	0x40023800
 8003cac:	42470060 	.word	0x42470060

08003cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e0cc      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cc4:	4b68      	ldr	r3, [pc, #416]	; (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 030f 	and.w	r3, r3, #15
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d90c      	bls.n	8003cec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd2:	4b65      	ldr	r3, [pc, #404]	; (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cda:	4b63      	ldr	r3, [pc, #396]	; (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d001      	beq.n	8003cec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e0b8      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d020      	beq.n	8003d3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0304 	and.w	r3, r3, #4
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d04:	4b59      	ldr	r3, [pc, #356]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	4a58      	ldr	r2, [pc, #352]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d005      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d1c:	4b53      	ldr	r3, [pc, #332]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	4a52      	ldr	r2, [pc, #328]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d28:	4b50      	ldr	r3, [pc, #320]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	494d      	ldr	r1, [pc, #308]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d044      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d107      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d4e:	4b47      	ldr	r3, [pc, #284]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d119      	bne.n	8003d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e07f      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d003      	beq.n	8003d6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d6a:	2b03      	cmp	r3, #3
 8003d6c:	d107      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d6e:	4b3f      	ldr	r3, [pc, #252]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d109      	bne.n	8003d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e06f      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7e:	4b3b      	ldr	r3, [pc, #236]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e067      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d8e:	4b37      	ldr	r3, [pc, #220]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f023 0203 	bic.w	r2, r3, #3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	4934      	ldr	r1, [pc, #208]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003da0:	f7fe fab2 	bl	8002308 <HAL_GetTick>
 8003da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da6:	e00a      	b.n	8003dbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003da8:	f7fe faae 	bl	8002308 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e04f      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dbe:	4b2b      	ldr	r3, [pc, #172]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 020c 	and.w	r2, r3, #12
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d1eb      	bne.n	8003da8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003dd0:	4b25      	ldr	r3, [pc, #148]	; (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 030f 	and.w	r3, r3, #15
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d20c      	bcs.n	8003df8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dde:	4b22      	ldr	r3, [pc, #136]	; (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de6:	4b20      	ldr	r3, [pc, #128]	; (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d001      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e032      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d008      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e04:	4b19      	ldr	r3, [pc, #100]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4916      	ldr	r1, [pc, #88]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d009      	beq.n	8003e36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e22:	4b12      	ldr	r3, [pc, #72]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	490e      	ldr	r1, [pc, #56]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e36:	f000 f821 	bl	8003e7c <HAL_RCC_GetSysClockFreq>
 8003e3a:	4601      	mov	r1, r0
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	; (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	091b      	lsrs	r3, r3, #4
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	4a0a      	ldr	r2, [pc, #40]	; (8003e70 <HAL_RCC_ClockConfig+0x1c0>)
 8003e48:	5cd3      	ldrb	r3, [r2, r3]
 8003e4a:	fa21 f303 	lsr.w	r3, r1, r3
 8003e4e:	4a09      	ldr	r2, [pc, #36]	; (8003e74 <HAL_RCC_ClockConfig+0x1c4>)
 8003e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e52:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <HAL_RCC_ClockConfig+0x1c8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fe fa12 	bl	8002280 <HAL_InitTick>

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40023c00 	.word	0x40023c00
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	080065dc 	.word	0x080065dc
 8003e74:	20000000 	.word	0x20000000
 8003e78:	20000004 	.word	0x20000004

08003e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	607b      	str	r3, [r7, #4]
 8003e86:	2300      	movs	r3, #0
 8003e88:	60fb      	str	r3, [r7, #12]
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e92:	4b50      	ldr	r3, [pc, #320]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f003 030c 	and.w	r3, r3, #12
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d007      	beq.n	8003eae <HAL_RCC_GetSysClockFreq+0x32>
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d008      	beq.n	8003eb4 <HAL_RCC_GetSysClockFreq+0x38>
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f040 808d 	bne.w	8003fc2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ea8:	4b4b      	ldr	r3, [pc, #300]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003eaa:	60bb      	str	r3, [r7, #8]
       break;
 8003eac:	e08c      	b.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003eae:	4b4b      	ldr	r3, [pc, #300]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x160>)
 8003eb0:	60bb      	str	r3, [r7, #8]
      break;
 8003eb2:	e089      	b.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003eb4:	4b47      	ldr	r3, [pc, #284]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ebc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ebe:	4b45      	ldr	r3, [pc, #276]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d023      	beq.n	8003f12 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eca:	4b42      	ldr	r3, [pc, #264]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	099b      	lsrs	r3, r3, #6
 8003ed0:	f04f 0400 	mov.w	r4, #0
 8003ed4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003ed8:	f04f 0200 	mov.w	r2, #0
 8003edc:	ea03 0501 	and.w	r5, r3, r1
 8003ee0:	ea04 0602 	and.w	r6, r4, r2
 8003ee4:	4a3d      	ldr	r2, [pc, #244]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x160>)
 8003ee6:	fb02 f106 	mul.w	r1, r2, r6
 8003eea:	2200      	movs	r2, #0
 8003eec:	fb02 f205 	mul.w	r2, r2, r5
 8003ef0:	440a      	add	r2, r1
 8003ef2:	493a      	ldr	r1, [pc, #232]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x160>)
 8003ef4:	fba5 0101 	umull	r0, r1, r5, r1
 8003ef8:	1853      	adds	r3, r2, r1
 8003efa:	4619      	mov	r1, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f04f 0400 	mov.w	r4, #0
 8003f02:	461a      	mov	r2, r3
 8003f04:	4623      	mov	r3, r4
 8003f06:	f7fc f9c3 	bl	8000290 <__aeabi_uldivmod>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	460c      	mov	r4, r1
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	e049      	b.n	8003fa6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f12:	4b30      	ldr	r3, [pc, #192]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	099b      	lsrs	r3, r3, #6
 8003f18:	f04f 0400 	mov.w	r4, #0
 8003f1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	ea03 0501 	and.w	r5, r3, r1
 8003f28:	ea04 0602 	and.w	r6, r4, r2
 8003f2c:	4629      	mov	r1, r5
 8003f2e:	4632      	mov	r2, r6
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	f04f 0400 	mov.w	r4, #0
 8003f38:	0154      	lsls	r4, r2, #5
 8003f3a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003f3e:	014b      	lsls	r3, r1, #5
 8003f40:	4619      	mov	r1, r3
 8003f42:	4622      	mov	r2, r4
 8003f44:	1b49      	subs	r1, r1, r5
 8003f46:	eb62 0206 	sbc.w	r2, r2, r6
 8003f4a:	f04f 0300 	mov.w	r3, #0
 8003f4e:	f04f 0400 	mov.w	r4, #0
 8003f52:	0194      	lsls	r4, r2, #6
 8003f54:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003f58:	018b      	lsls	r3, r1, #6
 8003f5a:	1a5b      	subs	r3, r3, r1
 8003f5c:	eb64 0402 	sbc.w	r4, r4, r2
 8003f60:	f04f 0100 	mov.w	r1, #0
 8003f64:	f04f 0200 	mov.w	r2, #0
 8003f68:	00e2      	lsls	r2, r4, #3
 8003f6a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003f6e:	00d9      	lsls	r1, r3, #3
 8003f70:	460b      	mov	r3, r1
 8003f72:	4614      	mov	r4, r2
 8003f74:	195b      	adds	r3, r3, r5
 8003f76:	eb44 0406 	adc.w	r4, r4, r6
 8003f7a:	f04f 0100 	mov.w	r1, #0
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	02a2      	lsls	r2, r4, #10
 8003f84:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003f88:	0299      	lsls	r1, r3, #10
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4614      	mov	r4, r2
 8003f8e:	4618      	mov	r0, r3
 8003f90:	4621      	mov	r1, r4
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f04f 0400 	mov.w	r4, #0
 8003f98:	461a      	mov	r2, r3
 8003f9a:	4623      	mov	r3, r4
 8003f9c:	f7fc f978 	bl	8000290 <__aeabi_uldivmod>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	460c      	mov	r4, r1
 8003fa4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fa6:	4b0b      	ldr	r3, [pc, #44]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	0c1b      	lsrs	r3, r3, #16
 8003fac:	f003 0303 	and.w	r3, r3, #3
 8003fb0:	3301      	adds	r3, #1
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbe:	60bb      	str	r3, [r7, #8]
      break;
 8003fc0:	e002      	b.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fc2:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003fc4:	60bb      	str	r3, [r7, #8]
      break;
 8003fc6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fc8:	68bb      	ldr	r3, [r7, #8]
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3714      	adds	r7, #20
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	00f42400 	.word	0x00f42400
 8003fdc:	017d7840 	.word	0x017d7840

08003fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fe4:	4b03      	ldr	r3, [pc, #12]	; (8003ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	20000000 	.word	0x20000000

08003ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ffc:	f7ff fff0 	bl	8003fe0 <HAL_RCC_GetHCLKFreq>
 8004000:	4601      	mov	r1, r0
 8004002:	4b05      	ldr	r3, [pc, #20]	; (8004018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	0a9b      	lsrs	r3, r3, #10
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	4a03      	ldr	r2, [pc, #12]	; (800401c <HAL_RCC_GetPCLK1Freq+0x24>)
 800400e:	5cd3      	ldrb	r3, [r2, r3]
 8004010:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004014:	4618      	mov	r0, r3
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40023800 	.word	0x40023800
 800401c:	080065ec 	.word	0x080065ec

08004020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004024:	f7ff ffdc 	bl	8003fe0 <HAL_RCC_GetHCLKFreq>
 8004028:	4601      	mov	r1, r0
 800402a:	4b05      	ldr	r3, [pc, #20]	; (8004040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	0b5b      	lsrs	r3, r3, #13
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	4a03      	ldr	r2, [pc, #12]	; (8004044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004036:	5cd3      	ldrb	r3, [r2, r3]
 8004038:	fa21 f303 	lsr.w	r3, r1, r3
}
 800403c:	4618      	mov	r0, r3
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40023800 	.word	0x40023800
 8004044:	080065ec 	.word	0x080065ec

08004048 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e056      	b.n	8004108 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d106      	bne.n	800407a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7fd fd6f 	bl	8001b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2202      	movs	r2, #2
 800407e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004090:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	431a      	orrs	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	431a      	orrs	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	69db      	ldr	r3, [r3, #28]
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	ea42 0103 	orr.w	r1, r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	0c1b      	lsrs	r3, r3, #16
 80040d8:	f003 0104 	and.w	r1, r3, #4
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	430a      	orrs	r2, r1
 80040e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69da      	ldr	r2, [r3, #28]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e01d      	b.n	800415e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d106      	bne.n	800413c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7fd fd8a 	bl	8001c50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3304      	adds	r3, #4
 800414c:	4619      	mov	r1, r3
 800414e:	4610      	mov	r0, r2
 8004150:	f000 fa3a 	bl	80045c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b082      	sub	sp, #8
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e01d      	b.n	80041b4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d106      	bne.n	8004192 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 f815 	bl	80041bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2202      	movs	r2, #2
 8004196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	3304      	adds	r3, #4
 80041a2:	4619      	mov	r1, r3
 80041a4:	4610      	mov	r0, r2
 80041a6:	f000 fa0f 	bl	80045c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2201      	movs	r2, #1
 80041e0:	6839      	ldr	r1, [r7, #0]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 fc96 	bl	8004b14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a10      	ldr	r2, [pc, #64]	; (8004230 <HAL_TIM_PWM_Start+0x60>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d107      	bne.n	8004202 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004200:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2b06      	cmp	r3, #6
 8004212:	d007      	beq.n	8004224 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0201 	orr.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	40010000 	.word	0x40010000

08004234 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2200      	movs	r2, #0
 8004244:	6839      	ldr	r1, [r7, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fc64 	bl	8004b14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a1d      	ldr	r2, [pc, #116]	; (80042c8 <HAL_TIM_PWM_Stop+0x94>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d117      	bne.n	8004286 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	6a1a      	ldr	r2, [r3, #32]
 800425c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004260:	4013      	ands	r3, r2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10f      	bne.n	8004286 <HAL_TIM_PWM_Stop+0x52>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6a1a      	ldr	r2, [r3, #32]
 800426c:	f240 4344 	movw	r3, #1092	; 0x444
 8004270:	4013      	ands	r3, r2
 8004272:	2b00      	cmp	r3, #0
 8004274:	d107      	bne.n	8004286 <HAL_TIM_PWM_Stop+0x52>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004284:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6a1a      	ldr	r2, [r3, #32]
 800428c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004290:	4013      	ands	r3, r2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d10f      	bne.n	80042b6 <HAL_TIM_PWM_Stop+0x82>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6a1a      	ldr	r2, [r3, #32]
 800429c:	f240 4344 	movw	r3, #1092	; 0x444
 80042a0:	4013      	ands	r3, r2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d107      	bne.n	80042b6 <HAL_TIM_PWM_Stop+0x82>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0201 	bic.w	r2, r2, #1
 80042b4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3708      	adds	r7, #8
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40010000 	.word	0x40010000

080042cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d101      	bne.n	80042e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80042e2:	2302      	movs	r3, #2
 80042e4:	e0b4      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x184>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2202      	movs	r2, #2
 80042f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b0c      	cmp	r3, #12
 80042fa:	f200 809f 	bhi.w	800443c <HAL_TIM_PWM_ConfigChannel+0x170>
 80042fe:	a201      	add	r2, pc, #4	; (adr r2, 8004304 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004304:	08004339 	.word	0x08004339
 8004308:	0800443d 	.word	0x0800443d
 800430c:	0800443d 	.word	0x0800443d
 8004310:	0800443d 	.word	0x0800443d
 8004314:	08004379 	.word	0x08004379
 8004318:	0800443d 	.word	0x0800443d
 800431c:	0800443d 	.word	0x0800443d
 8004320:	0800443d 	.word	0x0800443d
 8004324:	080043bb 	.word	0x080043bb
 8004328:	0800443d 	.word	0x0800443d
 800432c:	0800443d 	.word	0x0800443d
 8004330:	0800443d 	.word	0x0800443d
 8004334:	080043fb 	.word	0x080043fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68b9      	ldr	r1, [r7, #8]
 800433e:	4618      	mov	r0, r3
 8004340:	f000 f9c2 	bl	80046c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699a      	ldr	r2, [r3, #24]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0208 	orr.w	r2, r2, #8
 8004352:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	699a      	ldr	r2, [r3, #24]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0204 	bic.w	r2, r2, #4
 8004362:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6999      	ldr	r1, [r3, #24]
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	619a      	str	r2, [r3, #24]
      break;
 8004376:	e062      	b.n	800443e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68b9      	ldr	r1, [r7, #8]
 800437e:	4618      	mov	r0, r3
 8004380:	f000 fa08 	bl	8004794 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699a      	ldr	r2, [r3, #24]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004392:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699a      	ldr	r2, [r3, #24]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6999      	ldr	r1, [r3, #24]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	021a      	lsls	r2, r3, #8
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	619a      	str	r2, [r3, #24]
      break;
 80043b8:	e041      	b.n	800443e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68b9      	ldr	r1, [r7, #8]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fa53 	bl	800486c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	69da      	ldr	r2, [r3, #28]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f042 0208 	orr.w	r2, r2, #8
 80043d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	69da      	ldr	r2, [r3, #28]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 0204 	bic.w	r2, r2, #4
 80043e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	69d9      	ldr	r1, [r3, #28]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	691a      	ldr	r2, [r3, #16]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	430a      	orrs	r2, r1
 80043f6:	61da      	str	r2, [r3, #28]
      break;
 80043f8:	e021      	b.n	800443e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68b9      	ldr	r1, [r7, #8]
 8004400:	4618      	mov	r0, r3
 8004402:	f000 fa9d 	bl	8004940 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	69da      	ldr	r2, [r3, #28]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004414:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69da      	ldr	r2, [r3, #28]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004424:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	69d9      	ldr	r1, [r3, #28]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	021a      	lsls	r2, r3, #8
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	61da      	str	r2, [r3, #28]
      break;
 800443a:	e000      	b.n	800443e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800443c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_TIM_ConfigClockSource+0x18>
 800446c:	2302      	movs	r3, #2
 800446e:	e0a6      	b.n	80045be <HAL_TIM_ConfigClockSource+0x166>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800448e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004496:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b40      	cmp	r3, #64	; 0x40
 80044a6:	d067      	beq.n	8004578 <HAL_TIM_ConfigClockSource+0x120>
 80044a8:	2b40      	cmp	r3, #64	; 0x40
 80044aa:	d80b      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x6c>
 80044ac:	2b10      	cmp	r3, #16
 80044ae:	d073      	beq.n	8004598 <HAL_TIM_ConfigClockSource+0x140>
 80044b0:	2b10      	cmp	r3, #16
 80044b2:	d802      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x62>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d06f      	beq.n	8004598 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80044b8:	e078      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80044ba:	2b20      	cmp	r3, #32
 80044bc:	d06c      	beq.n	8004598 <HAL_TIM_ConfigClockSource+0x140>
 80044be:	2b30      	cmp	r3, #48	; 0x30
 80044c0:	d06a      	beq.n	8004598 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80044c2:	e073      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80044c4:	2b70      	cmp	r3, #112	; 0x70
 80044c6:	d00d      	beq.n	80044e4 <HAL_TIM_ConfigClockSource+0x8c>
 80044c8:	2b70      	cmp	r3, #112	; 0x70
 80044ca:	d804      	bhi.n	80044d6 <HAL_TIM_ConfigClockSource+0x7e>
 80044cc:	2b50      	cmp	r3, #80	; 0x50
 80044ce:	d033      	beq.n	8004538 <HAL_TIM_ConfigClockSource+0xe0>
 80044d0:	2b60      	cmp	r3, #96	; 0x60
 80044d2:	d041      	beq.n	8004558 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80044d4:	e06a      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80044d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044da:	d066      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0x152>
 80044dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044e0:	d017      	beq.n	8004512 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80044e2:	e063      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	6899      	ldr	r1, [r3, #8]
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	f000 faee 	bl	8004ad4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004506:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	609a      	str	r2, [r3, #8]
      break;
 8004510:	e04c      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	6899      	ldr	r1, [r3, #8]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f000 fad7 	bl	8004ad4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004534:	609a      	str	r2, [r3, #8]
      break;
 8004536:	e039      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6818      	ldr	r0, [r3, #0]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	6859      	ldr	r1, [r3, #4]
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	461a      	mov	r2, r3
 8004546:	f000 fa4b 	bl	80049e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2150      	movs	r1, #80	; 0x50
 8004550:	4618      	mov	r0, r3
 8004552:	f000 faa4 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 8004556:	e029      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6818      	ldr	r0, [r3, #0]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	6859      	ldr	r1, [r3, #4]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	461a      	mov	r2, r3
 8004566:	f000 fa6a 	bl	8004a3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2160      	movs	r1, #96	; 0x60
 8004570:	4618      	mov	r0, r3
 8004572:	f000 fa94 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 8004576:	e019      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6818      	ldr	r0, [r3, #0]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	6859      	ldr	r1, [r3, #4]
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	461a      	mov	r2, r3
 8004586:	f000 fa2b 	bl	80049e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2140      	movs	r1, #64	; 0x40
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fa84 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 8004596:	e009      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4619      	mov	r1, r3
 80045a2:	4610      	mov	r0, r2
 80045a4:	f000 fa7b 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 80045a8:	e000      	b.n	80045ac <HAL_TIM_ConfigClockSource+0x154>
      break;
 80045aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
	...

080045c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a34      	ldr	r2, [pc, #208]	; (80046ac <TIM_Base_SetConfig+0xe4>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00f      	beq.n	8004600 <TIM_Base_SetConfig+0x38>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045e6:	d00b      	beq.n	8004600 <TIM_Base_SetConfig+0x38>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a31      	ldr	r2, [pc, #196]	; (80046b0 <TIM_Base_SetConfig+0xe8>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d007      	beq.n	8004600 <TIM_Base_SetConfig+0x38>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4a30      	ldr	r2, [pc, #192]	; (80046b4 <TIM_Base_SetConfig+0xec>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d003      	beq.n	8004600 <TIM_Base_SetConfig+0x38>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a2f      	ldr	r2, [pc, #188]	; (80046b8 <TIM_Base_SetConfig+0xf0>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d108      	bne.n	8004612 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004606:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	4313      	orrs	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a25      	ldr	r2, [pc, #148]	; (80046ac <TIM_Base_SetConfig+0xe4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d01b      	beq.n	8004652 <TIM_Base_SetConfig+0x8a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004620:	d017      	beq.n	8004652 <TIM_Base_SetConfig+0x8a>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a22      	ldr	r2, [pc, #136]	; (80046b0 <TIM_Base_SetConfig+0xe8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d013      	beq.n	8004652 <TIM_Base_SetConfig+0x8a>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a21      	ldr	r2, [pc, #132]	; (80046b4 <TIM_Base_SetConfig+0xec>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d00f      	beq.n	8004652 <TIM_Base_SetConfig+0x8a>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a20      	ldr	r2, [pc, #128]	; (80046b8 <TIM_Base_SetConfig+0xf0>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d00b      	beq.n	8004652 <TIM_Base_SetConfig+0x8a>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a1f      	ldr	r2, [pc, #124]	; (80046bc <TIM_Base_SetConfig+0xf4>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d007      	beq.n	8004652 <TIM_Base_SetConfig+0x8a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a1e      	ldr	r2, [pc, #120]	; (80046c0 <TIM_Base_SetConfig+0xf8>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d003      	beq.n	8004652 <TIM_Base_SetConfig+0x8a>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a1d      	ldr	r2, [pc, #116]	; (80046c4 <TIM_Base_SetConfig+0xfc>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d108      	bne.n	8004664 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	4313      	orrs	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	4313      	orrs	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a08      	ldr	r2, [pc, #32]	; (80046ac <TIM_Base_SetConfig+0xe4>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d103      	bne.n	8004698 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	691a      	ldr	r2, [r3, #16]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	615a      	str	r2, [r3, #20]
}
 800469e:	bf00      	nop
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	40010000 	.word	0x40010000
 80046b0:	40000400 	.word	0x40000400
 80046b4:	40000800 	.word	0x40000800
 80046b8:	40000c00 	.word	0x40000c00
 80046bc:	40014000 	.word	0x40014000
 80046c0:	40014400 	.word	0x40014400
 80046c4:	40014800 	.word	0x40014800

080046c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b087      	sub	sp, #28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	f023 0201 	bic.w	r2, r3, #1
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f023 0303 	bic.w	r3, r3, #3
 80046fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68fa      	ldr	r2, [r7, #12]
 8004706:	4313      	orrs	r3, r2
 8004708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f023 0302 	bic.w	r3, r3, #2
 8004710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	4313      	orrs	r3, r2
 800471a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a1c      	ldr	r2, [pc, #112]	; (8004790 <TIM_OC1_SetConfig+0xc8>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d10c      	bne.n	800473e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f023 0308 	bic.w	r3, r3, #8
 800472a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	4313      	orrs	r3, r2
 8004734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	f023 0304 	bic.w	r3, r3, #4
 800473c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a13      	ldr	r2, [pc, #76]	; (8004790 <TIM_OC1_SetConfig+0xc8>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d111      	bne.n	800476a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800474c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	4313      	orrs	r3, r2
 800475e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	4313      	orrs	r3, r2
 8004768:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	621a      	str	r2, [r3, #32]
}
 8004784:	bf00      	nop
 8004786:	371c      	adds	r7, #28
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	40010000 	.word	0x40010000

08004794 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	f023 0210 	bic.w	r2, r3, #16
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	021b      	lsls	r3, r3, #8
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	f023 0320 	bic.w	r3, r3, #32
 80047de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	011b      	lsls	r3, r3, #4
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a1e      	ldr	r2, [pc, #120]	; (8004868 <TIM_OC2_SetConfig+0xd4>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d10d      	bne.n	8004810 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	4313      	orrs	r3, r2
 8004806:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800480e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a15      	ldr	r2, [pc, #84]	; (8004868 <TIM_OC2_SetConfig+0xd4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d113      	bne.n	8004840 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800481e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004826:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	4313      	orrs	r3, r2
 800483e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	621a      	str	r2, [r3, #32]
}
 800485a:	bf00      	nop
 800485c:	371c      	adds	r7, #28
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40010000 	.word	0x40010000

0800486c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800486c:	b480      	push	{r7}
 800486e:	b087      	sub	sp, #28
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800489a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f023 0303 	bic.w	r3, r3, #3
 80048a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	021b      	lsls	r3, r3, #8
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	4313      	orrs	r3, r2
 80048c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a1d      	ldr	r2, [pc, #116]	; (800493c <TIM_OC3_SetConfig+0xd0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d10d      	bne.n	80048e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	021b      	lsls	r3, r3, #8
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a14      	ldr	r2, [pc, #80]	; (800493c <TIM_OC3_SetConfig+0xd0>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d113      	bne.n	8004916 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	4313      	orrs	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	011b      	lsls	r3, r3, #4
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	4313      	orrs	r3, r2
 8004914:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	621a      	str	r2, [r3, #32]
}
 8004930:	bf00      	nop
 8004932:	371c      	adds	r7, #28
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	40010000 	.word	0x40010000

08004940 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004940:	b480      	push	{r7}
 8004942:	b087      	sub	sp, #28
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
 800495a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800496e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004976:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	021b      	lsls	r3, r3, #8
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	4313      	orrs	r3, r2
 8004982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800498a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	031b      	lsls	r3, r3, #12
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a10      	ldr	r2, [pc, #64]	; (80049dc <TIM_OC4_SetConfig+0x9c>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d109      	bne.n	80049b4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80049a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	019b      	lsls	r3, r3, #6
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	621a      	str	r2, [r3, #32]
}
 80049ce:	bf00      	nop
 80049d0:	371c      	adds	r7, #28
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	40010000 	.word	0x40010000

080049e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	f023 0201 	bic.w	r2, r3, #1
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	693a      	ldr	r2, [r7, #16]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	f023 030a 	bic.w	r3, r3, #10
 8004a1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	621a      	str	r2, [r3, #32]
}
 8004a32:	bf00      	nop
 8004a34:	371c      	adds	r7, #28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b087      	sub	sp, #28
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	60f8      	str	r0, [r7, #12]
 8004a46:	60b9      	str	r1, [r7, #8]
 8004a48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	f023 0210 	bic.w	r2, r3, #16
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	031b      	lsls	r3, r3, #12
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	621a      	str	r2, [r3, #32]
}
 8004a92:	bf00      	nop
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b085      	sub	sp, #20
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ab4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	f043 0307 	orr.w	r3, r3, #7
 8004ac0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	609a      	str	r2, [r3, #8]
}
 8004ac8:	bf00      	nop
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
 8004ae0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	021a      	lsls	r2, r3, #8
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	431a      	orrs	r2, r3
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	697a      	ldr	r2, [r7, #20]
 8004b06:	609a      	str	r2, [r3, #8]
}
 8004b08:	bf00      	nop
 8004b0a:	371c      	adds	r7, #28
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f003 031f 	and.w	r3, r3, #31
 8004b26:	2201      	movs	r2, #1
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a1a      	ldr	r2, [r3, #32]
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	43db      	mvns	r3, r3
 8004b36:	401a      	ands	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a1a      	ldr	r2, [r3, #32]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f003 031f 	and.w	r3, r3, #31
 8004b46:	6879      	ldr	r1, [r7, #4]
 8004b48:	fa01 f303 	lsl.w	r3, r1, r3
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	621a      	str	r2, [r3, #32]
}
 8004b52:	bf00      	nop
 8004b54:	371c      	adds	r7, #28
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
	...

08004b60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d101      	bne.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b74:	2302      	movs	r3, #2
 8004b76:	e050      	b.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a1c      	ldr	r2, [pc, #112]	; (8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d018      	beq.n	8004bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bc4:	d013      	beq.n	8004bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a18      	ldr	r2, [pc, #96]	; (8004c2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d00e      	beq.n	8004bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a16      	ldr	r2, [pc, #88]	; (8004c30 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d009      	beq.n	8004bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a15      	ldr	r2, [pc, #84]	; (8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d004      	beq.n	8004bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a13      	ldr	r2, [pc, #76]	; (8004c38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d10c      	bne.n	8004c08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bf4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3714      	adds	r7, #20
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40010000 	.word	0x40010000
 8004c2c:	40000400 	.word	0x40000400
 8004c30:	40000800 	.word	0x40000800
 8004c34:	40000c00 	.word	0x40000c00
 8004c38:	40014000 	.word	0x40014000

08004c3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c54:	2302      	movs	r3, #2
 8004c56:	e03d      	b.n	8004cd4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	695b      	ldr	r3, [r3, #20]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3714      	adds	r7, #20
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e03f      	b.n	8004d72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d106      	bne.n	8004d0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7fd f92c 	bl	8001f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2224      	movs	r2, #36	; 0x24
 8004d10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 fc8b 	bl	8005640 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	691a      	ldr	r2, [r3, #16]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	695a      	ldr	r2, [r3, #20]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68da      	ldr	r2, [r3, #12]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2220      	movs	r2, #32
 8004d64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b088      	sub	sp, #32
 8004d7e:	af02      	add	r7, sp, #8
 8004d80:	60f8      	str	r0, [r7, #12]
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	603b      	str	r3, [r7, #0]
 8004d86:	4613      	mov	r3, r2
 8004d88:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b20      	cmp	r3, #32
 8004d98:	f040 8083 	bne.w	8004ea2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <HAL_UART_Transmit+0x2e>
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e07b      	b.n	8004ea4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_UART_Transmit+0x40>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e074      	b.n	8004ea4 <HAL_UART_Transmit+0x12a>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2221      	movs	r2, #33	; 0x21
 8004dcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004dd0:	f7fd fa9a 	bl	8002308 <HAL_GetTick>
 8004dd4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	88fa      	ldrh	r2, [r7, #6]
 8004dda:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	88fa      	ldrh	r2, [r7, #6]
 8004de0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004dea:	e042      	b.n	8004e72 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e02:	d122      	bne.n	8004e4a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	2180      	movs	r1, #128	; 0x80
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f000 fa94 	bl	800533c <UART_WaitOnFlagUntilTimeout>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e042      	b.n	8004ea4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	881b      	ldrh	r3, [r3, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e30:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d103      	bne.n	8004e42 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	3302      	adds	r3, #2
 8004e3e:	60bb      	str	r3, [r7, #8]
 8004e40:	e017      	b.n	8004e72 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	3301      	adds	r3, #1
 8004e46:	60bb      	str	r3, [r7, #8]
 8004e48:	e013      	b.n	8004e72 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	2200      	movs	r2, #0
 8004e52:	2180      	movs	r1, #128	; 0x80
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 fa71 	bl	800533c <UART_WaitOnFlagUntilTimeout>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e01f      	b.n	8004ea4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	1c5a      	adds	r2, r3, #1
 8004e68:	60ba      	str	r2, [r7, #8]
 8004e6a:	781a      	ldrb	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1b7      	bne.n	8004dec <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2200      	movs	r2, #0
 8004e84:	2140      	movs	r1, #64	; 0x40
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f000 fa58 	bl	800533c <UART_WaitOnFlagUntilTimeout>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e006      	b.n	8004ea4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2220      	movs	r2, #32
 8004e9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	e000      	b.n	8004ea4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004ea2:	2302      	movs	r3, #2
  }
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b20      	cmp	r3, #32
 8004ec4:	d166      	bne.n	8004f94 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d002      	beq.n	8004ed2 <HAL_UART_Receive_DMA+0x26>
 8004ecc:	88fb      	ldrh	r3, [r7, #6]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e05f      	b.n	8004f96 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d101      	bne.n	8004ee4 <HAL_UART_Receive_DMA+0x38>
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	e058      	b.n	8004f96 <HAL_UART_Receive_DMA+0xea>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	88fa      	ldrh	r2, [r7, #6]
 8004ef6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2222      	movs	r2, #34	; 0x22
 8004f02:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0a:	4a25      	ldr	r2, [pc, #148]	; (8004fa0 <HAL_UART_Receive_DMA+0xf4>)
 8004f0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f12:	4a24      	ldr	r2, [pc, #144]	; (8004fa4 <HAL_UART_Receive_DMA+0xf8>)
 8004f14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f1a:	4a23      	ldr	r2, [pc, #140]	; (8004fa8 <HAL_UART_Receive_DMA+0xfc>)
 8004f1c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f22:	2200      	movs	r2, #0
 8004f24:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8004f26:	f107 0308 	add.w	r3, r7, #8
 8004f2a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	3304      	adds	r3, #4
 8004f36:	4619      	mov	r1, r3
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	88fb      	ldrh	r3, [r7, #6]
 8004f3e:	f7fd ffc9 	bl	8002ed4 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004f42:	2300      	movs	r3, #0
 8004f44:	613b      	str	r3, [r7, #16]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	613b      	str	r3, [r7, #16]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	613b      	str	r3, [r7, #16]
 8004f56:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68da      	ldr	r2, [r3, #12]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f6e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	695a      	ldr	r2, [r3, #20]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f042 0201 	orr.w	r2, r2, #1
 8004f7e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	695a      	ldr	r2, [r3, #20]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f8e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	e000      	b.n	8004f96 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004f94:	2302      	movs	r3, #2
  }
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	08005225 	.word	0x08005225
 8004fa4:	0800528d 	.word	0x0800528d
 8004fa8:	080052a9 	.word	0x080052a9

08004fac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b088      	sub	sp, #32
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	f003 030f 	and.w	r3, r3, #15
 8004fda:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10d      	bne.n	8004ffe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	f003 0320 	and.w	r3, r3, #32
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d008      	beq.n	8004ffe <HAL_UART_IRQHandler+0x52>
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 faa0 	bl	800553c <UART_Receive_IT>
      return;
 8004ffc:	e0d1      	b.n	80051a2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	f000 80b0 	beq.w	8005166 <HAL_UART_IRQHandler+0x1ba>
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	2b00      	cmp	r3, #0
 800500e:	d105      	bne.n	800501c <HAL_UART_IRQHandler+0x70>
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005016:	2b00      	cmp	r3, #0
 8005018:	f000 80a5 	beq.w	8005166 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <HAL_UART_IRQHandler+0x90>
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502c:	2b00      	cmp	r3, #0
 800502e:	d005      	beq.n	800503c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005034:	f043 0201 	orr.w	r2, r3, #1
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <HAL_UART_IRQHandler+0xb0>
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d005      	beq.n	800505c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005054:	f043 0202 	orr.w	r2, r3, #2
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00a      	beq.n	800507c <HAL_UART_IRQHandler+0xd0>
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	d005      	beq.n	800507c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005074:	f043 0204 	orr.w	r2, r3, #4
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	f003 0308 	and.w	r3, r3, #8
 8005082:	2b00      	cmp	r3, #0
 8005084:	d00f      	beq.n	80050a6 <HAL_UART_IRQHandler+0xfa>
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	f003 0320 	and.w	r3, r3, #32
 800508c:	2b00      	cmp	r3, #0
 800508e:	d104      	bne.n	800509a <HAL_UART_IRQHandler+0xee>
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d005      	beq.n	80050a6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800509e:	f043 0208 	orr.w	r2, r3, #8
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d078      	beq.n	80051a0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d007      	beq.n	80050c8 <HAL_UART_IRQHandler+0x11c>
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	f003 0320 	and.w	r3, r3, #32
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 fa3a 	bl	800553c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d2:	2b40      	cmp	r3, #64	; 0x40
 80050d4:	bf0c      	ite	eq
 80050d6:	2301      	moveq	r3, #1
 80050d8:	2300      	movne	r3, #0
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e2:	f003 0308 	and.w	r3, r3, #8
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d102      	bne.n	80050f0 <HAL_UART_IRQHandler+0x144>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d031      	beq.n	8005154 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 f983 	bl	80053fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005100:	2b40      	cmp	r3, #64	; 0x40
 8005102:	d123      	bne.n	800514c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	695a      	ldr	r2, [r3, #20]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005112:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005118:	2b00      	cmp	r3, #0
 800511a:	d013      	beq.n	8005144 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005120:	4a21      	ldr	r2, [pc, #132]	; (80051a8 <HAL_UART_IRQHandler+0x1fc>)
 8005122:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005128:	4618      	mov	r0, r3
 800512a:	f7fd ff2b 	bl	8002f84 <HAL_DMA_Abort_IT>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d016      	beq.n	8005162 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800513e:	4610      	mov	r0, r2
 8005140:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005142:	e00e      	b.n	8005162 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f845 	bl	80051d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800514a:	e00a      	b.n	8005162 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 f841 	bl	80051d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005152:	e006      	b.n	8005162 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f83d 	bl	80051d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005160:	e01e      	b.n	80051a0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005162:	bf00      	nop
    return;
 8005164:	e01c      	b.n	80051a0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800516c:	2b00      	cmp	r3, #0
 800516e:	d008      	beq.n	8005182 <HAL_UART_IRQHandler+0x1d6>
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f970 	bl	8005460 <UART_Transmit_IT>
    return;
 8005180:	e00f      	b.n	80051a2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00a      	beq.n	80051a2 <HAL_UART_IRQHandler+0x1f6>
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005192:	2b00      	cmp	r3, #0
 8005194:	d005      	beq.n	80051a2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 f9b8 	bl	800550c <UART_EndTransmit_IT>
    return;
 800519c:	bf00      	nop
 800519e:	e000      	b.n	80051a2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80051a0:	bf00      	nop
  }
}
 80051a2:	3720      	adds	r7, #32
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	08005439 	.word	0x08005439

080051ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	2300      	movs	r3, #0
 80051f6:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005208:	b2db      	uxtb	r3, r3
 800520a:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	b2da      	uxtb	r2, r3
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	4313      	orrs	r3, r2
 8005216:	b2db      	uxtb	r3, r3
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005230:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800523c:	2b00      	cmp	r3, #0
 800523e:	d11e      	bne.n	800527e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005254:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	695a      	ldr	r2, [r3, #20]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0201 	bic.w	r2, r2, #1
 8005264:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	695a      	ldr	r2, [r3, #20]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005274:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2220      	movs	r2, #32
 800527a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f7fc fb7c 	bl	800197c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005284:	bf00      	nop
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005298:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f7ff ff90 	bl	80051c0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052a0:	bf00      	nop
 80052a2:	3710      	adds	r7, #16
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80052b0:	2300      	movs	r3, #0
 80052b2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	695b      	ldr	r3, [r3, #20]
 80052c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c4:	2b80      	cmp	r3, #128	; 0x80
 80052c6:	bf0c      	ite	eq
 80052c8:	2301      	moveq	r3, #1
 80052ca:	2300      	movne	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b21      	cmp	r3, #33	; 0x21
 80052da:	d108      	bne.n	80052ee <UART_DMAError+0x46>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d005      	beq.n	80052ee <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	2200      	movs	r2, #0
 80052e6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80052e8:	68b8      	ldr	r0, [r7, #8]
 80052ea:	f000 f871 	bl	80053d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f8:	2b40      	cmp	r3, #64	; 0x40
 80052fa:	bf0c      	ite	eq
 80052fc:	2301      	moveq	r3, #1
 80052fe:	2300      	movne	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b22      	cmp	r3, #34	; 0x22
 800530e:	d108      	bne.n	8005322 <UART_DMAError+0x7a>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	2200      	movs	r2, #0
 800531a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800531c:	68b8      	ldr	r0, [r7, #8]
 800531e:	f000 f86d 	bl	80053fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005326:	f043 0210 	orr.w	r2, r3, #16
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800532e:	68b8      	ldr	r0, [r7, #8]
 8005330:	f7ff ff50 	bl	80051d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005334:	bf00      	nop
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	603b      	str	r3, [r7, #0]
 8005348:	4613      	mov	r3, r2
 800534a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800534c:	e02c      	b.n	80053a8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005354:	d028      	beq.n	80053a8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d007      	beq.n	800536c <UART_WaitOnFlagUntilTimeout+0x30>
 800535c:	f7fc ffd4 	bl	8002308 <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	69ba      	ldr	r2, [r7, #24]
 8005368:	429a      	cmp	r2, r3
 800536a:	d21d      	bcs.n	80053a8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68da      	ldr	r2, [r3, #12]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800537a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695a      	ldr	r2, [r3, #20]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0201 	bic.w	r2, r2, #1
 800538a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2220      	movs	r2, #32
 8005390:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2220      	movs	r2, #32
 8005398:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e00f      	b.n	80053c8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	4013      	ands	r3, r2
 80053b2:	68ba      	ldr	r2, [r7, #8]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	bf0c      	ite	eq
 80053b8:	2301      	moveq	r3, #1
 80053ba:	2300      	movne	r3, #0
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	461a      	mov	r2, r3
 80053c0:	79fb      	ldrb	r3, [r7, #7]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d0c3      	beq.n	800534e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68da      	ldr	r2, [r3, #12]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80053e6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2220      	movs	r2, #32
 80053ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005412:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695a      	ldr	r2, [r3, #20]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f022 0201 	bic.w	r2, r2, #1
 8005422:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005444:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f7ff febe 	bl	80051d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005458:	bf00      	nop
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b21      	cmp	r3, #33	; 0x21
 8005472:	d144      	bne.n	80054fe <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800547c:	d11a      	bne.n	80054b4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	881b      	ldrh	r3, [r3, #0]
 8005488:	461a      	mov	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005492:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	691b      	ldr	r3, [r3, #16]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d105      	bne.n	80054a8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	1c9a      	adds	r2, r3, #2
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	621a      	str	r2, [r3, #32]
 80054a6:	e00e      	b.n	80054c6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	621a      	str	r2, [r3, #32]
 80054b2:	e008      	b.n	80054c6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	1c59      	adds	r1, r3, #1
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6211      	str	r1, [r2, #32]
 80054be:	781a      	ldrb	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	3b01      	subs	r3, #1
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	4619      	mov	r1, r3
 80054d4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10f      	bne.n	80054fa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68da      	ldr	r2, [r3, #12]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80054fa:	2300      	movs	r3, #0
 80054fc:	e000      	b.n	8005500 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80054fe:	2302      	movs	r3, #2
  }
}
 8005500:	4618      	mov	r0, r3
 8005502:	3714      	adds	r7, #20
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68da      	ldr	r2, [r3, #12]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005522:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2220      	movs	r2, #32
 8005528:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7ff fe3d 	bl	80051ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800554a:	b2db      	uxtb	r3, r3
 800554c:	2b22      	cmp	r3, #34	; 0x22
 800554e:	d171      	bne.n	8005634 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005558:	d123      	bne.n	80055a2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10e      	bne.n	8005586 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	b29b      	uxth	r3, r3
 8005570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800557e:	1c9a      	adds	r2, r3, #2
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	629a      	str	r2, [r3, #40]	; 0x28
 8005584:	e029      	b.n	80055da <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	b29b      	uxth	r3, r3
 800558e:	b2db      	uxtb	r3, r3
 8005590:	b29a      	uxth	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559a:	1c5a      	adds	r2, r3, #1
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	629a      	str	r2, [r3, #40]	; 0x28
 80055a0:	e01b      	b.n	80055da <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10a      	bne.n	80055c0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6858      	ldr	r0, [r3, #4]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b4:	1c59      	adds	r1, r3, #1
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	6291      	str	r1, [r2, #40]	; 0x28
 80055ba:	b2c2      	uxtb	r2, r0
 80055bc:	701a      	strb	r2, [r3, #0]
 80055be:	e00c      	b.n	80055da <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055cc:	1c58      	adds	r0, r3, #1
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	6288      	str	r0, [r1, #40]	; 0x28
 80055d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80055d6:	b2d2      	uxtb	r2, r2
 80055d8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055de:	b29b      	uxth	r3, r3
 80055e0:	3b01      	subs	r3, #1
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	4619      	mov	r1, r3
 80055e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d120      	bne.n	8005630 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68da      	ldr	r2, [r3, #12]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0220 	bic.w	r2, r2, #32
 80055fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68da      	ldr	r2, [r3, #12]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800560c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	695a      	ldr	r2, [r3, #20]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0201 	bic.w	r2, r2, #1
 800561c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2220      	movs	r2, #32
 8005622:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fc f9a8 	bl	800197c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800562c:	2300      	movs	r3, #0
 800562e:	e002      	b.n	8005636 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005630:	2300      	movs	r3, #0
 8005632:	e000      	b.n	8005636 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005634:	2302      	movs	r3, #2
  }
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
	...

08005640 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005644:	b085      	sub	sp, #20
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68da      	ldr	r2, [r3, #12]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	431a      	orrs	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	431a      	orrs	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	69db      	ldr	r3, [r3, #28]
 8005674:	4313      	orrs	r3, r2
 8005676:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005682:	f023 030c 	bic.w	r3, r3, #12
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	6812      	ldr	r2, [r2, #0]
 800568a:	68f9      	ldr	r1, [r7, #12]
 800568c:	430b      	orrs	r3, r1
 800568e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	699a      	ldr	r2, [r3, #24]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	69db      	ldr	r3, [r3, #28]
 80056aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056ae:	f040 818b 	bne.w	80059c8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4ac1      	ldr	r2, [pc, #772]	; (80059bc <UART_SetConfig+0x37c>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d005      	beq.n	80056c8 <UART_SetConfig+0x88>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4abf      	ldr	r2, [pc, #764]	; (80059c0 <UART_SetConfig+0x380>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	f040 80bd 	bne.w	8005842 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056c8:	f7fe fcaa 	bl	8004020 <HAL_RCC_GetPCLK2Freq>
 80056cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	461d      	mov	r5, r3
 80056d2:	f04f 0600 	mov.w	r6, #0
 80056d6:	46a8      	mov	r8, r5
 80056d8:	46b1      	mov	r9, r6
 80056da:	eb18 0308 	adds.w	r3, r8, r8
 80056de:	eb49 0409 	adc.w	r4, r9, r9
 80056e2:	4698      	mov	r8, r3
 80056e4:	46a1      	mov	r9, r4
 80056e6:	eb18 0805 	adds.w	r8, r8, r5
 80056ea:	eb49 0906 	adc.w	r9, r9, r6
 80056ee:	f04f 0100 	mov.w	r1, #0
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80056fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80056fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005702:	4688      	mov	r8, r1
 8005704:	4691      	mov	r9, r2
 8005706:	eb18 0005 	adds.w	r0, r8, r5
 800570a:	eb49 0106 	adc.w	r1, r9, r6
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	461d      	mov	r5, r3
 8005714:	f04f 0600 	mov.w	r6, #0
 8005718:	196b      	adds	r3, r5, r5
 800571a:	eb46 0406 	adc.w	r4, r6, r6
 800571e:	461a      	mov	r2, r3
 8005720:	4623      	mov	r3, r4
 8005722:	f7fa fdb5 	bl	8000290 <__aeabi_uldivmod>
 8005726:	4603      	mov	r3, r0
 8005728:	460c      	mov	r4, r1
 800572a:	461a      	mov	r2, r3
 800572c:	4ba5      	ldr	r3, [pc, #660]	; (80059c4 <UART_SetConfig+0x384>)
 800572e:	fba3 2302 	umull	r2, r3, r3, r2
 8005732:	095b      	lsrs	r3, r3, #5
 8005734:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	461d      	mov	r5, r3
 800573c:	f04f 0600 	mov.w	r6, #0
 8005740:	46a9      	mov	r9, r5
 8005742:	46b2      	mov	sl, r6
 8005744:	eb19 0309 	adds.w	r3, r9, r9
 8005748:	eb4a 040a 	adc.w	r4, sl, sl
 800574c:	4699      	mov	r9, r3
 800574e:	46a2      	mov	sl, r4
 8005750:	eb19 0905 	adds.w	r9, r9, r5
 8005754:	eb4a 0a06 	adc.w	sl, sl, r6
 8005758:	f04f 0100 	mov.w	r1, #0
 800575c:	f04f 0200 	mov.w	r2, #0
 8005760:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005764:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005768:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800576c:	4689      	mov	r9, r1
 800576e:	4692      	mov	sl, r2
 8005770:	eb19 0005 	adds.w	r0, r9, r5
 8005774:	eb4a 0106 	adc.w	r1, sl, r6
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	461d      	mov	r5, r3
 800577e:	f04f 0600 	mov.w	r6, #0
 8005782:	196b      	adds	r3, r5, r5
 8005784:	eb46 0406 	adc.w	r4, r6, r6
 8005788:	461a      	mov	r2, r3
 800578a:	4623      	mov	r3, r4
 800578c:	f7fa fd80 	bl	8000290 <__aeabi_uldivmod>
 8005790:	4603      	mov	r3, r0
 8005792:	460c      	mov	r4, r1
 8005794:	461a      	mov	r2, r3
 8005796:	4b8b      	ldr	r3, [pc, #556]	; (80059c4 <UART_SetConfig+0x384>)
 8005798:	fba3 1302 	umull	r1, r3, r3, r2
 800579c:	095b      	lsrs	r3, r3, #5
 800579e:	2164      	movs	r1, #100	; 0x64
 80057a0:	fb01 f303 	mul.w	r3, r1, r3
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	3332      	adds	r3, #50	; 0x32
 80057aa:	4a86      	ldr	r2, [pc, #536]	; (80059c4 <UART_SetConfig+0x384>)
 80057ac:	fba2 2303 	umull	r2, r3, r2, r3
 80057b0:	095b      	lsrs	r3, r3, #5
 80057b2:	005b      	lsls	r3, r3, #1
 80057b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80057b8:	4498      	add	r8, r3
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	461d      	mov	r5, r3
 80057be:	f04f 0600 	mov.w	r6, #0
 80057c2:	46a9      	mov	r9, r5
 80057c4:	46b2      	mov	sl, r6
 80057c6:	eb19 0309 	adds.w	r3, r9, r9
 80057ca:	eb4a 040a 	adc.w	r4, sl, sl
 80057ce:	4699      	mov	r9, r3
 80057d0:	46a2      	mov	sl, r4
 80057d2:	eb19 0905 	adds.w	r9, r9, r5
 80057d6:	eb4a 0a06 	adc.w	sl, sl, r6
 80057da:	f04f 0100 	mov.w	r1, #0
 80057de:	f04f 0200 	mov.w	r2, #0
 80057e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80057ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80057ee:	4689      	mov	r9, r1
 80057f0:	4692      	mov	sl, r2
 80057f2:	eb19 0005 	adds.w	r0, r9, r5
 80057f6:	eb4a 0106 	adc.w	r1, sl, r6
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	461d      	mov	r5, r3
 8005800:	f04f 0600 	mov.w	r6, #0
 8005804:	196b      	adds	r3, r5, r5
 8005806:	eb46 0406 	adc.w	r4, r6, r6
 800580a:	461a      	mov	r2, r3
 800580c:	4623      	mov	r3, r4
 800580e:	f7fa fd3f 	bl	8000290 <__aeabi_uldivmod>
 8005812:	4603      	mov	r3, r0
 8005814:	460c      	mov	r4, r1
 8005816:	461a      	mov	r2, r3
 8005818:	4b6a      	ldr	r3, [pc, #424]	; (80059c4 <UART_SetConfig+0x384>)
 800581a:	fba3 1302 	umull	r1, r3, r3, r2
 800581e:	095b      	lsrs	r3, r3, #5
 8005820:	2164      	movs	r1, #100	; 0x64
 8005822:	fb01 f303 	mul.w	r3, r1, r3
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	00db      	lsls	r3, r3, #3
 800582a:	3332      	adds	r3, #50	; 0x32
 800582c:	4a65      	ldr	r2, [pc, #404]	; (80059c4 <UART_SetConfig+0x384>)
 800582e:	fba2 2303 	umull	r2, r3, r2, r3
 8005832:	095b      	lsrs	r3, r3, #5
 8005834:	f003 0207 	and.w	r2, r3, #7
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4442      	add	r2, r8
 800583e:	609a      	str	r2, [r3, #8]
 8005840:	e26f      	b.n	8005d22 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005842:	f7fe fbd9 	bl	8003ff8 <HAL_RCC_GetPCLK1Freq>
 8005846:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	461d      	mov	r5, r3
 800584c:	f04f 0600 	mov.w	r6, #0
 8005850:	46a8      	mov	r8, r5
 8005852:	46b1      	mov	r9, r6
 8005854:	eb18 0308 	adds.w	r3, r8, r8
 8005858:	eb49 0409 	adc.w	r4, r9, r9
 800585c:	4698      	mov	r8, r3
 800585e:	46a1      	mov	r9, r4
 8005860:	eb18 0805 	adds.w	r8, r8, r5
 8005864:	eb49 0906 	adc.w	r9, r9, r6
 8005868:	f04f 0100 	mov.w	r1, #0
 800586c:	f04f 0200 	mov.w	r2, #0
 8005870:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005874:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005878:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800587c:	4688      	mov	r8, r1
 800587e:	4691      	mov	r9, r2
 8005880:	eb18 0005 	adds.w	r0, r8, r5
 8005884:	eb49 0106 	adc.w	r1, r9, r6
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	461d      	mov	r5, r3
 800588e:	f04f 0600 	mov.w	r6, #0
 8005892:	196b      	adds	r3, r5, r5
 8005894:	eb46 0406 	adc.w	r4, r6, r6
 8005898:	461a      	mov	r2, r3
 800589a:	4623      	mov	r3, r4
 800589c:	f7fa fcf8 	bl	8000290 <__aeabi_uldivmod>
 80058a0:	4603      	mov	r3, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	461a      	mov	r2, r3
 80058a6:	4b47      	ldr	r3, [pc, #284]	; (80059c4 <UART_SetConfig+0x384>)
 80058a8:	fba3 2302 	umull	r2, r3, r3, r2
 80058ac:	095b      	lsrs	r3, r3, #5
 80058ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	461d      	mov	r5, r3
 80058b6:	f04f 0600 	mov.w	r6, #0
 80058ba:	46a9      	mov	r9, r5
 80058bc:	46b2      	mov	sl, r6
 80058be:	eb19 0309 	adds.w	r3, r9, r9
 80058c2:	eb4a 040a 	adc.w	r4, sl, sl
 80058c6:	4699      	mov	r9, r3
 80058c8:	46a2      	mov	sl, r4
 80058ca:	eb19 0905 	adds.w	r9, r9, r5
 80058ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80058d2:	f04f 0100 	mov.w	r1, #0
 80058d6:	f04f 0200 	mov.w	r2, #0
 80058da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80058e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80058e6:	4689      	mov	r9, r1
 80058e8:	4692      	mov	sl, r2
 80058ea:	eb19 0005 	adds.w	r0, r9, r5
 80058ee:	eb4a 0106 	adc.w	r1, sl, r6
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	461d      	mov	r5, r3
 80058f8:	f04f 0600 	mov.w	r6, #0
 80058fc:	196b      	adds	r3, r5, r5
 80058fe:	eb46 0406 	adc.w	r4, r6, r6
 8005902:	461a      	mov	r2, r3
 8005904:	4623      	mov	r3, r4
 8005906:	f7fa fcc3 	bl	8000290 <__aeabi_uldivmod>
 800590a:	4603      	mov	r3, r0
 800590c:	460c      	mov	r4, r1
 800590e:	461a      	mov	r2, r3
 8005910:	4b2c      	ldr	r3, [pc, #176]	; (80059c4 <UART_SetConfig+0x384>)
 8005912:	fba3 1302 	umull	r1, r3, r3, r2
 8005916:	095b      	lsrs	r3, r3, #5
 8005918:	2164      	movs	r1, #100	; 0x64
 800591a:	fb01 f303 	mul.w	r3, r1, r3
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	00db      	lsls	r3, r3, #3
 8005922:	3332      	adds	r3, #50	; 0x32
 8005924:	4a27      	ldr	r2, [pc, #156]	; (80059c4 <UART_SetConfig+0x384>)
 8005926:	fba2 2303 	umull	r2, r3, r2, r3
 800592a:	095b      	lsrs	r3, r3, #5
 800592c:	005b      	lsls	r3, r3, #1
 800592e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005932:	4498      	add	r8, r3
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	461d      	mov	r5, r3
 8005938:	f04f 0600 	mov.w	r6, #0
 800593c:	46a9      	mov	r9, r5
 800593e:	46b2      	mov	sl, r6
 8005940:	eb19 0309 	adds.w	r3, r9, r9
 8005944:	eb4a 040a 	adc.w	r4, sl, sl
 8005948:	4699      	mov	r9, r3
 800594a:	46a2      	mov	sl, r4
 800594c:	eb19 0905 	adds.w	r9, r9, r5
 8005950:	eb4a 0a06 	adc.w	sl, sl, r6
 8005954:	f04f 0100 	mov.w	r1, #0
 8005958:	f04f 0200 	mov.w	r2, #0
 800595c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005960:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005964:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005968:	4689      	mov	r9, r1
 800596a:	4692      	mov	sl, r2
 800596c:	eb19 0005 	adds.w	r0, r9, r5
 8005970:	eb4a 0106 	adc.w	r1, sl, r6
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	461d      	mov	r5, r3
 800597a:	f04f 0600 	mov.w	r6, #0
 800597e:	196b      	adds	r3, r5, r5
 8005980:	eb46 0406 	adc.w	r4, r6, r6
 8005984:	461a      	mov	r2, r3
 8005986:	4623      	mov	r3, r4
 8005988:	f7fa fc82 	bl	8000290 <__aeabi_uldivmod>
 800598c:	4603      	mov	r3, r0
 800598e:	460c      	mov	r4, r1
 8005990:	461a      	mov	r2, r3
 8005992:	4b0c      	ldr	r3, [pc, #48]	; (80059c4 <UART_SetConfig+0x384>)
 8005994:	fba3 1302 	umull	r1, r3, r3, r2
 8005998:	095b      	lsrs	r3, r3, #5
 800599a:	2164      	movs	r1, #100	; 0x64
 800599c:	fb01 f303 	mul.w	r3, r1, r3
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	00db      	lsls	r3, r3, #3
 80059a4:	3332      	adds	r3, #50	; 0x32
 80059a6:	4a07      	ldr	r2, [pc, #28]	; (80059c4 <UART_SetConfig+0x384>)
 80059a8:	fba2 2303 	umull	r2, r3, r2, r3
 80059ac:	095b      	lsrs	r3, r3, #5
 80059ae:	f003 0207 	and.w	r2, r3, #7
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4442      	add	r2, r8
 80059b8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80059ba:	e1b2      	b.n	8005d22 <UART_SetConfig+0x6e2>
 80059bc:	40011000 	.word	0x40011000
 80059c0:	40011400 	.word	0x40011400
 80059c4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4ad7      	ldr	r2, [pc, #860]	; (8005d2c <UART_SetConfig+0x6ec>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d005      	beq.n	80059de <UART_SetConfig+0x39e>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4ad6      	ldr	r2, [pc, #856]	; (8005d30 <UART_SetConfig+0x6f0>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	f040 80d1 	bne.w	8005b80 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80059de:	f7fe fb1f 	bl	8004020 <HAL_RCC_GetPCLK2Freq>
 80059e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	469a      	mov	sl, r3
 80059e8:	f04f 0b00 	mov.w	fp, #0
 80059ec:	46d0      	mov	r8, sl
 80059ee:	46d9      	mov	r9, fp
 80059f0:	eb18 0308 	adds.w	r3, r8, r8
 80059f4:	eb49 0409 	adc.w	r4, r9, r9
 80059f8:	4698      	mov	r8, r3
 80059fa:	46a1      	mov	r9, r4
 80059fc:	eb18 080a 	adds.w	r8, r8, sl
 8005a00:	eb49 090b 	adc.w	r9, r9, fp
 8005a04:	f04f 0100 	mov.w	r1, #0
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005a10:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005a14:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005a18:	4688      	mov	r8, r1
 8005a1a:	4691      	mov	r9, r2
 8005a1c:	eb1a 0508 	adds.w	r5, sl, r8
 8005a20:	eb4b 0609 	adc.w	r6, fp, r9
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	4619      	mov	r1, r3
 8005a2a:	f04f 0200 	mov.w	r2, #0
 8005a2e:	f04f 0300 	mov.w	r3, #0
 8005a32:	f04f 0400 	mov.w	r4, #0
 8005a36:	0094      	lsls	r4, r2, #2
 8005a38:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005a3c:	008b      	lsls	r3, r1, #2
 8005a3e:	461a      	mov	r2, r3
 8005a40:	4623      	mov	r3, r4
 8005a42:	4628      	mov	r0, r5
 8005a44:	4631      	mov	r1, r6
 8005a46:	f7fa fc23 	bl	8000290 <__aeabi_uldivmod>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	460c      	mov	r4, r1
 8005a4e:	461a      	mov	r2, r3
 8005a50:	4bb8      	ldr	r3, [pc, #736]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005a52:	fba3 2302 	umull	r2, r3, r3, r2
 8005a56:	095b      	lsrs	r3, r3, #5
 8005a58:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	469b      	mov	fp, r3
 8005a60:	f04f 0c00 	mov.w	ip, #0
 8005a64:	46d9      	mov	r9, fp
 8005a66:	46e2      	mov	sl, ip
 8005a68:	eb19 0309 	adds.w	r3, r9, r9
 8005a6c:	eb4a 040a 	adc.w	r4, sl, sl
 8005a70:	4699      	mov	r9, r3
 8005a72:	46a2      	mov	sl, r4
 8005a74:	eb19 090b 	adds.w	r9, r9, fp
 8005a78:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005a7c:	f04f 0100 	mov.w	r1, #0
 8005a80:	f04f 0200 	mov.w	r2, #0
 8005a84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a88:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a8c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a90:	4689      	mov	r9, r1
 8005a92:	4692      	mov	sl, r2
 8005a94:	eb1b 0509 	adds.w	r5, fp, r9
 8005a98:	eb4c 060a 	adc.w	r6, ip, sl
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	f04f 0200 	mov.w	r2, #0
 8005aa6:	f04f 0300 	mov.w	r3, #0
 8005aaa:	f04f 0400 	mov.w	r4, #0
 8005aae:	0094      	lsls	r4, r2, #2
 8005ab0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ab4:	008b      	lsls	r3, r1, #2
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	4623      	mov	r3, r4
 8005aba:	4628      	mov	r0, r5
 8005abc:	4631      	mov	r1, r6
 8005abe:	f7fa fbe7 	bl	8000290 <__aeabi_uldivmod>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	460c      	mov	r4, r1
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	4b9a      	ldr	r3, [pc, #616]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005aca:	fba3 1302 	umull	r1, r3, r3, r2
 8005ace:	095b      	lsrs	r3, r3, #5
 8005ad0:	2164      	movs	r1, #100	; 0x64
 8005ad2:	fb01 f303 	mul.w	r3, r1, r3
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	011b      	lsls	r3, r3, #4
 8005ada:	3332      	adds	r3, #50	; 0x32
 8005adc:	4a95      	ldr	r2, [pc, #596]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	095b      	lsrs	r3, r3, #5
 8005ae4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ae8:	4498      	add	r8, r3
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	469b      	mov	fp, r3
 8005aee:	f04f 0c00 	mov.w	ip, #0
 8005af2:	46d9      	mov	r9, fp
 8005af4:	46e2      	mov	sl, ip
 8005af6:	eb19 0309 	adds.w	r3, r9, r9
 8005afa:	eb4a 040a 	adc.w	r4, sl, sl
 8005afe:	4699      	mov	r9, r3
 8005b00:	46a2      	mov	sl, r4
 8005b02:	eb19 090b 	adds.w	r9, r9, fp
 8005b06:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005b0a:	f04f 0100 	mov.w	r1, #0
 8005b0e:	f04f 0200 	mov.w	r2, #0
 8005b12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b16:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b1a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b1e:	4689      	mov	r9, r1
 8005b20:	4692      	mov	sl, r2
 8005b22:	eb1b 0509 	adds.w	r5, fp, r9
 8005b26:	eb4c 060a 	adc.w	r6, ip, sl
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	4619      	mov	r1, r3
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	f04f 0300 	mov.w	r3, #0
 8005b38:	f04f 0400 	mov.w	r4, #0
 8005b3c:	0094      	lsls	r4, r2, #2
 8005b3e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b42:	008b      	lsls	r3, r1, #2
 8005b44:	461a      	mov	r2, r3
 8005b46:	4623      	mov	r3, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	4631      	mov	r1, r6
 8005b4c:	f7fa fba0 	bl	8000290 <__aeabi_uldivmod>
 8005b50:	4603      	mov	r3, r0
 8005b52:	460c      	mov	r4, r1
 8005b54:	461a      	mov	r2, r3
 8005b56:	4b77      	ldr	r3, [pc, #476]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005b58:	fba3 1302 	umull	r1, r3, r3, r2
 8005b5c:	095b      	lsrs	r3, r3, #5
 8005b5e:	2164      	movs	r1, #100	; 0x64
 8005b60:	fb01 f303 	mul.w	r3, r1, r3
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	011b      	lsls	r3, r3, #4
 8005b68:	3332      	adds	r3, #50	; 0x32
 8005b6a:	4a72      	ldr	r2, [pc, #456]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b70:	095b      	lsrs	r3, r3, #5
 8005b72:	f003 020f 	and.w	r2, r3, #15
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4442      	add	r2, r8
 8005b7c:	609a      	str	r2, [r3, #8]
 8005b7e:	e0d0      	b.n	8005d22 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b80:	f7fe fa3a 	bl	8003ff8 <HAL_RCC_GetPCLK1Freq>
 8005b84:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	469a      	mov	sl, r3
 8005b8a:	f04f 0b00 	mov.w	fp, #0
 8005b8e:	46d0      	mov	r8, sl
 8005b90:	46d9      	mov	r9, fp
 8005b92:	eb18 0308 	adds.w	r3, r8, r8
 8005b96:	eb49 0409 	adc.w	r4, r9, r9
 8005b9a:	4698      	mov	r8, r3
 8005b9c:	46a1      	mov	r9, r4
 8005b9e:	eb18 080a 	adds.w	r8, r8, sl
 8005ba2:	eb49 090b 	adc.w	r9, r9, fp
 8005ba6:	f04f 0100 	mov.w	r1, #0
 8005baa:	f04f 0200 	mov.w	r2, #0
 8005bae:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005bb2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005bb6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005bba:	4688      	mov	r8, r1
 8005bbc:	4691      	mov	r9, r2
 8005bbe:	eb1a 0508 	adds.w	r5, sl, r8
 8005bc2:	eb4b 0609 	adc.w	r6, fp, r9
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	f04f 0400 	mov.w	r4, #0
 8005bd8:	0094      	lsls	r4, r2, #2
 8005bda:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005bde:	008b      	lsls	r3, r1, #2
 8005be0:	461a      	mov	r2, r3
 8005be2:	4623      	mov	r3, r4
 8005be4:	4628      	mov	r0, r5
 8005be6:	4631      	mov	r1, r6
 8005be8:	f7fa fb52 	bl	8000290 <__aeabi_uldivmod>
 8005bec:	4603      	mov	r3, r0
 8005bee:	460c      	mov	r4, r1
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	4b50      	ldr	r3, [pc, #320]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005bf4:	fba3 2302 	umull	r2, r3, r3, r2
 8005bf8:	095b      	lsrs	r3, r3, #5
 8005bfa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	469b      	mov	fp, r3
 8005c02:	f04f 0c00 	mov.w	ip, #0
 8005c06:	46d9      	mov	r9, fp
 8005c08:	46e2      	mov	sl, ip
 8005c0a:	eb19 0309 	adds.w	r3, r9, r9
 8005c0e:	eb4a 040a 	adc.w	r4, sl, sl
 8005c12:	4699      	mov	r9, r3
 8005c14:	46a2      	mov	sl, r4
 8005c16:	eb19 090b 	adds.w	r9, r9, fp
 8005c1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005c1e:	f04f 0100 	mov.w	r1, #0
 8005c22:	f04f 0200 	mov.w	r2, #0
 8005c26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c32:	4689      	mov	r9, r1
 8005c34:	4692      	mov	sl, r2
 8005c36:	eb1b 0509 	adds.w	r5, fp, r9
 8005c3a:	eb4c 060a 	adc.w	r6, ip, sl
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	4619      	mov	r1, r3
 8005c44:	f04f 0200 	mov.w	r2, #0
 8005c48:	f04f 0300 	mov.w	r3, #0
 8005c4c:	f04f 0400 	mov.w	r4, #0
 8005c50:	0094      	lsls	r4, r2, #2
 8005c52:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c56:	008b      	lsls	r3, r1, #2
 8005c58:	461a      	mov	r2, r3
 8005c5a:	4623      	mov	r3, r4
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	4631      	mov	r1, r6
 8005c60:	f7fa fb16 	bl	8000290 <__aeabi_uldivmod>
 8005c64:	4603      	mov	r3, r0
 8005c66:	460c      	mov	r4, r1
 8005c68:	461a      	mov	r2, r3
 8005c6a:	4b32      	ldr	r3, [pc, #200]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005c6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c70:	095b      	lsrs	r3, r3, #5
 8005c72:	2164      	movs	r1, #100	; 0x64
 8005c74:	fb01 f303 	mul.w	r3, r1, r3
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	3332      	adds	r3, #50	; 0x32
 8005c7e:	4a2d      	ldr	r2, [pc, #180]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005c80:	fba2 2303 	umull	r2, r3, r2, r3
 8005c84:	095b      	lsrs	r3, r3, #5
 8005c86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c8a:	4498      	add	r8, r3
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	469b      	mov	fp, r3
 8005c90:	f04f 0c00 	mov.w	ip, #0
 8005c94:	46d9      	mov	r9, fp
 8005c96:	46e2      	mov	sl, ip
 8005c98:	eb19 0309 	adds.w	r3, r9, r9
 8005c9c:	eb4a 040a 	adc.w	r4, sl, sl
 8005ca0:	4699      	mov	r9, r3
 8005ca2:	46a2      	mov	sl, r4
 8005ca4:	eb19 090b 	adds.w	r9, r9, fp
 8005ca8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005cac:	f04f 0100 	mov.w	r1, #0
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cb8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005cbc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005cc0:	4689      	mov	r9, r1
 8005cc2:	4692      	mov	sl, r2
 8005cc4:	eb1b 0509 	adds.w	r5, fp, r9
 8005cc8:	eb4c 060a 	adc.w	r6, ip, sl
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	f04f 0200 	mov.w	r2, #0
 8005cd6:	f04f 0300 	mov.w	r3, #0
 8005cda:	f04f 0400 	mov.w	r4, #0
 8005cde:	0094      	lsls	r4, r2, #2
 8005ce0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ce4:	008b      	lsls	r3, r1, #2
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	4623      	mov	r3, r4
 8005cea:	4628      	mov	r0, r5
 8005cec:	4631      	mov	r1, r6
 8005cee:	f7fa facf 	bl	8000290 <__aeabi_uldivmod>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	460c      	mov	r4, r1
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	4b0e      	ldr	r3, [pc, #56]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005cfa:	fba3 1302 	umull	r1, r3, r3, r2
 8005cfe:	095b      	lsrs	r3, r3, #5
 8005d00:	2164      	movs	r1, #100	; 0x64
 8005d02:	fb01 f303 	mul.w	r3, r1, r3
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	011b      	lsls	r3, r3, #4
 8005d0a:	3332      	adds	r3, #50	; 0x32
 8005d0c:	4a09      	ldr	r2, [pc, #36]	; (8005d34 <UART_SetConfig+0x6f4>)
 8005d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d12:	095b      	lsrs	r3, r3, #5
 8005d14:	f003 020f 	and.w	r2, r3, #15
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4442      	add	r2, r8
 8005d1e:	609a      	str	r2, [r3, #8]
}
 8005d20:	e7ff      	b.n	8005d22 <UART_SetConfig+0x6e2>
 8005d22:	bf00      	nop
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2c:	40011000 	.word	0x40011000
 8005d30:	40011400 	.word	0x40011400
 8005d34:	51eb851f 	.word	0x51eb851f

08005d38 <__errno>:
 8005d38:	4b01      	ldr	r3, [pc, #4]	; (8005d40 <__errno+0x8>)
 8005d3a:	6818      	ldr	r0, [r3, #0]
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	2000000c 	.word	0x2000000c

08005d44 <__libc_init_array>:
 8005d44:	b570      	push	{r4, r5, r6, lr}
 8005d46:	4e0d      	ldr	r6, [pc, #52]	; (8005d7c <__libc_init_array+0x38>)
 8005d48:	4c0d      	ldr	r4, [pc, #52]	; (8005d80 <__libc_init_array+0x3c>)
 8005d4a:	1ba4      	subs	r4, r4, r6
 8005d4c:	10a4      	asrs	r4, r4, #2
 8005d4e:	2500      	movs	r5, #0
 8005d50:	42a5      	cmp	r5, r4
 8005d52:	d109      	bne.n	8005d68 <__libc_init_array+0x24>
 8005d54:	4e0b      	ldr	r6, [pc, #44]	; (8005d84 <__libc_init_array+0x40>)
 8005d56:	4c0c      	ldr	r4, [pc, #48]	; (8005d88 <__libc_init_array+0x44>)
 8005d58:	f000 fc26 	bl	80065a8 <_init>
 8005d5c:	1ba4      	subs	r4, r4, r6
 8005d5e:	10a4      	asrs	r4, r4, #2
 8005d60:	2500      	movs	r5, #0
 8005d62:	42a5      	cmp	r5, r4
 8005d64:	d105      	bne.n	8005d72 <__libc_init_array+0x2e>
 8005d66:	bd70      	pop	{r4, r5, r6, pc}
 8005d68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d6c:	4798      	blx	r3
 8005d6e:	3501      	adds	r5, #1
 8005d70:	e7ee      	b.n	8005d50 <__libc_init_array+0xc>
 8005d72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d76:	4798      	blx	r3
 8005d78:	3501      	adds	r5, #1
 8005d7a:	e7f2      	b.n	8005d62 <__libc_init_array+0x1e>
 8005d7c:	08006638 	.word	0x08006638
 8005d80:	08006638 	.word	0x08006638
 8005d84:	08006638 	.word	0x08006638
 8005d88:	0800663c 	.word	0x0800663c

08005d8c <memset>:
 8005d8c:	4402      	add	r2, r0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d100      	bne.n	8005d96 <memset+0xa>
 8005d94:	4770      	bx	lr
 8005d96:	f803 1b01 	strb.w	r1, [r3], #1
 8005d9a:	e7f9      	b.n	8005d90 <memset+0x4>

08005d9c <_vsiprintf_r>:
 8005d9c:	b500      	push	{lr}
 8005d9e:	b09b      	sub	sp, #108	; 0x6c
 8005da0:	9100      	str	r1, [sp, #0]
 8005da2:	9104      	str	r1, [sp, #16]
 8005da4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005da8:	9105      	str	r1, [sp, #20]
 8005daa:	9102      	str	r1, [sp, #8]
 8005dac:	4905      	ldr	r1, [pc, #20]	; (8005dc4 <_vsiprintf_r+0x28>)
 8005dae:	9103      	str	r1, [sp, #12]
 8005db0:	4669      	mov	r1, sp
 8005db2:	f000 f86d 	bl	8005e90 <_svfiprintf_r>
 8005db6:	9b00      	ldr	r3, [sp, #0]
 8005db8:	2200      	movs	r2, #0
 8005dba:	701a      	strb	r2, [r3, #0]
 8005dbc:	b01b      	add	sp, #108	; 0x6c
 8005dbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8005dc2:	bf00      	nop
 8005dc4:	ffff0208 	.word	0xffff0208

08005dc8 <vsiprintf>:
 8005dc8:	4613      	mov	r3, r2
 8005dca:	460a      	mov	r2, r1
 8005dcc:	4601      	mov	r1, r0
 8005dce:	4802      	ldr	r0, [pc, #8]	; (8005dd8 <vsiprintf+0x10>)
 8005dd0:	6800      	ldr	r0, [r0, #0]
 8005dd2:	f7ff bfe3 	b.w	8005d9c <_vsiprintf_r>
 8005dd6:	bf00      	nop
 8005dd8:	2000000c 	.word	0x2000000c

08005ddc <__ssputs_r>:
 8005ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005de0:	688e      	ldr	r6, [r1, #8]
 8005de2:	429e      	cmp	r6, r3
 8005de4:	4682      	mov	sl, r0
 8005de6:	460c      	mov	r4, r1
 8005de8:	4690      	mov	r8, r2
 8005dea:	4699      	mov	r9, r3
 8005dec:	d837      	bhi.n	8005e5e <__ssputs_r+0x82>
 8005dee:	898a      	ldrh	r2, [r1, #12]
 8005df0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005df4:	d031      	beq.n	8005e5a <__ssputs_r+0x7e>
 8005df6:	6825      	ldr	r5, [r4, #0]
 8005df8:	6909      	ldr	r1, [r1, #16]
 8005dfa:	1a6f      	subs	r7, r5, r1
 8005dfc:	6965      	ldr	r5, [r4, #20]
 8005dfe:	2302      	movs	r3, #2
 8005e00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e04:	fb95 f5f3 	sdiv	r5, r5, r3
 8005e08:	f109 0301 	add.w	r3, r9, #1
 8005e0c:	443b      	add	r3, r7
 8005e0e:	429d      	cmp	r5, r3
 8005e10:	bf38      	it	cc
 8005e12:	461d      	movcc	r5, r3
 8005e14:	0553      	lsls	r3, r2, #21
 8005e16:	d530      	bpl.n	8005e7a <__ssputs_r+0x9e>
 8005e18:	4629      	mov	r1, r5
 8005e1a:	f000 fb2b 	bl	8006474 <_malloc_r>
 8005e1e:	4606      	mov	r6, r0
 8005e20:	b950      	cbnz	r0, 8005e38 <__ssputs_r+0x5c>
 8005e22:	230c      	movs	r3, #12
 8005e24:	f8ca 3000 	str.w	r3, [sl]
 8005e28:	89a3      	ldrh	r3, [r4, #12]
 8005e2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e2e:	81a3      	strh	r3, [r4, #12]
 8005e30:	f04f 30ff 	mov.w	r0, #4294967295
 8005e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e38:	463a      	mov	r2, r7
 8005e3a:	6921      	ldr	r1, [r4, #16]
 8005e3c:	f000 faa8 	bl	8006390 <memcpy>
 8005e40:	89a3      	ldrh	r3, [r4, #12]
 8005e42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005e46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e4a:	81a3      	strh	r3, [r4, #12]
 8005e4c:	6126      	str	r6, [r4, #16]
 8005e4e:	6165      	str	r5, [r4, #20]
 8005e50:	443e      	add	r6, r7
 8005e52:	1bed      	subs	r5, r5, r7
 8005e54:	6026      	str	r6, [r4, #0]
 8005e56:	60a5      	str	r5, [r4, #8]
 8005e58:	464e      	mov	r6, r9
 8005e5a:	454e      	cmp	r6, r9
 8005e5c:	d900      	bls.n	8005e60 <__ssputs_r+0x84>
 8005e5e:	464e      	mov	r6, r9
 8005e60:	4632      	mov	r2, r6
 8005e62:	4641      	mov	r1, r8
 8005e64:	6820      	ldr	r0, [r4, #0]
 8005e66:	f000 fa9e 	bl	80063a6 <memmove>
 8005e6a:	68a3      	ldr	r3, [r4, #8]
 8005e6c:	1b9b      	subs	r3, r3, r6
 8005e6e:	60a3      	str	r3, [r4, #8]
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	441e      	add	r6, r3
 8005e74:	6026      	str	r6, [r4, #0]
 8005e76:	2000      	movs	r0, #0
 8005e78:	e7dc      	b.n	8005e34 <__ssputs_r+0x58>
 8005e7a:	462a      	mov	r2, r5
 8005e7c:	f000 fb54 	bl	8006528 <_realloc_r>
 8005e80:	4606      	mov	r6, r0
 8005e82:	2800      	cmp	r0, #0
 8005e84:	d1e2      	bne.n	8005e4c <__ssputs_r+0x70>
 8005e86:	6921      	ldr	r1, [r4, #16]
 8005e88:	4650      	mov	r0, sl
 8005e8a:	f000 faa5 	bl	80063d8 <_free_r>
 8005e8e:	e7c8      	b.n	8005e22 <__ssputs_r+0x46>

08005e90 <_svfiprintf_r>:
 8005e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e94:	461d      	mov	r5, r3
 8005e96:	898b      	ldrh	r3, [r1, #12]
 8005e98:	061f      	lsls	r7, r3, #24
 8005e9a:	b09d      	sub	sp, #116	; 0x74
 8005e9c:	4680      	mov	r8, r0
 8005e9e:	460c      	mov	r4, r1
 8005ea0:	4616      	mov	r6, r2
 8005ea2:	d50f      	bpl.n	8005ec4 <_svfiprintf_r+0x34>
 8005ea4:	690b      	ldr	r3, [r1, #16]
 8005ea6:	b96b      	cbnz	r3, 8005ec4 <_svfiprintf_r+0x34>
 8005ea8:	2140      	movs	r1, #64	; 0x40
 8005eaa:	f000 fae3 	bl	8006474 <_malloc_r>
 8005eae:	6020      	str	r0, [r4, #0]
 8005eb0:	6120      	str	r0, [r4, #16]
 8005eb2:	b928      	cbnz	r0, 8005ec0 <_svfiprintf_r+0x30>
 8005eb4:	230c      	movs	r3, #12
 8005eb6:	f8c8 3000 	str.w	r3, [r8]
 8005eba:	f04f 30ff 	mov.w	r0, #4294967295
 8005ebe:	e0c8      	b.n	8006052 <_svfiprintf_r+0x1c2>
 8005ec0:	2340      	movs	r3, #64	; 0x40
 8005ec2:	6163      	str	r3, [r4, #20]
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ec8:	2320      	movs	r3, #32
 8005eca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ece:	2330      	movs	r3, #48	; 0x30
 8005ed0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ed4:	9503      	str	r5, [sp, #12]
 8005ed6:	f04f 0b01 	mov.w	fp, #1
 8005eda:	4637      	mov	r7, r6
 8005edc:	463d      	mov	r5, r7
 8005ede:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005ee2:	b10b      	cbz	r3, 8005ee8 <_svfiprintf_r+0x58>
 8005ee4:	2b25      	cmp	r3, #37	; 0x25
 8005ee6:	d13e      	bne.n	8005f66 <_svfiprintf_r+0xd6>
 8005ee8:	ebb7 0a06 	subs.w	sl, r7, r6
 8005eec:	d00b      	beq.n	8005f06 <_svfiprintf_r+0x76>
 8005eee:	4653      	mov	r3, sl
 8005ef0:	4632      	mov	r2, r6
 8005ef2:	4621      	mov	r1, r4
 8005ef4:	4640      	mov	r0, r8
 8005ef6:	f7ff ff71 	bl	8005ddc <__ssputs_r>
 8005efa:	3001      	adds	r0, #1
 8005efc:	f000 80a4 	beq.w	8006048 <_svfiprintf_r+0x1b8>
 8005f00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f02:	4453      	add	r3, sl
 8005f04:	9309      	str	r3, [sp, #36]	; 0x24
 8005f06:	783b      	ldrb	r3, [r7, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 809d 	beq.w	8006048 <_svfiprintf_r+0x1b8>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	f04f 32ff 	mov.w	r2, #4294967295
 8005f14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f18:	9304      	str	r3, [sp, #16]
 8005f1a:	9307      	str	r3, [sp, #28]
 8005f1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f20:	931a      	str	r3, [sp, #104]	; 0x68
 8005f22:	462f      	mov	r7, r5
 8005f24:	2205      	movs	r2, #5
 8005f26:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005f2a:	4850      	ldr	r0, [pc, #320]	; (800606c <_svfiprintf_r+0x1dc>)
 8005f2c:	f7fa f960 	bl	80001f0 <memchr>
 8005f30:	9b04      	ldr	r3, [sp, #16]
 8005f32:	b9d0      	cbnz	r0, 8005f6a <_svfiprintf_r+0xda>
 8005f34:	06d9      	lsls	r1, r3, #27
 8005f36:	bf44      	itt	mi
 8005f38:	2220      	movmi	r2, #32
 8005f3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f3e:	071a      	lsls	r2, r3, #28
 8005f40:	bf44      	itt	mi
 8005f42:	222b      	movmi	r2, #43	; 0x2b
 8005f44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f48:	782a      	ldrb	r2, [r5, #0]
 8005f4a:	2a2a      	cmp	r2, #42	; 0x2a
 8005f4c:	d015      	beq.n	8005f7a <_svfiprintf_r+0xea>
 8005f4e:	9a07      	ldr	r2, [sp, #28]
 8005f50:	462f      	mov	r7, r5
 8005f52:	2000      	movs	r0, #0
 8005f54:	250a      	movs	r5, #10
 8005f56:	4639      	mov	r1, r7
 8005f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f5c:	3b30      	subs	r3, #48	; 0x30
 8005f5e:	2b09      	cmp	r3, #9
 8005f60:	d94d      	bls.n	8005ffe <_svfiprintf_r+0x16e>
 8005f62:	b1b8      	cbz	r0, 8005f94 <_svfiprintf_r+0x104>
 8005f64:	e00f      	b.n	8005f86 <_svfiprintf_r+0xf6>
 8005f66:	462f      	mov	r7, r5
 8005f68:	e7b8      	b.n	8005edc <_svfiprintf_r+0x4c>
 8005f6a:	4a40      	ldr	r2, [pc, #256]	; (800606c <_svfiprintf_r+0x1dc>)
 8005f6c:	1a80      	subs	r0, r0, r2
 8005f6e:	fa0b f000 	lsl.w	r0, fp, r0
 8005f72:	4318      	orrs	r0, r3
 8005f74:	9004      	str	r0, [sp, #16]
 8005f76:	463d      	mov	r5, r7
 8005f78:	e7d3      	b.n	8005f22 <_svfiprintf_r+0x92>
 8005f7a:	9a03      	ldr	r2, [sp, #12]
 8005f7c:	1d11      	adds	r1, r2, #4
 8005f7e:	6812      	ldr	r2, [r2, #0]
 8005f80:	9103      	str	r1, [sp, #12]
 8005f82:	2a00      	cmp	r2, #0
 8005f84:	db01      	blt.n	8005f8a <_svfiprintf_r+0xfa>
 8005f86:	9207      	str	r2, [sp, #28]
 8005f88:	e004      	b.n	8005f94 <_svfiprintf_r+0x104>
 8005f8a:	4252      	negs	r2, r2
 8005f8c:	f043 0302 	orr.w	r3, r3, #2
 8005f90:	9207      	str	r2, [sp, #28]
 8005f92:	9304      	str	r3, [sp, #16]
 8005f94:	783b      	ldrb	r3, [r7, #0]
 8005f96:	2b2e      	cmp	r3, #46	; 0x2e
 8005f98:	d10c      	bne.n	8005fb4 <_svfiprintf_r+0x124>
 8005f9a:	787b      	ldrb	r3, [r7, #1]
 8005f9c:	2b2a      	cmp	r3, #42	; 0x2a
 8005f9e:	d133      	bne.n	8006008 <_svfiprintf_r+0x178>
 8005fa0:	9b03      	ldr	r3, [sp, #12]
 8005fa2:	1d1a      	adds	r2, r3, #4
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	9203      	str	r2, [sp, #12]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	bfb8      	it	lt
 8005fac:	f04f 33ff 	movlt.w	r3, #4294967295
 8005fb0:	3702      	adds	r7, #2
 8005fb2:	9305      	str	r3, [sp, #20]
 8005fb4:	4d2e      	ldr	r5, [pc, #184]	; (8006070 <_svfiprintf_r+0x1e0>)
 8005fb6:	7839      	ldrb	r1, [r7, #0]
 8005fb8:	2203      	movs	r2, #3
 8005fba:	4628      	mov	r0, r5
 8005fbc:	f7fa f918 	bl	80001f0 <memchr>
 8005fc0:	b138      	cbz	r0, 8005fd2 <_svfiprintf_r+0x142>
 8005fc2:	2340      	movs	r3, #64	; 0x40
 8005fc4:	1b40      	subs	r0, r0, r5
 8005fc6:	fa03 f000 	lsl.w	r0, r3, r0
 8005fca:	9b04      	ldr	r3, [sp, #16]
 8005fcc:	4303      	orrs	r3, r0
 8005fce:	3701      	adds	r7, #1
 8005fd0:	9304      	str	r3, [sp, #16]
 8005fd2:	7839      	ldrb	r1, [r7, #0]
 8005fd4:	4827      	ldr	r0, [pc, #156]	; (8006074 <_svfiprintf_r+0x1e4>)
 8005fd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fda:	2206      	movs	r2, #6
 8005fdc:	1c7e      	adds	r6, r7, #1
 8005fde:	f7fa f907 	bl	80001f0 <memchr>
 8005fe2:	2800      	cmp	r0, #0
 8005fe4:	d038      	beq.n	8006058 <_svfiprintf_r+0x1c8>
 8005fe6:	4b24      	ldr	r3, [pc, #144]	; (8006078 <_svfiprintf_r+0x1e8>)
 8005fe8:	bb13      	cbnz	r3, 8006030 <_svfiprintf_r+0x1a0>
 8005fea:	9b03      	ldr	r3, [sp, #12]
 8005fec:	3307      	adds	r3, #7
 8005fee:	f023 0307 	bic.w	r3, r3, #7
 8005ff2:	3308      	adds	r3, #8
 8005ff4:	9303      	str	r3, [sp, #12]
 8005ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ff8:	444b      	add	r3, r9
 8005ffa:	9309      	str	r3, [sp, #36]	; 0x24
 8005ffc:	e76d      	b.n	8005eda <_svfiprintf_r+0x4a>
 8005ffe:	fb05 3202 	mla	r2, r5, r2, r3
 8006002:	2001      	movs	r0, #1
 8006004:	460f      	mov	r7, r1
 8006006:	e7a6      	b.n	8005f56 <_svfiprintf_r+0xc6>
 8006008:	2300      	movs	r3, #0
 800600a:	3701      	adds	r7, #1
 800600c:	9305      	str	r3, [sp, #20]
 800600e:	4619      	mov	r1, r3
 8006010:	250a      	movs	r5, #10
 8006012:	4638      	mov	r0, r7
 8006014:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006018:	3a30      	subs	r2, #48	; 0x30
 800601a:	2a09      	cmp	r2, #9
 800601c:	d903      	bls.n	8006026 <_svfiprintf_r+0x196>
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0c8      	beq.n	8005fb4 <_svfiprintf_r+0x124>
 8006022:	9105      	str	r1, [sp, #20]
 8006024:	e7c6      	b.n	8005fb4 <_svfiprintf_r+0x124>
 8006026:	fb05 2101 	mla	r1, r5, r1, r2
 800602a:	2301      	movs	r3, #1
 800602c:	4607      	mov	r7, r0
 800602e:	e7f0      	b.n	8006012 <_svfiprintf_r+0x182>
 8006030:	ab03      	add	r3, sp, #12
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	4622      	mov	r2, r4
 8006036:	4b11      	ldr	r3, [pc, #68]	; (800607c <_svfiprintf_r+0x1ec>)
 8006038:	a904      	add	r1, sp, #16
 800603a:	4640      	mov	r0, r8
 800603c:	f3af 8000 	nop.w
 8006040:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006044:	4681      	mov	r9, r0
 8006046:	d1d6      	bne.n	8005ff6 <_svfiprintf_r+0x166>
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	065b      	lsls	r3, r3, #25
 800604c:	f53f af35 	bmi.w	8005eba <_svfiprintf_r+0x2a>
 8006050:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006052:	b01d      	add	sp, #116	; 0x74
 8006054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006058:	ab03      	add	r3, sp, #12
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	4622      	mov	r2, r4
 800605e:	4b07      	ldr	r3, [pc, #28]	; (800607c <_svfiprintf_r+0x1ec>)
 8006060:	a904      	add	r1, sp, #16
 8006062:	4640      	mov	r0, r8
 8006064:	f000 f882 	bl	800616c <_printf_i>
 8006068:	e7ea      	b.n	8006040 <_svfiprintf_r+0x1b0>
 800606a:	bf00      	nop
 800606c:	080065fc 	.word	0x080065fc
 8006070:	08006602 	.word	0x08006602
 8006074:	08006606 	.word	0x08006606
 8006078:	00000000 	.word	0x00000000
 800607c:	08005ddd 	.word	0x08005ddd

08006080 <_printf_common>:
 8006080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006084:	4691      	mov	r9, r2
 8006086:	461f      	mov	r7, r3
 8006088:	688a      	ldr	r2, [r1, #8]
 800608a:	690b      	ldr	r3, [r1, #16]
 800608c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006090:	4293      	cmp	r3, r2
 8006092:	bfb8      	it	lt
 8006094:	4613      	movlt	r3, r2
 8006096:	f8c9 3000 	str.w	r3, [r9]
 800609a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800609e:	4606      	mov	r6, r0
 80060a0:	460c      	mov	r4, r1
 80060a2:	b112      	cbz	r2, 80060aa <_printf_common+0x2a>
 80060a4:	3301      	adds	r3, #1
 80060a6:	f8c9 3000 	str.w	r3, [r9]
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	0699      	lsls	r1, r3, #26
 80060ae:	bf42      	ittt	mi
 80060b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80060b4:	3302      	addmi	r3, #2
 80060b6:	f8c9 3000 	strmi.w	r3, [r9]
 80060ba:	6825      	ldr	r5, [r4, #0]
 80060bc:	f015 0506 	ands.w	r5, r5, #6
 80060c0:	d107      	bne.n	80060d2 <_printf_common+0x52>
 80060c2:	f104 0a19 	add.w	sl, r4, #25
 80060c6:	68e3      	ldr	r3, [r4, #12]
 80060c8:	f8d9 2000 	ldr.w	r2, [r9]
 80060cc:	1a9b      	subs	r3, r3, r2
 80060ce:	42ab      	cmp	r3, r5
 80060d0:	dc28      	bgt.n	8006124 <_printf_common+0xa4>
 80060d2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80060d6:	6822      	ldr	r2, [r4, #0]
 80060d8:	3300      	adds	r3, #0
 80060da:	bf18      	it	ne
 80060dc:	2301      	movne	r3, #1
 80060de:	0692      	lsls	r2, r2, #26
 80060e0:	d42d      	bmi.n	800613e <_printf_common+0xbe>
 80060e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060e6:	4639      	mov	r1, r7
 80060e8:	4630      	mov	r0, r6
 80060ea:	47c0      	blx	r8
 80060ec:	3001      	adds	r0, #1
 80060ee:	d020      	beq.n	8006132 <_printf_common+0xb2>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	68e5      	ldr	r5, [r4, #12]
 80060f4:	f8d9 2000 	ldr.w	r2, [r9]
 80060f8:	f003 0306 	and.w	r3, r3, #6
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	bf08      	it	eq
 8006100:	1aad      	subeq	r5, r5, r2
 8006102:	68a3      	ldr	r3, [r4, #8]
 8006104:	6922      	ldr	r2, [r4, #16]
 8006106:	bf0c      	ite	eq
 8006108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800610c:	2500      	movne	r5, #0
 800610e:	4293      	cmp	r3, r2
 8006110:	bfc4      	itt	gt
 8006112:	1a9b      	subgt	r3, r3, r2
 8006114:	18ed      	addgt	r5, r5, r3
 8006116:	f04f 0900 	mov.w	r9, #0
 800611a:	341a      	adds	r4, #26
 800611c:	454d      	cmp	r5, r9
 800611e:	d11a      	bne.n	8006156 <_printf_common+0xd6>
 8006120:	2000      	movs	r0, #0
 8006122:	e008      	b.n	8006136 <_printf_common+0xb6>
 8006124:	2301      	movs	r3, #1
 8006126:	4652      	mov	r2, sl
 8006128:	4639      	mov	r1, r7
 800612a:	4630      	mov	r0, r6
 800612c:	47c0      	blx	r8
 800612e:	3001      	adds	r0, #1
 8006130:	d103      	bne.n	800613a <_printf_common+0xba>
 8006132:	f04f 30ff 	mov.w	r0, #4294967295
 8006136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800613a:	3501      	adds	r5, #1
 800613c:	e7c3      	b.n	80060c6 <_printf_common+0x46>
 800613e:	18e1      	adds	r1, r4, r3
 8006140:	1c5a      	adds	r2, r3, #1
 8006142:	2030      	movs	r0, #48	; 0x30
 8006144:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006148:	4422      	add	r2, r4
 800614a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800614e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006152:	3302      	adds	r3, #2
 8006154:	e7c5      	b.n	80060e2 <_printf_common+0x62>
 8006156:	2301      	movs	r3, #1
 8006158:	4622      	mov	r2, r4
 800615a:	4639      	mov	r1, r7
 800615c:	4630      	mov	r0, r6
 800615e:	47c0      	blx	r8
 8006160:	3001      	adds	r0, #1
 8006162:	d0e6      	beq.n	8006132 <_printf_common+0xb2>
 8006164:	f109 0901 	add.w	r9, r9, #1
 8006168:	e7d8      	b.n	800611c <_printf_common+0x9c>
	...

0800616c <_printf_i>:
 800616c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006170:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006174:	460c      	mov	r4, r1
 8006176:	7e09      	ldrb	r1, [r1, #24]
 8006178:	b085      	sub	sp, #20
 800617a:	296e      	cmp	r1, #110	; 0x6e
 800617c:	4617      	mov	r7, r2
 800617e:	4606      	mov	r6, r0
 8006180:	4698      	mov	r8, r3
 8006182:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006184:	f000 80b3 	beq.w	80062ee <_printf_i+0x182>
 8006188:	d822      	bhi.n	80061d0 <_printf_i+0x64>
 800618a:	2963      	cmp	r1, #99	; 0x63
 800618c:	d036      	beq.n	80061fc <_printf_i+0x90>
 800618e:	d80a      	bhi.n	80061a6 <_printf_i+0x3a>
 8006190:	2900      	cmp	r1, #0
 8006192:	f000 80b9 	beq.w	8006308 <_printf_i+0x19c>
 8006196:	2958      	cmp	r1, #88	; 0x58
 8006198:	f000 8083 	beq.w	80062a2 <_printf_i+0x136>
 800619c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061a0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80061a4:	e032      	b.n	800620c <_printf_i+0xa0>
 80061a6:	2964      	cmp	r1, #100	; 0x64
 80061a8:	d001      	beq.n	80061ae <_printf_i+0x42>
 80061aa:	2969      	cmp	r1, #105	; 0x69
 80061ac:	d1f6      	bne.n	800619c <_printf_i+0x30>
 80061ae:	6820      	ldr	r0, [r4, #0]
 80061b0:	6813      	ldr	r3, [r2, #0]
 80061b2:	0605      	lsls	r5, r0, #24
 80061b4:	f103 0104 	add.w	r1, r3, #4
 80061b8:	d52a      	bpl.n	8006210 <_printf_i+0xa4>
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6011      	str	r1, [r2, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	da03      	bge.n	80061ca <_printf_i+0x5e>
 80061c2:	222d      	movs	r2, #45	; 0x2d
 80061c4:	425b      	negs	r3, r3
 80061c6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80061ca:	486f      	ldr	r0, [pc, #444]	; (8006388 <_printf_i+0x21c>)
 80061cc:	220a      	movs	r2, #10
 80061ce:	e039      	b.n	8006244 <_printf_i+0xd8>
 80061d0:	2973      	cmp	r1, #115	; 0x73
 80061d2:	f000 809d 	beq.w	8006310 <_printf_i+0x1a4>
 80061d6:	d808      	bhi.n	80061ea <_printf_i+0x7e>
 80061d8:	296f      	cmp	r1, #111	; 0x6f
 80061da:	d020      	beq.n	800621e <_printf_i+0xb2>
 80061dc:	2970      	cmp	r1, #112	; 0x70
 80061de:	d1dd      	bne.n	800619c <_printf_i+0x30>
 80061e0:	6823      	ldr	r3, [r4, #0]
 80061e2:	f043 0320 	orr.w	r3, r3, #32
 80061e6:	6023      	str	r3, [r4, #0]
 80061e8:	e003      	b.n	80061f2 <_printf_i+0x86>
 80061ea:	2975      	cmp	r1, #117	; 0x75
 80061ec:	d017      	beq.n	800621e <_printf_i+0xb2>
 80061ee:	2978      	cmp	r1, #120	; 0x78
 80061f0:	d1d4      	bne.n	800619c <_printf_i+0x30>
 80061f2:	2378      	movs	r3, #120	; 0x78
 80061f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061f8:	4864      	ldr	r0, [pc, #400]	; (800638c <_printf_i+0x220>)
 80061fa:	e055      	b.n	80062a8 <_printf_i+0x13c>
 80061fc:	6813      	ldr	r3, [r2, #0]
 80061fe:	1d19      	adds	r1, r3, #4
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6011      	str	r1, [r2, #0]
 8006204:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006208:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800620c:	2301      	movs	r3, #1
 800620e:	e08c      	b.n	800632a <_printf_i+0x1be>
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	6011      	str	r1, [r2, #0]
 8006214:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006218:	bf18      	it	ne
 800621a:	b21b      	sxthne	r3, r3
 800621c:	e7cf      	b.n	80061be <_printf_i+0x52>
 800621e:	6813      	ldr	r3, [r2, #0]
 8006220:	6825      	ldr	r5, [r4, #0]
 8006222:	1d18      	adds	r0, r3, #4
 8006224:	6010      	str	r0, [r2, #0]
 8006226:	0628      	lsls	r0, r5, #24
 8006228:	d501      	bpl.n	800622e <_printf_i+0xc2>
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	e002      	b.n	8006234 <_printf_i+0xc8>
 800622e:	0668      	lsls	r0, r5, #25
 8006230:	d5fb      	bpl.n	800622a <_printf_i+0xbe>
 8006232:	881b      	ldrh	r3, [r3, #0]
 8006234:	4854      	ldr	r0, [pc, #336]	; (8006388 <_printf_i+0x21c>)
 8006236:	296f      	cmp	r1, #111	; 0x6f
 8006238:	bf14      	ite	ne
 800623a:	220a      	movne	r2, #10
 800623c:	2208      	moveq	r2, #8
 800623e:	2100      	movs	r1, #0
 8006240:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006244:	6865      	ldr	r5, [r4, #4]
 8006246:	60a5      	str	r5, [r4, #8]
 8006248:	2d00      	cmp	r5, #0
 800624a:	f2c0 8095 	blt.w	8006378 <_printf_i+0x20c>
 800624e:	6821      	ldr	r1, [r4, #0]
 8006250:	f021 0104 	bic.w	r1, r1, #4
 8006254:	6021      	str	r1, [r4, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d13d      	bne.n	80062d6 <_printf_i+0x16a>
 800625a:	2d00      	cmp	r5, #0
 800625c:	f040 808e 	bne.w	800637c <_printf_i+0x210>
 8006260:	4665      	mov	r5, ip
 8006262:	2a08      	cmp	r2, #8
 8006264:	d10b      	bne.n	800627e <_printf_i+0x112>
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	07db      	lsls	r3, r3, #31
 800626a:	d508      	bpl.n	800627e <_printf_i+0x112>
 800626c:	6923      	ldr	r3, [r4, #16]
 800626e:	6862      	ldr	r2, [r4, #4]
 8006270:	429a      	cmp	r2, r3
 8006272:	bfde      	ittt	le
 8006274:	2330      	movle	r3, #48	; 0x30
 8006276:	f805 3c01 	strble.w	r3, [r5, #-1]
 800627a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800627e:	ebac 0305 	sub.w	r3, ip, r5
 8006282:	6123      	str	r3, [r4, #16]
 8006284:	f8cd 8000 	str.w	r8, [sp]
 8006288:	463b      	mov	r3, r7
 800628a:	aa03      	add	r2, sp, #12
 800628c:	4621      	mov	r1, r4
 800628e:	4630      	mov	r0, r6
 8006290:	f7ff fef6 	bl	8006080 <_printf_common>
 8006294:	3001      	adds	r0, #1
 8006296:	d14d      	bne.n	8006334 <_printf_i+0x1c8>
 8006298:	f04f 30ff 	mov.w	r0, #4294967295
 800629c:	b005      	add	sp, #20
 800629e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80062a2:	4839      	ldr	r0, [pc, #228]	; (8006388 <_printf_i+0x21c>)
 80062a4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80062a8:	6813      	ldr	r3, [r2, #0]
 80062aa:	6821      	ldr	r1, [r4, #0]
 80062ac:	1d1d      	adds	r5, r3, #4
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6015      	str	r5, [r2, #0]
 80062b2:	060a      	lsls	r2, r1, #24
 80062b4:	d50b      	bpl.n	80062ce <_printf_i+0x162>
 80062b6:	07ca      	lsls	r2, r1, #31
 80062b8:	bf44      	itt	mi
 80062ba:	f041 0120 	orrmi.w	r1, r1, #32
 80062be:	6021      	strmi	r1, [r4, #0]
 80062c0:	b91b      	cbnz	r3, 80062ca <_printf_i+0x15e>
 80062c2:	6822      	ldr	r2, [r4, #0]
 80062c4:	f022 0220 	bic.w	r2, r2, #32
 80062c8:	6022      	str	r2, [r4, #0]
 80062ca:	2210      	movs	r2, #16
 80062cc:	e7b7      	b.n	800623e <_printf_i+0xd2>
 80062ce:	064d      	lsls	r5, r1, #25
 80062d0:	bf48      	it	mi
 80062d2:	b29b      	uxthmi	r3, r3
 80062d4:	e7ef      	b.n	80062b6 <_printf_i+0x14a>
 80062d6:	4665      	mov	r5, ip
 80062d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80062dc:	fb02 3311 	mls	r3, r2, r1, r3
 80062e0:	5cc3      	ldrb	r3, [r0, r3]
 80062e2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80062e6:	460b      	mov	r3, r1
 80062e8:	2900      	cmp	r1, #0
 80062ea:	d1f5      	bne.n	80062d8 <_printf_i+0x16c>
 80062ec:	e7b9      	b.n	8006262 <_printf_i+0xf6>
 80062ee:	6813      	ldr	r3, [r2, #0]
 80062f0:	6825      	ldr	r5, [r4, #0]
 80062f2:	6961      	ldr	r1, [r4, #20]
 80062f4:	1d18      	adds	r0, r3, #4
 80062f6:	6010      	str	r0, [r2, #0]
 80062f8:	0628      	lsls	r0, r5, #24
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	d501      	bpl.n	8006302 <_printf_i+0x196>
 80062fe:	6019      	str	r1, [r3, #0]
 8006300:	e002      	b.n	8006308 <_printf_i+0x19c>
 8006302:	066a      	lsls	r2, r5, #25
 8006304:	d5fb      	bpl.n	80062fe <_printf_i+0x192>
 8006306:	8019      	strh	r1, [r3, #0]
 8006308:	2300      	movs	r3, #0
 800630a:	6123      	str	r3, [r4, #16]
 800630c:	4665      	mov	r5, ip
 800630e:	e7b9      	b.n	8006284 <_printf_i+0x118>
 8006310:	6813      	ldr	r3, [r2, #0]
 8006312:	1d19      	adds	r1, r3, #4
 8006314:	6011      	str	r1, [r2, #0]
 8006316:	681d      	ldr	r5, [r3, #0]
 8006318:	6862      	ldr	r2, [r4, #4]
 800631a:	2100      	movs	r1, #0
 800631c:	4628      	mov	r0, r5
 800631e:	f7f9 ff67 	bl	80001f0 <memchr>
 8006322:	b108      	cbz	r0, 8006328 <_printf_i+0x1bc>
 8006324:	1b40      	subs	r0, r0, r5
 8006326:	6060      	str	r0, [r4, #4]
 8006328:	6863      	ldr	r3, [r4, #4]
 800632a:	6123      	str	r3, [r4, #16]
 800632c:	2300      	movs	r3, #0
 800632e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006332:	e7a7      	b.n	8006284 <_printf_i+0x118>
 8006334:	6923      	ldr	r3, [r4, #16]
 8006336:	462a      	mov	r2, r5
 8006338:	4639      	mov	r1, r7
 800633a:	4630      	mov	r0, r6
 800633c:	47c0      	blx	r8
 800633e:	3001      	adds	r0, #1
 8006340:	d0aa      	beq.n	8006298 <_printf_i+0x12c>
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	079b      	lsls	r3, r3, #30
 8006346:	d413      	bmi.n	8006370 <_printf_i+0x204>
 8006348:	68e0      	ldr	r0, [r4, #12]
 800634a:	9b03      	ldr	r3, [sp, #12]
 800634c:	4298      	cmp	r0, r3
 800634e:	bfb8      	it	lt
 8006350:	4618      	movlt	r0, r3
 8006352:	e7a3      	b.n	800629c <_printf_i+0x130>
 8006354:	2301      	movs	r3, #1
 8006356:	464a      	mov	r2, r9
 8006358:	4639      	mov	r1, r7
 800635a:	4630      	mov	r0, r6
 800635c:	47c0      	blx	r8
 800635e:	3001      	adds	r0, #1
 8006360:	d09a      	beq.n	8006298 <_printf_i+0x12c>
 8006362:	3501      	adds	r5, #1
 8006364:	68e3      	ldr	r3, [r4, #12]
 8006366:	9a03      	ldr	r2, [sp, #12]
 8006368:	1a9b      	subs	r3, r3, r2
 800636a:	42ab      	cmp	r3, r5
 800636c:	dcf2      	bgt.n	8006354 <_printf_i+0x1e8>
 800636e:	e7eb      	b.n	8006348 <_printf_i+0x1dc>
 8006370:	2500      	movs	r5, #0
 8006372:	f104 0919 	add.w	r9, r4, #25
 8006376:	e7f5      	b.n	8006364 <_printf_i+0x1f8>
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1ac      	bne.n	80062d6 <_printf_i+0x16a>
 800637c:	7803      	ldrb	r3, [r0, #0]
 800637e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006382:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006386:	e76c      	b.n	8006262 <_printf_i+0xf6>
 8006388:	0800660d 	.word	0x0800660d
 800638c:	0800661e 	.word	0x0800661e

08006390 <memcpy>:
 8006390:	b510      	push	{r4, lr}
 8006392:	1e43      	subs	r3, r0, #1
 8006394:	440a      	add	r2, r1
 8006396:	4291      	cmp	r1, r2
 8006398:	d100      	bne.n	800639c <memcpy+0xc>
 800639a:	bd10      	pop	{r4, pc}
 800639c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063a4:	e7f7      	b.n	8006396 <memcpy+0x6>

080063a6 <memmove>:
 80063a6:	4288      	cmp	r0, r1
 80063a8:	b510      	push	{r4, lr}
 80063aa:	eb01 0302 	add.w	r3, r1, r2
 80063ae:	d807      	bhi.n	80063c0 <memmove+0x1a>
 80063b0:	1e42      	subs	r2, r0, #1
 80063b2:	4299      	cmp	r1, r3
 80063b4:	d00a      	beq.n	80063cc <memmove+0x26>
 80063b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063ba:	f802 4f01 	strb.w	r4, [r2, #1]!
 80063be:	e7f8      	b.n	80063b2 <memmove+0xc>
 80063c0:	4283      	cmp	r3, r0
 80063c2:	d9f5      	bls.n	80063b0 <memmove+0xa>
 80063c4:	1881      	adds	r1, r0, r2
 80063c6:	1ad2      	subs	r2, r2, r3
 80063c8:	42d3      	cmn	r3, r2
 80063ca:	d100      	bne.n	80063ce <memmove+0x28>
 80063cc:	bd10      	pop	{r4, pc}
 80063ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80063d2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80063d6:	e7f7      	b.n	80063c8 <memmove+0x22>

080063d8 <_free_r>:
 80063d8:	b538      	push	{r3, r4, r5, lr}
 80063da:	4605      	mov	r5, r0
 80063dc:	2900      	cmp	r1, #0
 80063de:	d045      	beq.n	800646c <_free_r+0x94>
 80063e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063e4:	1f0c      	subs	r4, r1, #4
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	bfb8      	it	lt
 80063ea:	18e4      	addlt	r4, r4, r3
 80063ec:	f000 f8d2 	bl	8006594 <__malloc_lock>
 80063f0:	4a1f      	ldr	r2, [pc, #124]	; (8006470 <_free_r+0x98>)
 80063f2:	6813      	ldr	r3, [r2, #0]
 80063f4:	4610      	mov	r0, r2
 80063f6:	b933      	cbnz	r3, 8006406 <_free_r+0x2e>
 80063f8:	6063      	str	r3, [r4, #4]
 80063fa:	6014      	str	r4, [r2, #0]
 80063fc:	4628      	mov	r0, r5
 80063fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006402:	f000 b8c8 	b.w	8006596 <__malloc_unlock>
 8006406:	42a3      	cmp	r3, r4
 8006408:	d90c      	bls.n	8006424 <_free_r+0x4c>
 800640a:	6821      	ldr	r1, [r4, #0]
 800640c:	1862      	adds	r2, r4, r1
 800640e:	4293      	cmp	r3, r2
 8006410:	bf04      	itt	eq
 8006412:	681a      	ldreq	r2, [r3, #0]
 8006414:	685b      	ldreq	r3, [r3, #4]
 8006416:	6063      	str	r3, [r4, #4]
 8006418:	bf04      	itt	eq
 800641a:	1852      	addeq	r2, r2, r1
 800641c:	6022      	streq	r2, [r4, #0]
 800641e:	6004      	str	r4, [r0, #0]
 8006420:	e7ec      	b.n	80063fc <_free_r+0x24>
 8006422:	4613      	mov	r3, r2
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	b10a      	cbz	r2, 800642c <_free_r+0x54>
 8006428:	42a2      	cmp	r2, r4
 800642a:	d9fa      	bls.n	8006422 <_free_r+0x4a>
 800642c:	6819      	ldr	r1, [r3, #0]
 800642e:	1858      	adds	r0, r3, r1
 8006430:	42a0      	cmp	r0, r4
 8006432:	d10b      	bne.n	800644c <_free_r+0x74>
 8006434:	6820      	ldr	r0, [r4, #0]
 8006436:	4401      	add	r1, r0
 8006438:	1858      	adds	r0, r3, r1
 800643a:	4282      	cmp	r2, r0
 800643c:	6019      	str	r1, [r3, #0]
 800643e:	d1dd      	bne.n	80063fc <_free_r+0x24>
 8006440:	6810      	ldr	r0, [r2, #0]
 8006442:	6852      	ldr	r2, [r2, #4]
 8006444:	605a      	str	r2, [r3, #4]
 8006446:	4401      	add	r1, r0
 8006448:	6019      	str	r1, [r3, #0]
 800644a:	e7d7      	b.n	80063fc <_free_r+0x24>
 800644c:	d902      	bls.n	8006454 <_free_r+0x7c>
 800644e:	230c      	movs	r3, #12
 8006450:	602b      	str	r3, [r5, #0]
 8006452:	e7d3      	b.n	80063fc <_free_r+0x24>
 8006454:	6820      	ldr	r0, [r4, #0]
 8006456:	1821      	adds	r1, r4, r0
 8006458:	428a      	cmp	r2, r1
 800645a:	bf04      	itt	eq
 800645c:	6811      	ldreq	r1, [r2, #0]
 800645e:	6852      	ldreq	r2, [r2, #4]
 8006460:	6062      	str	r2, [r4, #4]
 8006462:	bf04      	itt	eq
 8006464:	1809      	addeq	r1, r1, r0
 8006466:	6021      	streq	r1, [r4, #0]
 8006468:	605c      	str	r4, [r3, #4]
 800646a:	e7c7      	b.n	80063fc <_free_r+0x24>
 800646c:	bd38      	pop	{r3, r4, r5, pc}
 800646e:	bf00      	nop
 8006470:	20000094 	.word	0x20000094

08006474 <_malloc_r>:
 8006474:	b570      	push	{r4, r5, r6, lr}
 8006476:	1ccd      	adds	r5, r1, #3
 8006478:	f025 0503 	bic.w	r5, r5, #3
 800647c:	3508      	adds	r5, #8
 800647e:	2d0c      	cmp	r5, #12
 8006480:	bf38      	it	cc
 8006482:	250c      	movcc	r5, #12
 8006484:	2d00      	cmp	r5, #0
 8006486:	4606      	mov	r6, r0
 8006488:	db01      	blt.n	800648e <_malloc_r+0x1a>
 800648a:	42a9      	cmp	r1, r5
 800648c:	d903      	bls.n	8006496 <_malloc_r+0x22>
 800648e:	230c      	movs	r3, #12
 8006490:	6033      	str	r3, [r6, #0]
 8006492:	2000      	movs	r0, #0
 8006494:	bd70      	pop	{r4, r5, r6, pc}
 8006496:	f000 f87d 	bl	8006594 <__malloc_lock>
 800649a:	4a21      	ldr	r2, [pc, #132]	; (8006520 <_malloc_r+0xac>)
 800649c:	6814      	ldr	r4, [r2, #0]
 800649e:	4621      	mov	r1, r4
 80064a0:	b991      	cbnz	r1, 80064c8 <_malloc_r+0x54>
 80064a2:	4c20      	ldr	r4, [pc, #128]	; (8006524 <_malloc_r+0xb0>)
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	b91b      	cbnz	r3, 80064b0 <_malloc_r+0x3c>
 80064a8:	4630      	mov	r0, r6
 80064aa:	f000 f863 	bl	8006574 <_sbrk_r>
 80064ae:	6020      	str	r0, [r4, #0]
 80064b0:	4629      	mov	r1, r5
 80064b2:	4630      	mov	r0, r6
 80064b4:	f000 f85e 	bl	8006574 <_sbrk_r>
 80064b8:	1c43      	adds	r3, r0, #1
 80064ba:	d124      	bne.n	8006506 <_malloc_r+0x92>
 80064bc:	230c      	movs	r3, #12
 80064be:	6033      	str	r3, [r6, #0]
 80064c0:	4630      	mov	r0, r6
 80064c2:	f000 f868 	bl	8006596 <__malloc_unlock>
 80064c6:	e7e4      	b.n	8006492 <_malloc_r+0x1e>
 80064c8:	680b      	ldr	r3, [r1, #0]
 80064ca:	1b5b      	subs	r3, r3, r5
 80064cc:	d418      	bmi.n	8006500 <_malloc_r+0x8c>
 80064ce:	2b0b      	cmp	r3, #11
 80064d0:	d90f      	bls.n	80064f2 <_malloc_r+0x7e>
 80064d2:	600b      	str	r3, [r1, #0]
 80064d4:	50cd      	str	r5, [r1, r3]
 80064d6:	18cc      	adds	r4, r1, r3
 80064d8:	4630      	mov	r0, r6
 80064da:	f000 f85c 	bl	8006596 <__malloc_unlock>
 80064de:	f104 000b 	add.w	r0, r4, #11
 80064e2:	1d23      	adds	r3, r4, #4
 80064e4:	f020 0007 	bic.w	r0, r0, #7
 80064e8:	1ac3      	subs	r3, r0, r3
 80064ea:	d0d3      	beq.n	8006494 <_malloc_r+0x20>
 80064ec:	425a      	negs	r2, r3
 80064ee:	50e2      	str	r2, [r4, r3]
 80064f0:	e7d0      	b.n	8006494 <_malloc_r+0x20>
 80064f2:	428c      	cmp	r4, r1
 80064f4:	684b      	ldr	r3, [r1, #4]
 80064f6:	bf16      	itet	ne
 80064f8:	6063      	strne	r3, [r4, #4]
 80064fa:	6013      	streq	r3, [r2, #0]
 80064fc:	460c      	movne	r4, r1
 80064fe:	e7eb      	b.n	80064d8 <_malloc_r+0x64>
 8006500:	460c      	mov	r4, r1
 8006502:	6849      	ldr	r1, [r1, #4]
 8006504:	e7cc      	b.n	80064a0 <_malloc_r+0x2c>
 8006506:	1cc4      	adds	r4, r0, #3
 8006508:	f024 0403 	bic.w	r4, r4, #3
 800650c:	42a0      	cmp	r0, r4
 800650e:	d005      	beq.n	800651c <_malloc_r+0xa8>
 8006510:	1a21      	subs	r1, r4, r0
 8006512:	4630      	mov	r0, r6
 8006514:	f000 f82e 	bl	8006574 <_sbrk_r>
 8006518:	3001      	adds	r0, #1
 800651a:	d0cf      	beq.n	80064bc <_malloc_r+0x48>
 800651c:	6025      	str	r5, [r4, #0]
 800651e:	e7db      	b.n	80064d8 <_malloc_r+0x64>
 8006520:	20000094 	.word	0x20000094
 8006524:	20000098 	.word	0x20000098

08006528 <_realloc_r>:
 8006528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800652a:	4607      	mov	r7, r0
 800652c:	4614      	mov	r4, r2
 800652e:	460e      	mov	r6, r1
 8006530:	b921      	cbnz	r1, 800653c <_realloc_r+0x14>
 8006532:	4611      	mov	r1, r2
 8006534:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006538:	f7ff bf9c 	b.w	8006474 <_malloc_r>
 800653c:	b922      	cbnz	r2, 8006548 <_realloc_r+0x20>
 800653e:	f7ff ff4b 	bl	80063d8 <_free_r>
 8006542:	4625      	mov	r5, r4
 8006544:	4628      	mov	r0, r5
 8006546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006548:	f000 f826 	bl	8006598 <_malloc_usable_size_r>
 800654c:	42a0      	cmp	r0, r4
 800654e:	d20f      	bcs.n	8006570 <_realloc_r+0x48>
 8006550:	4621      	mov	r1, r4
 8006552:	4638      	mov	r0, r7
 8006554:	f7ff ff8e 	bl	8006474 <_malloc_r>
 8006558:	4605      	mov	r5, r0
 800655a:	2800      	cmp	r0, #0
 800655c:	d0f2      	beq.n	8006544 <_realloc_r+0x1c>
 800655e:	4631      	mov	r1, r6
 8006560:	4622      	mov	r2, r4
 8006562:	f7ff ff15 	bl	8006390 <memcpy>
 8006566:	4631      	mov	r1, r6
 8006568:	4638      	mov	r0, r7
 800656a:	f7ff ff35 	bl	80063d8 <_free_r>
 800656e:	e7e9      	b.n	8006544 <_realloc_r+0x1c>
 8006570:	4635      	mov	r5, r6
 8006572:	e7e7      	b.n	8006544 <_realloc_r+0x1c>

08006574 <_sbrk_r>:
 8006574:	b538      	push	{r3, r4, r5, lr}
 8006576:	4c06      	ldr	r4, [pc, #24]	; (8006590 <_sbrk_r+0x1c>)
 8006578:	2300      	movs	r3, #0
 800657a:	4605      	mov	r5, r0
 800657c:	4608      	mov	r0, r1
 800657e:	6023      	str	r3, [r4, #0]
 8006580:	f7fb fde6 	bl	8002150 <_sbrk>
 8006584:	1c43      	adds	r3, r0, #1
 8006586:	d102      	bne.n	800658e <_sbrk_r+0x1a>
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	b103      	cbz	r3, 800658e <_sbrk_r+0x1a>
 800658c:	602b      	str	r3, [r5, #0]
 800658e:	bd38      	pop	{r3, r4, r5, pc}
 8006590:	20000458 	.word	0x20000458

08006594 <__malloc_lock>:
 8006594:	4770      	bx	lr

08006596 <__malloc_unlock>:
 8006596:	4770      	bx	lr

08006598 <_malloc_usable_size_r>:
 8006598:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800659c:	1f18      	subs	r0, r3, #4
 800659e:	2b00      	cmp	r3, #0
 80065a0:	bfbc      	itt	lt
 80065a2:	580b      	ldrlt	r3, [r1, r0]
 80065a4:	18c0      	addlt	r0, r0, r3
 80065a6:	4770      	bx	lr

080065a8 <_init>:
 80065a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065aa:	bf00      	nop
 80065ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ae:	bc08      	pop	{r3}
 80065b0:	469e      	mov	lr, r3
 80065b2:	4770      	bx	lr

080065b4 <_fini>:
 80065b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b6:	bf00      	nop
 80065b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ba:	bc08      	pop	{r3}
 80065bc:	469e      	mov	lr, r3
 80065be:	4770      	bx	lr
