GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\pc.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\alu.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\leg4.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\leg4sys.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\clkdiv.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\debounce.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\drv7seg4.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\mux7seg.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\leg4_rom.sv'
Compiling module 'leg4sys'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\leg4sys.sv":1)
Compiling module 'clkdiv'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\clkdiv.sv":1)
Compiling module 'debounce'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\debounce.sv":1)
Compiling module 'leg4'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\leg4.sv":1)
Compiling module 'pc'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\pc.sv":1)
Compiling module 'alu'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\alu.sv":14)
Compiling module 'leg4_rom'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\leg4_rom.sv":1)
Compiling module 'drv7seg4'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\drv7seg4.sv":1)
Compiling module 'mux7seg'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\src\mux7seg.sv":1)
NOTE  (EX0101) : Current top module is "leg4sys"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\impl\gwsynthesis\onekiwi_cpu.vg" completed
[100%] Generate report file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_cpu\impl\gwsynthesis\onekiwi_cpu_syn.rpt.html" completed
GowinSynthesis finish
