// Seed: 1203281354
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    output wor   id_4
);
  uwire id_6;
  ;
  assign module_1.id_8 = 0;
  assign id_6 = -1 !=? -1'b0;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    output wand id_5,
    output wor id_6,
    output wire id_7,
    input tri1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_5
  );
  generate
    assign id_3 = -1;
  endgenerate
endmodule
