// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.741500,HLS_SYN_LAT=52,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=93,HLS_SYN_LUT=469}" *)

module dut (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strm_in_V_dout,
        strm_in_V_empty_n,
        strm_in_V_read,
        strm_out_V_din,
        strm_out_V_full_n,
        strm_out_V_write
);

parameter    ap_ST_st1_fsm_0 = 16'b1;
parameter    ap_ST_st2_fsm_1 = 16'b10;
parameter    ap_ST_st3_fsm_2 = 16'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 16'b1000;
parameter    ap_ST_pp0_stg1_fsm_4 = 16'b10000;
parameter    ap_ST_pp0_stg2_fsm_5 = 16'b100000;
parameter    ap_ST_pp0_stg3_fsm_6 = 16'b1000000;
parameter    ap_ST_pp0_stg4_fsm_7 = 16'b10000000;
parameter    ap_ST_pp0_stg5_fsm_8 = 16'b100000000;
parameter    ap_ST_pp0_stg6_fsm_9 = 16'b1000000000;
parameter    ap_ST_pp0_stg7_fsm_10 = 16'b10000000000;
parameter    ap_ST_pp0_stg8_fsm_11 = 16'b100000000000;
parameter    ap_ST_pp0_stg9_fsm_12 = 16'b1000000000000;
parameter    ap_ST_pp0_stg10_fsm_13 = 16'b10000000000000;
parameter    ap_ST_pp0_stg11_fsm_14 = 16'b100000000000000;
parameter    ap_ST_st17_fsm_15 = 16'b1000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_F = 32'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] strm_in_V_dout;
input   strm_in_V_empty_n;
output   strm_in_V_read;
output  [31:0] strm_out_V_din;
input   strm_out_V_full_n;
output   strm_out_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strm_in_V_read;
reg strm_out_V_write;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_31;
reg    strm_in_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_12;
reg    ap_sig_55;
reg    ap_reg_ppiten_pp0_it0;
reg   [0:0] exitcond_i_reg_301;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_13;
reg    ap_sig_70;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_14;
reg    ap_sig_80;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_90;
reg    ap_reg_ppiten_pp0_it1;
reg    strm_out_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_4;
reg    ap_sig_103;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_5;
reg    ap_sig_112;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_6;
reg    ap_sig_122;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_7;
reg    ap_sig_132;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_8;
reg    ap_sig_142;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_9;
reg    ap_sig_152;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_10;
reg    ap_sig_162;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_11;
reg    ap_sig_172;
reg   [3:0] proc_i_reg_110;
wire   [31:0] p_Val2_s_fu_121_p1;
reg   [31:0] p_Val2_s_reg_276;
reg    ap_sig_187;
wire   [22:0] loc_V_1_fu_135_p1;
reg   [22:0] loc_V_1_reg_281;
wire   [0:0] isNeg_fu_149_p3;
reg   [0:0] isNeg_reg_286;
wire   [8:0] sh_assign_1_fu_167_p3;
reg   [8:0] sh_assign_1_reg_291;
wire   [0:0] cond_fu_258_p2;
reg   [0:0] cond_reg_297;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_203;
wire   [0:0] exitcond_i_fu_264_p2;
reg    ap_sig_210;
wire   [3:0] proc_fu_270_p2;
reg   [3:0] proc_reg_305;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_223;
reg   [3:0] proc_i_phi_fu_114_p4;
reg    ap_sig_209;
wire   [7:0] loc_V_fu_125_p4;
wire   [8:0] tmp_i_i_i_cast1_fu_139_p1;
wire   [8:0] sh_assign_fu_143_p2;
wire   [7:0] tmp_1_i_i_fu_157_p2;
wire  signed [8:0] tmp_1_i_i_cast_fu_163_p1;
wire   [23:0] p_Result_1_fu_182_p3;
wire  signed [31:0] sh_assign_1_cast_fu_193_p1;
wire  signed [23:0] sh_assign_1_cast_cast_fu_196_p1;
wire   [77:0] tmp_i_i_fu_189_p1;
wire   [77:0] tmp_2_i_i_fu_199_p1;
wire   [23:0] tmp_3_i_i_fu_203_p2;
wire   [0:0] tmp_fu_215_p3;
wire   [77:0] tmp_5_i_i_fu_209_p2;
wire   [31:0] tmp_s_fu_223_p1;
wire   [31:0] tmp_1_fu_227_p4;
wire   [31:0] p_Val2_3_fu_237_p3;
wire   [0:0] p_Result_s_fu_175_p3;
wire   [31:0] p_Val2_7_i_i_fu_244_p2;
wire   [31:0] p_Val2_5_fu_250_p3;
reg    ap_sig_cseq_ST_st17_fsm_15;
reg    ap_sig_391;
reg   [15:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210) & ~(1'b0 == exitcond_i_fu_264_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == cond_reg_297))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_14) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == cond_reg_297)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_14) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210) & ~(exitcond_i_reg_301 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == cond_reg_297))) begin
        proc_i_reg_110 <= ap_const_lv4_0;
    end else if (((exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210))) begin
        proc_i_reg_110 <= proc_reg_305;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        cond_reg_297 <= cond_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210))) begin
        exitcond_i_reg_301 <= exitcond_i_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_187)) begin
        isNeg_reg_286 <= sh_assign_fu_143_p2[ap_const_lv32_8];
        loc_V_1_reg_281 <= loc_V_1_fu_135_p1;
        p_Val2_s_reg_276 <= p_Val2_s_fu_121_p1;
        sh_assign_1_reg_291 <= sh_assign_1_fu_167_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210))) begin
        proc_reg_305 <= proc_fu_270_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_15)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_90) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_70) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_80) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_103) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_112) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_122) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_132) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_142) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_152) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_162) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_172) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_55) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_391) begin
        ap_sig_cseq_ST_st17_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_31) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_203) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_223) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        proc_i_phi_fu_114_p4 = proc_reg_305;
    end else begin
        proc_i_phi_fu_114_p4 = proc_i_reg_110;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_12) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_13)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_14)) | ((exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1)))) begin
        strm_in_V_blk_n = strm_in_V_empty_n;
    end else begin
        strm_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_187) | ((exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_12) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_14) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)))) begin
        strm_in_V_read = 1'b1;
    end else begin
        strm_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_12) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_13)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_14)) | ((exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_9)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_10)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_11)))) begin
        strm_out_V_blk_n = strm_out_V_full_n;
    end else begin
        strm_out_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_12) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_14) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_5) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_reg_301 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)))) begin
        strm_out_V_write = 1'b1;
    end else begin
        strm_out_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_187) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == cond_reg_297)) begin
                ap_NS_fsm = ap_ST_st17_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210) & ~(1'b0 == exitcond_i_fu_264_p2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_4;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_210) & ~(1'b0 == exitcond_i_fu_264_p2))) begin
                ap_NS_fsm = ap_ST_st17_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg1_fsm_4 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_4;
            end
        end
        ap_ST_pp0_stg2_fsm_5 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_5;
            end
        end
        ap_ST_pp0_stg3_fsm_6 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_6;
            end
        end
        ap_ST_pp0_stg4_fsm_7 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_7;
            end
        end
        ap_ST_pp0_stg5_fsm_8 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_8;
            end
        end
        ap_ST_pp0_stg6_fsm_9 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_9;
            end
        end
        ap_ST_pp0_stg7_fsm_10 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_10;
            end
        end
        ap_ST_pp0_stg8_fsm_11 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_209)) begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_11;
            end
        end
        ap_ST_pp0_stg9_fsm_12 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_12;
            end
        end
        ap_ST_pp0_stg10_fsm_13 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_13;
            end
        end
        ap_ST_pp0_stg11_fsm_14 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_210)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_14;
            end
        end
        ap_ST_st17_fsm_15 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_103 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_112 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_122 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_132 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_142 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_152 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_162 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_172 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_187 = ((ap_start == 1'b0) | (strm_in_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_203 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_209 = ((exitcond_i_reg_301 == 1'b0) & (strm_out_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_210 = (((exitcond_i_reg_301 == 1'b0) & (strm_in_V_empty_n == 1'b0)) | ((exitcond_i_reg_301 == 1'b0) & (strm_out_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_223 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_31 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_391 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_55 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_70 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_80 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_90 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign cond_fu_258_p2 = ((p_Val2_5_fu_250_p3 == ap_const_lv32_1) ? 1'b1 : 1'b0);

assign exitcond_i_fu_264_p2 = ((proc_i_phi_fu_114_p4 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign isNeg_fu_149_p3 = sh_assign_fu_143_p2[ap_const_lv32_8];

assign loc_V_1_fu_135_p1 = p_Val2_s_fu_121_p1[22:0];

assign loc_V_fu_125_p4 = {{p_Val2_s_fu_121_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign p_Result_1_fu_182_p3 = {{1'b1}, {loc_V_1_reg_281}};

assign p_Result_s_fu_175_p3 = p_Val2_s_reg_276[ap_const_lv32_1F];

assign p_Val2_3_fu_237_p3 = ((isNeg_reg_286[0:0] === 1'b1) ? tmp_s_fu_223_p1 : tmp_1_fu_227_p4);

assign p_Val2_5_fu_250_p3 = ((p_Result_s_fu_175_p3[0:0] === 1'b1) ? p_Val2_7_i_i_fu_244_p2 : p_Val2_3_fu_237_p3);

assign p_Val2_7_i_i_fu_244_p2 = (ap_const_lv32_0 - p_Val2_3_fu_237_p3);

assign p_Val2_s_fu_121_p1 = strm_in_V_dout;

assign proc_fu_270_p2 = (proc_i_phi_fu_114_p4 + ap_const_lv4_1);

assign sh_assign_1_cast_cast_fu_196_p1 = $signed(sh_assign_1_reg_291);

assign sh_assign_1_cast_fu_193_p1 = $signed(sh_assign_1_reg_291);

assign sh_assign_1_fu_167_p3 = ((isNeg_fu_149_p3[0:0] === 1'b1) ? tmp_1_i_i_cast_fu_163_p1 : sh_assign_fu_143_p2);

assign sh_assign_fu_143_p2 = ($signed(ap_const_lv9_181) + $signed(tmp_i_i_i_cast1_fu_139_p1));

assign strm_out_V_din = ap_const_lv32_0;

assign tmp_1_fu_227_p4 = {{tmp_5_i_i_fu_209_p2[ap_const_lv32_36 : ap_const_lv32_17]}};

assign tmp_1_i_i_cast_fu_163_p1 = $signed(tmp_1_i_i_fu_157_p2);

assign tmp_1_i_i_fu_157_p2 = (ap_const_lv8_7F - loc_V_fu_125_p4);

assign tmp_2_i_i_fu_199_p1 = $unsigned(sh_assign_1_cast_fu_193_p1);

assign tmp_3_i_i_fu_203_p2 = p_Result_1_fu_182_p3 >> sh_assign_1_cast_cast_fu_196_p1;

assign tmp_5_i_i_fu_209_p2 = tmp_i_i_fu_189_p1 << tmp_2_i_i_fu_199_p1;

assign tmp_fu_215_p3 = tmp_3_i_i_fu_203_p2[ap_const_lv32_17];

assign tmp_i_i_fu_189_p1 = p_Result_1_fu_182_p3;

assign tmp_i_i_i_cast1_fu_139_p1 = loc_V_fu_125_p4;

assign tmp_s_fu_223_p1 = tmp_fu_215_p3;

endmodule //dut
