

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 17:19:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.342 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7196|     7196|  71.960 us|  71.960 us|  7197|  7197|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopManDist  |     7179|     7179|        26|         14|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 14, D = 26, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 28 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 2 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%result = alloca i32 1"   --->   Operation 44 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 45 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %A"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %B"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %A"   --->   Operation 53 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%B_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %B"   --->   Operation 54 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln14 = store i11 0, i11 %i" [src/EucHW.cpp:14]   --->   Operation 55 'store' 'store_ln14' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln14 = store i32 0, i32 %result" [src/EucHW.cpp:14]   --->   Operation 56 'store' 'store_ln14' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [src/EucHW.cpp:14]   --->   Operation 57 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [src/EucHW.cpp:18]   --->   Operation 58 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10" [src/EucHW.cpp:14]   --->   Operation 59 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_1, void %.split, void" [src/EucHW.cpp:14]   --->   Operation 61 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i11 %i_1" [src/EucHW.cpp:18]   --->   Operation 62 'trunc' 'trunc_ln18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln18, i3 0" [src/EucHW.cpp:18]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%or_ln18 = or i13 %shl_ln, i13 7" [src/EucHW.cpp:18]   --->   Operation 64 'or' 'or_ln18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i13 %shl_ln" [src/EucHW.cpp:18]   --->   Operation 65 'zext' 'zext_ln18_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%zext_ln18_2 = zext i13 %or_ln18" [src/EucHW.cpp:18]   --->   Operation 66 'zext' 'zext_ln18_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln18 = add i14 %zext_ln18_2, i14 1" [src/EucHW.cpp:18]   --->   Operation 67 'add' 'add_ln18' <Predicate = (!tmp_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i14 %add_ln18" [src/EucHW.cpp:18]   --->   Operation 68 'zext' 'zext_ln18_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.49ns)   --->   "%shl_ln18 = shl i8192 1, i8192 %zext_ln18_3" [src/EucHW.cpp:18]   --->   Operation 69 'shl' 'shl_ln18' <Predicate = (!tmp_1)> <Delay = 3.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (3.40ns)   --->   "%shl_ln18_1 = shl i8185 1, i8185 %zext_ln18_1" [src/EucHW.cpp:18]   --->   Operation 70 'shl' 'shl_ln18_1' <Predicate = (!tmp_1)> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.12ns)   --->   "%add_ln14 = add i11 %i_1, i11 2" [src/EucHW.cpp:14]   --->   Operation 71 'add' 'add_ln14' <Predicate = (!tmp_1)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.61ns)   --->   "%store_ln14 = store i11 %add_ln14, i11 %i" [src/EucHW.cpp:14]   --->   Operation 72 'store' 'store_ln14' <Predicate = (!tmp_1)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i8185 %shl_ln18_1" [src/EucHW.cpp:18]   --->   Operation 73 'zext' 'zext_ln18_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.50ns)   --->   "%sub_ln18 = sub i8192 %shl_ln18, i8192 %zext_ln18_5" [src/EucHW.cpp:18]   --->   Operation 74 'sub' 'sub_ln18' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln18_1 = or i13 %shl_ln, i13 8" [src/EucHW.cpp:18]   --->   Operation 75 'or' 'or_ln18_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_1)   --->   "%or_ln18_2 = or i13 %shl_ln, i13 15" [src/EucHW.cpp:18]   --->   Operation 76 'or' 'or_ln18_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i13 %or_ln18_1" [src/EucHW.cpp:18]   --->   Operation 77 'zext' 'zext_ln18_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_1)   --->   "%zext_ln18_8 = zext i13 %or_ln18_2" [src/EucHW.cpp:18]   --->   Operation 78 'zext' 'zext_ln18_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln18_1 = add i14 %zext_ln18_8, i14 1" [src/EucHW.cpp:18]   --->   Operation 79 'add' 'add_ln18_1' <Predicate = (!tmp_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%zext_ln18_9 = zext i14 %add_ln18_1" [src/EucHW.cpp:18]   --->   Operation 80 'zext' 'zext_ln18_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%shl_ln18_2 = shl i8192 1, i8192 %zext_ln18_9" [src/EucHW.cpp:18]   --->   Operation 81 'shl' 'shl_ln18_2' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln18_1, i32 13" [src/EucHW.cpp:18]   --->   Operation 82 'bitselect' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.49ns) (out node of the LUT)   --->   "%select_ln18 = select i1 %tmp_2, i8192 0, i8192 %shl_ln18_2" [src/EucHW.cpp:18]   --->   Operation 83 'select' 'select_ln18' <Predicate = (!tmp_1)> <Delay = 3.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (3.40ns)   --->   "%shl_ln18_3 = shl i8192 1, i8192 %zext_ln18_4" [src/EucHW.cpp:18]   --->   Operation 84 'shl' 'shl_ln18_3' <Predicate = (!tmp_1)> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 85 [1/2] (3.50ns)   --->   "%sub_ln18 = sub i8192 %shl_ln18, i8192 %zext_ln18_5" [src/EucHW.cpp:18]   --->   Operation 85 'sub' 'sub_ln18' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/2] (3.50ns)   --->   "%sub_ln18_2 = sub i8192 %select_ln18, i8192 %shl_ln18_3" [src/EucHW.cpp:18]   --->   Operation 86 'sub' 'sub_ln18_2' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.26>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i13 %shl_ln" [src/EucHW.cpp:18]   --->   Operation 87 'zext' 'zext_ln18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%and_ln18 = and i8192 %A_read, i8192 %sub_ln18" [src/EucHW.cpp:18]   --->   Operation 88 'and' 'and_ln18' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%lshr_ln18 = lshr i8192 %and_ln18, i8192 %zext_ln18" [src/EucHW.cpp:18]   --->   Operation 89 'lshr' 'lshr_ln18' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%trunc_ln18_1 = trunc i8192 %lshr_ln18" [src/EucHW.cpp:18]   --->   Operation 90 'trunc' 'trunc_ln18_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%zext_ln18_6 = zext i8 %trunc_ln18_1" [src/EucHW.cpp:18]   --->   Operation 91 'zext' 'zext_ln18_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%and_ln18_1 = and i8192 %B_read, i8192 %sub_ln18" [src/EucHW.cpp:18]   --->   Operation 92 'and' 'and_ln18_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%lshr_ln18_1 = lshr i8192 %and_ln18_1, i8192 %zext_ln18" [src/EucHW.cpp:18]   --->   Operation 93 'lshr' 'lshr_ln18_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%trunc_ln18_2 = trunc i8192 %lshr_ln18_1" [src/EucHW.cpp:18]   --->   Operation 94 'trunc' 'trunc_ln18_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_1)   --->   "%zext_ln18_7 = zext i8 %trunc_ln18_2" [src/EucHW.cpp:18]   --->   Operation 95 'zext' 'zext_ln18_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln18_1 = sub i9 %zext_ln18_6, i9 %zext_ln18_7" [src/EucHW.cpp:18]   --->   Operation 96 'sub' 'sub_ln18_1' <Predicate = (!tmp_1)> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (3.50ns)   --->   "%sub_ln18_2 = sub i8192 %select_ln18, i8192 %shl_ln18_3" [src/EucHW.cpp:18]   --->   Operation 97 'sub' 'sub_ln18_2' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.26>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i9 %sub_ln18_1" [src/EucHW.cpp:18]   --->   Operation 98 'sext' 'sext_ln18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (4.46ns)   --->   "%mul_ln18 = mul i18 %sext_ln18, i18 %sext_ln18" [src/EucHW.cpp:18]   --->   Operation 99 'mul' 'mul_ln18' <Predicate = (!tmp_1)> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%and_ln18_2 = and i8192 %A_read, i8192 %sub_ln18_2" [src/EucHW.cpp:18]   --->   Operation 100 'and' 'and_ln18_2' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%lshr_ln18_2 = lshr i8192 %and_ln18_2, i8192 %zext_ln18_4" [src/EucHW.cpp:18]   --->   Operation 101 'lshr' 'lshr_ln18_2' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%trunc_ln18_3 = trunc i8192 %lshr_ln18_2" [src/EucHW.cpp:18]   --->   Operation 102 'trunc' 'trunc_ln18_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%zext_ln18_10 = zext i8 %trunc_ln18_3" [src/EucHW.cpp:18]   --->   Operation 103 'zext' 'zext_ln18_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%and_ln18_3 = and i8192 %B_read, i8192 %sub_ln18_2" [src/EucHW.cpp:18]   --->   Operation 104 'and' 'and_ln18_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%lshr_ln18_3 = lshr i8192 %and_ln18_3, i8192 %zext_ln18_4" [src/EucHW.cpp:18]   --->   Operation 105 'lshr' 'lshr_ln18_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%trunc_ln18_4 = trunc i8192 %lshr_ln18_3" [src/EucHW.cpp:18]   --->   Operation 106 'trunc' 'trunc_ln18_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18_3)   --->   "%zext_ln18_11 = zext i8 %trunc_ln18_4" [src/EucHW.cpp:18]   --->   Operation 107 'zext' 'zext_ln18_11' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln18_3 = sub i9 %zext_ln18_10, i9 %zext_ln18_11" [src/EucHW.cpp:18]   --->   Operation 108 'sub' 'sub_ln18_3' <Predicate = (!tmp_1)> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.18>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i18 %mul_ln18" [src/EucHW.cpp:18]   --->   Operation 109 'sext' 'sext_ln18_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 110 [6/6] (6.18ns)   --->   "%conv = sitofp i32 %sext_ln18_2" [src/EucHW.cpp:18]   --->   Operation 110 'sitofp' 'conv' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %sub_ln18_3" [src/EucHW.cpp:18]   --->   Operation 111 'sext' 'sext_ln18_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (4.46ns)   --->   "%mul_ln18_1 = mul i18 %sext_ln18_1, i18 %sext_ln18_1" [src/EucHW.cpp:18]   --->   Operation 112 'mul' 'mul_ln18_1' <Predicate = (!tmp_1)> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.18>
ST_8 : Operation 113 [5/6] (6.18ns)   --->   "%conv = sitofp i32 %sext_ln18_2" [src/EucHW.cpp:18]   --->   Operation 113 'sitofp' 'conv' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i18 %mul_ln18_1" [src/EucHW.cpp:18]   --->   Operation 114 'sext' 'sext_ln18_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 115 [6/6] (6.18ns)   --->   "%conv11_1 = sitofp i32 %sext_ln18_3" [src/EucHW.cpp:18]   --->   Operation 115 'sitofp' 'conv11_1' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 116 [4/6] (6.18ns)   --->   "%conv = sitofp i32 %sext_ln18_2" [src/EucHW.cpp:18]   --->   Operation 116 'sitofp' 'conv' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 117 [5/6] (6.18ns)   --->   "%conv11_1 = sitofp i32 %sext_ln18_3" [src/EucHW.cpp:18]   --->   Operation 117 'sitofp' 'conv11_1' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.18>
ST_10 : Operation 118 [3/6] (6.18ns)   --->   "%conv = sitofp i32 %sext_ln18_2" [src/EucHW.cpp:18]   --->   Operation 118 'sitofp' 'conv' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 119 [4/6] (6.18ns)   --->   "%conv11_1 = sitofp i32 %sext_ln18_3" [src/EucHW.cpp:18]   --->   Operation 119 'sitofp' 'conv11_1' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.18>
ST_11 : Operation 120 [2/6] (6.18ns)   --->   "%conv = sitofp i32 %sext_ln18_2" [src/EucHW.cpp:18]   --->   Operation 120 'sitofp' 'conv' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 121 [3/6] (6.18ns)   --->   "%conv11_1 = sitofp i32 %sext_ln18_3" [src/EucHW.cpp:18]   --->   Operation 121 'sitofp' 'conv11_1' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.18>
ST_12 : Operation 122 [1/6] (6.18ns)   --->   "%conv = sitofp i32 %sext_ln18_2" [src/EucHW.cpp:18]   --->   Operation 122 'sitofp' 'conv' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 123 [2/6] (6.18ns)   --->   "%conv11_1 = sitofp i32 %sext_ln18_3" [src/EucHW.cpp:18]   --->   Operation 123 'sitofp' 'conv11_1' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.18>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%result_load = load i32 %result" [src/EucHW.cpp:18]   --->   Operation 124 'load' 'result_load' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 125 [7/7] (5.92ns)   --->   "%result_1 = fadd i32 %result_load, i32 %conv" [src/EucHW.cpp:18]   --->   Operation 125 'fadd' 'result_1' <Predicate = (!tmp_1)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/6] (6.18ns)   --->   "%conv11_1 = sitofp i32 %sext_ln18_3" [src/EucHW.cpp:18]   --->   Operation 126 'sitofp' 'conv11_1' <Predicate = (!tmp_1)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 127 [6/7] (5.92ns)   --->   "%result_1 = fadd i32 %result_load, i32 %conv" [src/EucHW.cpp:18]   --->   Operation 127 'fadd' 'result_1' <Predicate = (!tmp_1)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 128 [5/7] (5.92ns)   --->   "%result_1 = fadd i32 %result_load, i32 %conv" [src/EucHW.cpp:18]   --->   Operation 128 'fadd' 'result_1' <Predicate = (!tmp_1)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 129 [4/7] (5.92ns)   --->   "%result_1 = fadd i32 %result_load, i32 %conv" [src/EucHW.cpp:18]   --->   Operation 129 'fadd' 'result_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 130 [3/7] (5.92ns)   --->   "%result_1 = fadd i32 %result_load, i32 %conv" [src/EucHW.cpp:18]   --->   Operation 130 'fadd' 'result_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 131 [2/7] (5.92ns)   --->   "%result_1 = fadd i32 %result_load, i32 %conv" [src/EucHW.cpp:18]   --->   Operation 131 'fadd' 'result_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.92>
ST_19 : Operation 132 [1/7] (5.92ns)   --->   "%result_1 = fadd i32 %result_load, i32 %conv" [src/EucHW.cpp:18]   --->   Operation 132 'fadd' 'result_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 133 [7/7] (5.92ns)   --->   "%result_2 = fadd i32 %result_1, i32 %conv11_1" [src/EucHW.cpp:18]   --->   Operation 133 'fadd' 'result_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 134 [6/7] (5.92ns)   --->   "%result_2 = fadd i32 %result_1, i32 %conv11_1" [src/EucHW.cpp:18]   --->   Operation 134 'fadd' 'result_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 135 [5/7] (5.92ns)   --->   "%result_2 = fadd i32 %result_1, i32 %conv11_1" [src/EucHW.cpp:18]   --->   Operation 135 'fadd' 'result_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.92>
ST_23 : Operation 136 [4/7] (5.92ns)   --->   "%result_2 = fadd i32 %result_1, i32 %conv11_1" [src/EucHW.cpp:18]   --->   Operation 136 'fadd' 'result_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.92>
ST_24 : Operation 137 [3/7] (5.92ns)   --->   "%result_2 = fadd i32 %result_1, i32 %conv11_1" [src/EucHW.cpp:18]   --->   Operation 137 'fadd' 'result_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.92>
ST_25 : Operation 138 [2/7] (5.92ns)   --->   "%result_2 = fadd i32 %result_1, i32 %conv11_1" [src/EucHW.cpp:18]   --->   Operation 138 'fadd' 'result_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.92>
ST_26 : Operation 139 [1/7] (5.92ns)   --->   "%result_2 = fadd i32 %result_1, i32 %conv11_1" [src/EucHW.cpp:18]   --->   Operation 139 'fadd' 'result_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.61>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/EucHW.cpp:13]   --->   Operation 140 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/EucHW.cpp:13]   --->   Operation 141 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 142 [1/1] (1.61ns)   --->   "%store_ln18 = store i32 %result_2, i32 %result" [src/EucHW.cpp:18]   --->   Operation 142 'store' 'store_ln18' <Predicate = true> <Delay = 1.61>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 2> <Delay = 6.34>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%result_load_1 = load i32 %result" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 144 'load' 'result_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [16/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 145 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 3> <Delay = 6.34>
ST_29 : Operation 146 [15/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 146 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 4> <Delay = 6.34>
ST_30 : Operation 147 [14/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 147 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 5> <Delay = 6.34>
ST_31 : Operation 148 [13/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 148 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 6> <Delay = 6.34>
ST_32 : Operation 149 [12/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 149 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 7> <Delay = 6.34>
ST_33 : Operation 150 [11/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 150 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 8> <Delay = 6.34>
ST_34 : Operation 151 [10/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 151 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 9> <Delay = 6.34>
ST_35 : Operation 152 [9/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 152 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 10> <Delay = 6.34>
ST_36 : Operation 153 [8/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 153 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 11> <Delay = 6.34>
ST_37 : Operation 154 [7/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 154 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 12> <Delay = 6.34>
ST_38 : Operation 155 [6/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 155 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 13> <Delay = 6.34>
ST_39 : Operation 156 [5/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 156 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 14> <Delay = 6.34>
ST_40 : Operation 157 [4/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 157 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 15> <Delay = 6.34>
ST_41 : Operation 158 [3/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 158 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 16> <Delay = 6.34>
ST_42 : Operation 159 [2/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 159 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 17> <Delay = 6.34>
ST_43 : Operation 160 [1/16] (6.34ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 160 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.34> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %tmp" [src/EucHW.cpp:21]   --->   Operation 161 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %bitcast_ln21" [src/EucHW.cpp:21]   --->   Operation 162 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [src/EucHW.cpp:22]   --->   Operation 163 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln14', src/EucHW.cpp:14) of constant 0 on local variable 'i' [15]  (1.61 ns)

 <State 2>: 5.63ns
The critical path consists of the following:
	'load' operation ('i', src/EucHW.cpp:18) on local variable 'i' [19]  (0 ns)
	'or' operation ('or_ln18', src/EucHW.cpp:18) [29]  (0 ns)
	'add' operation ('add_ln18', src/EucHW.cpp:18) [33]  (2.13 ns)
	'shl' operation ('shl_ln18', src/EucHW.cpp:18) [35]  (3.5 ns)

 <State 3>: 5.63ns
The critical path consists of the following:
	'or' operation ('or_ln18_2', src/EucHW.cpp:18) [54]  (0 ns)
	'add' operation ('add_ln18_1', src/EucHW.cpp:18) [57]  (2.13 ns)
	'shl' operation ('shl_ln18_2', src/EucHW.cpp:18) [59]  (0 ns)
	'select' operation ('select_ln18', src/EucHW.cpp:18) [61]  (3.5 ns)

 <State 4>: 3.51ns
The critical path consists of the following:
	'sub' operation ('sub_ln18', src/EucHW.cpp:18) [38]  (3.51 ns)

 <State 5>: 5.26ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln18', src/EucHW.cpp:18) [40]  (0 ns)
	'sub' operation ('sub_ln18_1', src/EucHW.cpp:18) [47]  (5.26 ns)

 <State 6>: 5.26ns
The critical path consists of the following:
	'and' operation ('and_ln18_2', src/EucHW.cpp:18) [64]  (0 ns)
	'lshr' operation ('lshr_ln18_2', src/EucHW.cpp:18) [65]  (0 ns)
	'sub' operation ('sub_ln18_3', src/EucHW.cpp:18) [72]  (5.26 ns)

 <State 7>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('conv', src/EucHW.cpp:18) [51]  (6.18 ns)

 <State 8>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('conv', src/EucHW.cpp:18) [51]  (6.18 ns)

 <State 9>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('conv', src/EucHW.cpp:18) [51]  (6.18 ns)

 <State 10>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('conv', src/EucHW.cpp:18) [51]  (6.18 ns)

 <State 11>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('conv', src/EucHW.cpp:18) [51]  (6.18 ns)

 <State 12>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('conv', src/EucHW.cpp:18) [51]  (6.18 ns)

 <State 13>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('conv11_1', src/EucHW.cpp:18) [76]  (6.18 ns)

 <State 14>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [52]  (5.93 ns)

 <State 15>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [52]  (5.93 ns)

 <State 16>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [52]  (5.93 ns)

 <State 17>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [52]  (5.93 ns)

 <State 18>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [52]  (5.93 ns)

 <State 19>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [52]  (5.93 ns)

 <State 20>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [77]  (5.93 ns)

 <State 21>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [77]  (5.93 ns)

 <State 22>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [77]  (5.93 ns)

 <State 23>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [77]  (5.93 ns)

 <State 24>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [77]  (5.93 ns)

 <State 25>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [77]  (5.93 ns)

 <State 26>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('result', src/EucHW.cpp:18) [77]  (5.93 ns)

 <State 27>: 1.61ns
The critical path consists of the following:
	'store' operation ('store_ln18', src/EucHW.cpp:18) of variable 'result', src/EucHW.cpp:18 on local variable 'result' [80]  (1.61 ns)

 <State 28>: 6.34ns
The critical path consists of the following:
	'load' operation ('result_load_1', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) on local variable 'result' [83]  (0 ns)
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 29>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 30>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 31>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 32>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 33>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 34>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 35>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 36>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 37>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 38>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 39>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 40>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 41>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 42>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)

 <State 43>: 6.34ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [84]  (6.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
