m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/logic_func_3bit/sim_logic_func_3bit
T_opt
!s110 1745975251
VO_FDmE;E6jLPR8hMD<K5N1
04 18 4 work logic_func_3bit_tf fast 0
=1-ac675dfda9e9-681177d3-38-6e78
R0
!s12f OEM25U1 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vdecod24
2D:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v
!s110 1745975249
!i10b 1
!s100 6UQJJ2XTkh??0bMGL<TYh1
I_WnbV0jjZzbhP_m^?DAL`1
R1
w1745974175
8D:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v
FD:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v
!i122 0
L0 1 11
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.2;79
r1
!s85 0
31
!s108 1745975249.000000
!s107 D:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/logic_func_3bit|-work|work|D:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v|
!i113 0
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 !s92 +incdir+D:/RTL_FPGA/VERILOG/logic_func_3bit -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vlogic_func_3bit
2D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.v
Z7 !s110 1745975250
!i10b 1
!s100 7m>]jR^g1FzN`l[MGWIfm1
Ibg_Pcn[gj?4U_1CCTBF3e1
R1
w1745975218
8D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.v
FD:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.v
!i122 1
L0 1 15
R3
R4
r1
!s85 0
31
Z8 !s108 1745975250.000000
!s107 D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/logic_func_3bit|-work|work|D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.v|
!i113 0
R5
R6
R2
vlogic_func_3bit_tf
2D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bit_tf.v
R7
!i10b 1
!s100 Y@F:;jh9F00R;c9kQ>XXF3
I]o4hLDjEW;VQMWcWg:D1]1
R1
w1745974886
8D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bit_tf.v
FD:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bit_tf.v
!i122 2
L0 18 56
R3
R4
r1
!s85 0
31
R8
!s107 D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bit_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/logic_func_3bit|-work|work|D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bit_tf.v|
!i113 0
R5
R6
R2
