/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_4z[0] & celloutsig_0_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_19z = ~celloutsig_1_4z[1];
  assign celloutsig_0_19z = celloutsig_0_6z + celloutsig_0_4z;
  assign celloutsig_1_18z = in_data[128:125] / { 1'h1, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_0_0z = in_data[45:25] <= in_data[83:63];
  assign celloutsig_0_9z = celloutsig_0_6z <= celloutsig_0_8z[2:0];
  assign celloutsig_0_17z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z } <= { celloutsig_0_12z[5], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_10z = in_data[185:183] || { celloutsig_1_3z[1:0], celloutsig_1_2z };
  assign celloutsig_0_22z = { celloutsig_0_16z[16:11], celloutsig_0_3z } < { celloutsig_0_4z[1], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_2z[2:0] % { 1'h1, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_12z = { in_data[20:16], celloutsig_0_10z } % { 1'h1, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z } % { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[19], celloutsig_0_5z, celloutsig_0_3z } * celloutsig_0_4z;
  assign celloutsig_0_1z = in_data[71:69] * { in_data[64:63], celloutsig_0_0z };
  assign celloutsig_1_11z = | in_data[167:160];
  assign celloutsig_0_10z = | { in_data[82:57], celloutsig_0_3z };
  assign celloutsig_0_15z = | { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, in_data[40:36] };
  assign celloutsig_0_18z = | { celloutsig_0_16z[11:1], celloutsig_0_4z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = ~^ { in_data[84:76], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~^ in_data[147:131];
  assign celloutsig_0_4z = in_data[17:15] >>> { in_data[18:17], celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >>> in_data[157:155];
  assign celloutsig_0_23z = { celloutsig_0_13z[6:5], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_8z } ~^ { in_data[19:11], celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_1z[0], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z } ^ { in_data[38:25], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 4'h0;
    else if (celloutsig_1_4z[1]) celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (celloutsig_1_4z[1]) celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[124:117], celloutsig_1_1z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
