// Seed: 2467862051
module module_0;
  logic id_1 = 1;
  id_2 :
  assert property (@(posedge -1) 1)
  else begin : LABEL_0
    id_1 = id_1;
  end
  logic id_3;
  ;
  assign id_3 = 1;
  always_latch @(*) id_1 <= 1;
  logic [-1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    output wor _id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7
);
  logic [id_0 : 1] id_9;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
