
*** Running vivado
    with args -log aes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aes.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source aes.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 447.566 ; gain = 157.504
Command: read_checkpoint -auto_incremental -incremental {F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/AES_Verilog/AES_Verilog.srcs/utils_1/imports/synth_1/aes.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/AES_Verilog/AES_Verilog.srcs/utils_1/imports/synth_1/aes.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top aes -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18268
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 890.465 ; gain = 410.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes' [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes.v:41]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_core.v:42]
INFO: [Synth 8-6157] synthesizing module 'aes_encipher_block' [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_encipher_block.v:43]
INFO: [Synth 8-226] default block is never used [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_encipher_block.v:423]
INFO: [Synth 8-6155] done synthesizing module 'aes_encipher_block' (0#1) [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_encipher_block.v:43]
INFO: [Synth 8-6157] synthesizing module 'aes_decipher_block' [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_decipher_block.v:43]
INFO: [Synth 8-6157] synthesizing module 'aes_inv_sbox' [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_inv_sbox.v:40]
INFO: [Synth 8-6155] done synthesizing module 'aes_inv_sbox' (0#1) [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_inv_sbox.v:40]
INFO: [Synth 8-226] default block is never used [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_decipher_block.v:463]
INFO: [Synth 8-6155] done synthesizing module 'aes_decipher_block' (0#1) [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_decipher_block.v:43]
INFO: [Synth 8-6157] synthesizing module 'aes_key_mem' [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_key_mem.v:41]
INFO: [Synth 8-226] default block is never used [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_key_mem.v:236]
INFO: [Synth 8-6155] done synthesizing module 'aes_key_mem' (0#1) [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_key_mem.v:41]
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_sbox.v:42]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (0#1) [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_sbox.v:42]
INFO: [Synth 8-6155] done synthesizing module 'aes_core' (0#1) [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes_core.v:42]
INFO: [Synth 8-6155] done synthesizing module 'aes' (0#1) [F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/aes.v:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.027 ; gain = 527.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1007.027 ; gain = 527.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1007.027 ; gain = 527.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'enc_ctrl_reg_reg' in module 'aes_encipher_block'
INFO: [Synth 8-802] inferred FSM for state register 'dec_ctrl_reg_reg' in module 'aes_decipher_block'
INFO: [Synth 8-802] inferred FSM for state register 'key_mem_ctrl_reg_reg' in module 'aes_key_mem'
INFO: [Synth 8-802] inferred FSM for state register 'aes_core_ctrl_reg_reg' in module 'aes_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTRL_IDLE |                               00 |                               00
               CTRL_INIT |                               01 |                               01
               CTRL_SBOX |                               10 |                               10
               CTRL_MAIN |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'enc_ctrl_reg_reg' using encoding 'sequential' in module 'aes_encipher_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTRL_IDLE |                               00 |                               00
               CTRL_INIT |                               01 |                               01
               CTRL_SBOX |                               10 |                               10
               CTRL_MAIN |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dec_ctrl_reg_reg' using encoding 'sequential' in module 'aes_decipher_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTRL_IDLE |                             0001 |                              000
               CTRL_INIT |                             0010 |                              001
           CTRL_GENERATE |                             0100 |                              010
               CTRL_DONE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'key_mem_ctrl_reg_reg' using encoding 'one-hot' in module 'aes_key_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTRL_IDLE |                               00 |                               00
               CTRL_INIT |                               01 |                               01
               CTRL_NEXT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aes_core_ctrl_reg_reg' using encoding 'sequential' in module 'aes_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1007.027 ; gain = 527.059
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 14    
	   3 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 91    
	   4 Input      8 Bit         XORs := 12    
	   5 Input      8 Bit         XORs := 4     
	   8 Input      8 Bit         XORs := 8     
	   9 Input      8 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 18    
	               32 Bit    Registers := 20    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 9     
	   6 Input   32 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 43    
	   4 Input    1 Bit        Muxes := 14    
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+----------------+---------------+----------------+
|Module Name  | RTL Object     | Depth x Width | Implemented As | 
+-------------+----------------+---------------+----------------+
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_sbox     | sbox           | 256x8         | LUT            | 
|aes_sbox     | sbox           | 256x8         | LUT            | 
|aes_sbox     | sbox           | 256x8         | LUT            | 
|aes_sbox     | sbox           | 256x8         | LUT            | 
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_inv_sbox | inv_sbox       | 256x8         | LUT            | 
|aes_core     | sbox_inst/sbox | 256x8         | LUT            | 
|aes_core     | sbox_inst/sbox | 256x8         | LUT            | 
|aes_core     | sbox_inst/sbox | 256x8         | LUT            | 
|aes_core     | sbox_inst/sbox | 256x8         | LUT            | 
+-------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |   353|
|4     |LUT3 |   719|
|5     |LUT4 |   430|
|6     |LUT5 |   502|
|7     |LUT6 |  1924|
|8     |FDCE |  2986|
|9     |FDPE |     4|
|10    |IBUF |    44|
|11    |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |  6996|
|2     |  core              |aes_core           |  6306|
|3     |    dec_block       |aes_decipher_block |   675|
|4     |      inv_sbox_inst |aes_inv_sbox       |    32|
|5     |    enc_block       |aes_encipher_block |  1080|
|6     |    keymem          |aes_key_mem        |  4515|
|7     |    sbox_inst       |aes_sbox           |    32|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1377.629 ; gain = 897.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1377.629 ; gain = 897.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1377.629 ; gain = 897.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1377.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1377.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1438420c
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1377.629 ; gain = 906.168
INFO: [Common 17-1381] The checkpoint 'F:/Third Semester/Applied cryptography/Project/CipherForge--main/Verilog code/AES_Verilog/AES_Verilog.runs/synth_1/aes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aes_utilization_synth.rpt -pb aes_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 09:46:28 2023...
