// Seed: 4037173790
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri id_4,
    output wor id_5,
    output supply1 id_6,
    input tri id_7,
    input wand id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_11, id_12 = id_0;
endmodule
module module_2 (
    input wand id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    output wor id_4,
    output logic id_5,
    input wire id_6,
    input supply1 id_7,
    input supply1 id_8,
    input supply0 id_9
    , id_16,
    input logic id_10,
    input supply1 id_11,
    input wire id_12,
    input tri id_13,
    output tri1 id_14
);
  supply1 id_17, id_18;
  wire id_19;
  always begin : LABEL_0
    #1 id_17 = id_2;
  end
  assign id_4 = 1;
  initial id_5 <= id_10;
  wire id_20, id_21, id_22;
  assign id_17 = id_9 - id_20;
  wire id_23;
  assign id_14 = id_6;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21
  );
  assign modCall_1.id_1 = 0;
endmodule
