#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue May 20 14:03:01 2025
# Process ID: 16815
# Current directory: /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0
# Command line: vivado -mode batch -source implementation.tcl
# Log file: /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/vivado.log
# Journal file: /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/vivado.jou
# Running On: Jabberwock, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 1, Host memory: 34193 MB
#-----------------------------------------------------------
source implementation.tcl
# set project_directory       [file dirname [info script]]
# set project_name            "project"
# if {[info exists project_name     ] == 0} {
#     set project_name        "project"
# }
# if {[info exists project_directory] == 0} {
#     set project_directory   [pwd]
# }
# open_project [file join $project_directory $project_name]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/ZynqMP-ACP-Adapter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ichiro/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 24391 ; free virtual = 122772
# launch_runs synth_1 -job 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/ArgSort_AXI_1/MRG_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ArgSort_AXI_1/MRG_AXI_BID'(2) to pin: '/zynq_ultra_ps_e_0/saxigp2_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/ArgSort_AXI_1/MRG_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ArgSort_AXI_1/MRG_AXI_RID'(2) to pin: '/zynq_ultra_ps_e_0/saxigp2_rid'(6) - Only lower order bits will be connected.
VHDL Output written to : /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/project.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/ArgSort_AXI_1/MRG_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ArgSort_AXI_1/MRG_AXI_BID'(2) to pin: '/zynq_ultra_ps_e_0/saxigp2_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/ArgSort_AXI_1/MRG_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ArgSort_AXI_1/MRG_AXI_RID'(2) to pin: '/zynq_ultra_ps_e_0/saxigp2_rid'(6) - Only lower order bits will be connected.
VHDL Output written to : /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/project.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ArgSort_AXI_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQMP_ACP_ADAPTER_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ttc0_slice .
Exporting to file /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /mnt/d/ichiro/work/ArgSort-Kv260-Vivado-2023.1-Abort/argsort_16_2_0/project.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ArgSort_AXI_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ZYNQMP_ACP_ADAPTER_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ArgSort_AXI_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ZYNQMP_ACP_ADAPTER_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
