Kernel Launches:
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 0 (1/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 1 (2/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 2 (3/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 3 (4/4): 0%....50%....100% - 8 passes
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9

OPT Advice:
    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.

Metrics Table:
    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.97
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        16274
    Memory Throughput                 %         9.54
    DRAM Throughput                   %         3.61
    Duration                         us        10.59
    L1/TEX Cache Throughput           %        11.00
    L2 Cache Throughput               %         2.48
    SM Active Cycles              cycle     14249.54
    Compute (SM) Throughput           %         9.48
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.96
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        16237
    Memory Throughput                 %         9.43
    DRAM Throughput                   %         3.72
    Duration                         us        10.56
    L1/TEX Cache Throughput           %        10.88
    L2 Cache Throughput               %         2.49
    SM Active Cycles              cycle     14209.38
    Compute (SM) Throughput           %         9.50
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.99
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        16512
    Memory Throughput                 %         9.56
    DRAM Throughput                   %         3.53
    Duration                         us        10.72
    L1/TEX Cache Throughput           %        11.36
    L2 Cache Throughput               %         2.45
    SM Active Cycles              cycle     13823.67
    Compute (SM) Throughput           %         9.74
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.95
    SM Frequency                    Ghz         1.53
    Elapsed Cycles                cycle        16247
    Memory Throughput                 %         9.49
    DRAM Throughput                   %         3.60
    Duration                         us        10.59
    L1/TEX Cache Throughput           %        11.26
    L2 Cache Throughput               %         4.22
    SM Active Cycles              cycle     13924.17
    Compute (SM) Throughput           %         9.42
    ----------------------- ----------- ------------