```verilog
assign out = (clk && ~out) ^ in;
endmodule
```