
MeteoStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b8c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  08006d1c  08006d1c  00016d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e88  08006e88  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08006e88  08006e88  00016e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e90  08006e90  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e90  08006e90  00016e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e94  08006e94  00016e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08006e98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00001590  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200015f8  200015f8  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014fb3  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003369  00000000  00000000  0003508e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012d8  00000000  00000000  000383f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e8a  00000000  00000000  000396d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000246aa  00000000  00000000  0003a55a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017cd4  00000000  00000000  0005ec04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d3ea2  00000000  00000000  000768d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005788  00000000  00000000  0014a77c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  0014ff04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d04 	.word	0x08006d04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006d04 	.word	0x08006d04

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000582:	f000 fe25 	bl	80011d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f8a3 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 800058a:	f000 f94d 	bl	8000828 <MX_TIM2_Init>
  MX_GPIO_Init();
 800058e:	f000 f999 	bl	80008c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000592:	f000 f907 	bl	80007a4 <MX_I2C1_Init>
  /*MX_I2S3_Init();
  MX_SPI1_Init();
  MX_USB_HOST_Init();*/
  /* USER CODE BEGIN 2 */

  printf("Start of code\n");
 8000596:	4841      	ldr	r0, [pc, #260]	; (800069c <main+0x120>)
 8000598:	f005 fdea 	bl	8006170 <puts>

  at24c32_get_data(sd_buf, 0x00, 4095);
 800059c:	f640 72ff 	movw	r2, #4095	; 0xfff
 80005a0:	2100      	movs	r1, #0
 80005a2:	483f      	ldr	r0, [pc, #252]	; (80006a0 <main+0x124>)
 80005a4:	f004 ffac 	bl	8005500 <at24c32_get_data>

  sd_buf[4095] = '\0';
 80005a8:	4b3d      	ldr	r3, [pc, #244]	; (80006a0 <main+0x124>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	f883 2fff 	strb.w	r2, [r3, #4095]	; 0xfff

  printf("ALL sd flash: %s \n", sd_buf);
 80005b0:	493b      	ldr	r1, [pc, #236]	; (80006a0 <main+0x124>)
 80005b2:	483c      	ldr	r0, [pc, #240]	; (80006a4 <main+0x128>)
 80005b4:	f005 fd76 	bl	80060a4 <iprintf>

  HAL_Delay(5000);
 80005b8:	f241 3088 	movw	r0, #5000	; 0x1388
 80005bc:	f000 fe4a 	bl	8001254 <HAL_Delay>

  lcd_display_clear();
 80005c0:	f005 faa8 	bl	8005b14 <lcd_display_clear>

  lcd_print_string("HAL testing");
 80005c4:	4838      	ldr	r0, [pc, #224]	; (80006a8 <main+0x12c>)
 80005c6:	f005 fa91 	bl	8005aec <lcd_print_string>

  /* DS1307 initialization */

  if (ds1307_init()) {
 80005ca:	f005 f8c4 	bl	8005756 <ds1307_init>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d003      	beq.n	80005dc <main+0x60>
      printf("Error ds1307 init\n");
 80005d4:	4835      	ldr	r0, [pc, #212]	; (80006ac <main+0x130>)
 80005d6:	f005 fdcb 	bl	8006170 <puts>
      while (1);
 80005da:	e7fe      	b.n	80005da <main+0x5e>
  }

  /* Timer 2 initialization */
  HAL_TIM_Base_Start_IT(&htim2);
 80005dc:	4834      	ldr	r0, [pc, #208]	; (80006b0 <main+0x134>)
 80005de:	f003 ffe9 	bl	80045b4 <HAL_TIM_Base_Start_IT>

  /* DS1307 set data */
	curr_date.day = THURSDAY;
 80005e2:	4b34      	ldr	r3, [pc, #208]	; (80006b4 <main+0x138>)
 80005e4:	2205      	movs	r2, #5
 80005e6:	70da      	strb	r2, [r3, #3]
	curr_date.date = 24;
 80005e8:	4b32      	ldr	r3, [pc, #200]	; (80006b4 <main+0x138>)
 80005ea:	2218      	movs	r2, #24
 80005ec:	701a      	strb	r2, [r3, #0]
	curr_date.month = 11;
 80005ee:	4b31      	ldr	r3, [pc, #196]	; (80006b4 <main+0x138>)
 80005f0:	220b      	movs	r2, #11
 80005f2:	705a      	strb	r2, [r3, #1]
	curr_date.year = 25;
 80005f4:	4b2f      	ldr	r3, [pc, #188]	; (80006b4 <main+0x138>)
 80005f6:	2219      	movs	r2, #25
 80005f8:	709a      	strb	r2, [r3, #2]

	curr_time.time_format = DS1307_TIME_FORMAT_24HOUR;
 80005fa:	4b2f      	ldr	r3, [pc, #188]	; (80006b8 <main+0x13c>)
 80005fc:	2202      	movs	r2, #2
 80005fe:	70da      	strb	r2, [r3, #3]
	curr_time.hours = 22;
 8000600:	4b2d      	ldr	r3, [pc, #180]	; (80006b8 <main+0x13c>)
 8000602:	2216      	movs	r2, #22
 8000604:	709a      	strb	r2, [r3, #2]
	curr_time.minutes = 57;
 8000606:	4b2c      	ldr	r3, [pc, #176]	; (80006b8 <main+0x13c>)
 8000608:	2239      	movs	r2, #57	; 0x39
 800060a:	705a      	strb	r2, [r3, #1]
	curr_time.seconds = 10;
 800060c:	4b2a      	ldr	r3, [pc, #168]	; (80006b8 <main+0x13c>)
 800060e:	220a      	movs	r2, #10
 8000610:	701a      	strb	r2, [r3, #0]

	ds1307_set_current_date(&curr_date);
 8000612:	4828      	ldr	r0, [pc, #160]	; (80006b4 <main+0x138>)
 8000614:	f005 f944 	bl	80058a0 <ds1307_set_current_date>

	ds1307_set_current_time(&curr_time);
 8000618:	4827      	ldr	r0, [pc, #156]	; (80006b8 <main+0x13c>)
 800061a:	f005 f8af 	bl	800577c <ds1307_set_current_time>

	lcd_display_clear();
 800061e:	f005 fa79 	bl	8005b14 <lcd_display_clear>
  while (1)
  {
    /* USER CODE END WHILE */
    //MX_USB_HOST_Process();

	  if(flag_read_rtc == SET)
 8000622:	4b26      	ldr	r3, [pc, #152]	; (80006bc <main+0x140>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b01      	cmp	r3, #1
 800062a:	d1fa      	bne.n	8000622 <main+0xa6>
	  {

		flag_read_rtc = RESET;
 800062c:	4b23      	ldr	r3, [pc, #140]	; (80006bc <main+0x140>)
 800062e:	2200      	movs	r2, #0
 8000630:	701a      	strb	r2, [r3, #0]

		saveDataIntoEEPROM();
 8000632:	f000 fabb 	bl	8000bac <saveDataIntoEEPROM>

		lcd_set_cursor(1, 1);
 8000636:	2101      	movs	r1, #1
 8000638:	2001      	movs	r0, #1
 800063a:	f005 fa75 	bl	8005b28 <lcd_set_cursor>

		get_data();
 800063e:	f000 fb05 	bl	8000c4c <get_data>
		//get_data_ds1307();
		char *am_pm;
		if(curr_time.time_format != DS1307_TIME_FORMAT_24HOUR)
 8000642:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <main+0x13c>)
 8000644:	78db      	ldrb	r3, [r3, #3]
 8000646:	2b02      	cmp	r3, #2
 8000648:	d00e      	beq.n	8000668 <main+0xec>
		{
			am_pm = (curr_time.time_format) ? "PM" : "AM";
 800064a:	4b1b      	ldr	r3, [pc, #108]	; (80006b8 <main+0x13c>)
 800064c:	78db      	ldrb	r3, [r3, #3]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <main+0xda>
 8000652:	4b1b      	ldr	r3, [pc, #108]	; (80006c0 <main+0x144>)
 8000654:	e000      	b.n	8000658 <main+0xdc>
 8000656:	4b1b      	ldr	r3, [pc, #108]	; (80006c4 <main+0x148>)
 8000658:	607b      	str	r3, [r7, #4]

			lcd_print_string(rx_buf);
 800065a:	481b      	ldr	r0, [pc, #108]	; (80006c8 <main+0x14c>)
 800065c:	f005 fa46 	bl	8005aec <lcd_print_string>
			//lcd_print_string(time_to_string(&curr_time));
			lcd_print_string(am_pm);
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f005 fa43 	bl	8005aec <lcd_print_string>
 8000666:	e002      	b.n	800066e <main+0xf2>
		}
		else
		{
			//lcd_print_string(time_to_string(&curr_time));
			lcd_print_string(rx_buf);
 8000668:	4817      	ldr	r0, [pc, #92]	; (80006c8 <main+0x14c>)
 800066a:	f005 fa3f 	bl	8005aec <lcd_print_string>
		}

		lcd_set_cursor(2, 1);
 800066e:	2101      	movs	r1, #1
 8000670:	2002      	movs	r0, #2
 8000672:	f005 fa59 	bl	8005b28 <lcd_set_cursor>

		get_data();
 8000676:	f000 fae9 	bl	8000c4c <get_data>
		lcd_print_string(rx_buf);
 800067a:	4813      	ldr	r0, [pc, #76]	; (80006c8 <main+0x14c>)
 800067c:	f005 fa36 	bl	8005aec <lcd_print_string>
		//lcd_print_string(date_to_string(&curr_date));
		lcd_print_string(" ");
 8000680:	4812      	ldr	r0, [pc, #72]	; (80006cc <main+0x150>)
 8000682:	f005 fa33 	bl	8005aec <lcd_print_string>
		lcd_print_string(get_day_of_weak(curr_date.day));
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <main+0x138>)
 8000688:	78db      	ldrb	r3, [r3, #3]
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f9e0 	bl	8000a50 <get_day_of_weak>
 8000690:	4603      	mov	r3, r0
 8000692:	4618      	mov	r0, r3
 8000694:	f005 fa2a 	bl	8005aec <lcd_print_string>
	  if(flag_read_rtc == SET)
 8000698:	e7c3      	b.n	8000622 <main+0xa6>
 800069a:	bf00      	nop
 800069c:	08006d1c 	.word	0x08006d1c
 80006a0:	20000138 	.word	0x20000138
 80006a4:	08006d2c 	.word	0x08006d2c
 80006a8:	08006d40 	.word	0x08006d40
 80006ac:	08006d4c 	.word	0x08006d4c
 80006b0:	200000d8 	.word	0x200000d8
 80006b4:	20000124 	.word	0x20000124
 80006b8:	20000120 	.word	0x20000120
 80006bc:	20000128 	.word	0x20000128
 80006c0:	08006d60 	.word	0x08006d60
 80006c4:	08006d64 	.word	0x08006d64
 80006c8:	2000012c 	.word	0x2000012c
 80006cc:	08006d68 	.word	0x08006d68

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b094      	sub	sp, #80	; 0x50
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	f107 0320 	add.w	r3, r7, #32
 80006da:	2230      	movs	r2, #48	; 0x30
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f005 fe26 	bl	8006330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e4:	f107 030c 	add.w	r3, r7, #12
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f4:	2300      	movs	r3, #0
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	4b28      	ldr	r3, [pc, #160]	; (800079c <SystemClock_Config+0xcc>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fc:	4a27      	ldr	r2, [pc, #156]	; (800079c <SystemClock_Config+0xcc>)
 80006fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000702:	6413      	str	r3, [r2, #64]	; 0x40
 8000704:	4b25      	ldr	r3, [pc, #148]	; (800079c <SystemClock_Config+0xcc>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000710:	2300      	movs	r3, #0
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	4b22      	ldr	r3, [pc, #136]	; (80007a0 <SystemClock_Config+0xd0>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a21      	ldr	r2, [pc, #132]	; (80007a0 <SystemClock_Config+0xd0>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6013      	str	r3, [r2, #0]
 8000720:	4b1f      	ldr	r3, [pc, #124]	; (80007a0 <SystemClock_Config+0xd0>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800072c:	2301      	movs	r3, #1
 800072e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000730:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000736:	2302      	movs	r3, #2
 8000738:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800073a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800073e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000740:	2308      	movs	r3, #8
 8000742:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000744:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000748:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800074a:	2302      	movs	r3, #2
 800074c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800074e:	2307      	movs	r3, #7
 8000750:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000752:	f107 0320 	add.w	r3, r7, #32
 8000756:	4618      	mov	r0, r3
 8000758:	f003 fa26 	bl	8003ba8 <HAL_RCC_OscConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000762:	f000 facb 	bl	8000cfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000766:	230f      	movs	r3, #15
 8000768:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076a:	2302      	movs	r3, #2
 800076c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000772:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000776:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000778:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800077c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	2105      	movs	r1, #5
 8000784:	4618      	mov	r0, r3
 8000786:	f003 fc87 	bl	8004098 <HAL_RCC_ClockConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000790:	f000 fab4 	bl	8000cfc <Error_Handler>
  }
}
 8000794:	bf00      	nop
 8000796:	3750      	adds	r7, #80	; 0x50
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40023800 	.word	0x40023800
 80007a0:	40007000 	.word	0x40007000

080007a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  {
    Error_Handler();
  }*/
  /* USER CODE BEGIN I2C1_Init 2 */
	__HAL_RCC_I2C1_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <MX_I2C1_Init+0x74>)
 80007b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b2:	4a19      	ldr	r2, [pc, #100]	; (8000818 <MX_I2C1_Init+0x74>)
 80007b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007b8:	6413      	str	r3, [r2, #64]	; 0x40
 80007ba:	4b17      	ldr	r3, [pc, #92]	; (8000818 <MX_I2C1_Init+0x74>)
 80007bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]

	hi2c1.Instance = I2C1;
 80007c6:	4b15      	ldr	r3, [pc, #84]	; (800081c <MX_I2C1_Init+0x78>)
 80007c8:	4a15      	ldr	r2, [pc, #84]	; (8000820 <MX_I2C1_Init+0x7c>)
 80007ca:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = DS1307_I2C_SPEED;
 80007cc:	4b13      	ldr	r3, [pc, #76]	; (800081c <MX_I2C1_Init+0x78>)
 80007ce:	4a15      	ldr	r2, [pc, #84]	; (8000824 <MX_I2C1_Init+0x80>)
 80007d0:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007d2:	4b12      	ldr	r3, [pc, #72]	; (800081c <MX_I2C1_Init+0x78>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80007d8:	4b10      	ldr	r3, [pc, #64]	; (800081c <MX_I2C1_Init+0x78>)
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007de:	4b0f      	ldr	r3, [pc, #60]	; (800081c <MX_I2C1_Init+0x78>)
 80007e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007e4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e6:	4b0d      	ldr	r3, [pc, #52]	; (800081c <MX_I2C1_Init+0x78>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80007ec:	4b0b      	ldr	r3, [pc, #44]	; (800081c <MX_I2C1_Init+0x78>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f2:	4b0a      	ldr	r3, [pc, #40]	; (800081c <MX_I2C1_Init+0x78>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <MX_I2C1_Init+0x78>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
	//hi2c1.MemaddSize

	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007fe:	4807      	ldr	r0, [pc, #28]	; (800081c <MX_I2C1_Init+0x78>)
 8000800:	f002 f90e 	bl	8002a20 <HAL_I2C_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_I2C1_Init+0x6a>
	{
		Error_Handler();
 800080a:	f000 fa77 	bl	8000cfc <Error_Handler>
	}

  /* USER CODE END I2C1_Init 2 */
}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40023800 	.word	0x40023800
 800081c:	20000084 	.word	0x20000084
 8000820:	40005400 	.word	0x40005400
 8000824:	000186a0 	.word	0x000186a0

08000828 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b086      	sub	sp, #24
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800082e:	f107 0308 	add.w	r3, r7, #8
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800083c:	463b      	mov	r3, r7
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000844:	4b1e      	ldr	r3, [pc, #120]	; (80008c0 <MX_TIM2_Init+0x98>)
 8000846:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800084a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 800084c:	4b1c      	ldr	r3, [pc, #112]	; (80008c0 <MX_TIM2_Init+0x98>)
 800084e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000852:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000854:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <MX_TIM2_Init+0x98>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 800085a:	4b19      	ldr	r3, [pc, #100]	; (80008c0 <MX_TIM2_Init+0x98>)
 800085c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000860:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000862:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <MX_TIM2_Init+0x98>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000868:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <MX_TIM2_Init+0x98>)
 800086a:	2200      	movs	r2, #0
 800086c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800086e:	4814      	ldr	r0, [pc, #80]	; (80008c0 <MX_TIM2_Init+0x98>)
 8000870:	f003 fe50 	bl	8004514 <HAL_TIM_Base_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800087a:	f000 fa3f 	bl	8000cfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800087e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000882:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000884:	f107 0308 	add.w	r3, r7, #8
 8000888:	4619      	mov	r1, r3
 800088a:	480d      	ldr	r0, [pc, #52]	; (80008c0 <MX_TIM2_Init+0x98>)
 800088c:	f004 f80a 	bl	80048a4 <HAL_TIM_ConfigClockSource>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000896:	f000 fa31 	bl	8000cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800089a:	2300      	movs	r3, #0
 800089c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008a2:	463b      	mov	r3, r7
 80008a4:	4619      	mov	r1, r3
 80008a6:	4806      	ldr	r0, [pc, #24]	; (80008c0 <MX_TIM2_Init+0x98>)
 80008a8:	f004 fa26 	bl	8004cf8 <HAL_TIMEx_MasterConfigSynchronization>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80008b2:	f000 fa23 	bl	8000cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200000d8 	.word	0x200000d8

080008c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b088      	sub	sp, #32
 80008c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ca:	f107 030c 	add.w	r3, r7, #12
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	60da      	str	r2, [r3, #12]
 80008d8:	611a      	str	r2, [r3, #16]
  /* GPIO Ports Clock Enable */
  //__HAL_RCC_GPIOE_CLK_ENABLE();
  //__HAL_RCC_GPIOC_CLK_ENABLE();
  //__HAL_RCC_GPIOH_CLK_ENABLE();
 // __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	60bb      	str	r3, [r7, #8]
 80008de:	4b59      	ldr	r3, [pc, #356]	; (8000a44 <MX_GPIO_Init+0x180>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a58      	ldr	r2, [pc, #352]	; (8000a44 <MX_GPIO_Init+0x180>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b56      	ldr	r3, [pc, #344]	; (8000a44 <MX_GPIO_Init+0x180>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	607b      	str	r3, [r7, #4]
 80008fa:	4b52      	ldr	r3, [pc, #328]	; (8000a44 <MX_GPIO_Init+0x180>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	4a51      	ldr	r2, [pc, #324]	; (8000a44 <MX_GPIO_Init+0x180>)
 8000900:	f043 0308 	orr.w	r3, r3, #8
 8000904:	6313      	str	r3, [r2, #48]	; 0x30
 8000906:	4b4f      	ldr	r3, [pc, #316]	; (8000a44 <MX_GPIO_Init+0x180>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	f003 0308 	and.w	r3, r3, #8
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);*/

/* USER CODE BEGIN MX_GPIO_Init_2 */
  	  /*Configure GPIO pin : PD14 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000912:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000916:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	2301      	movs	r3, #1
 800091a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000920:	2301      	movs	r3, #1
 8000922:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000924:	f107 030c 	add.w	r3, r7, #12
 8000928:	4619      	mov	r1, r3
 800092a:	4847      	ldr	r0, [pc, #284]	; (8000a48 <MX_GPIO_Init+0x184>)
 800092c:	f000 fd98 	bl	8001460 <HAL_GPIO_Init>

  	GPIO_InitStruct.Pin = DS1307_I2C_SCL_PIN;
 8000930:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000934:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000936:	2312      	movs	r3, #18
 8000938:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800093a:	2304      	movs	r3, #4
 800093c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = DS1307_I2C_PUPD;
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000942:	2303      	movs	r3, #3
 8000944:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(DS1307_I2C_GPIO_PORT,&GPIO_InitStruct);
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	4619      	mov	r1, r3
 800094c:	483f      	ldr	r0, [pc, #252]	; (8000a4c <MX_GPIO_Init+0x188>)
 800094e:	f000 fd87 	bl	8001460 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DS1307_I2C_SDA_PIN;
 8000952:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000956:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000958:	2312      	movs	r3, #18
 800095a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800095c:	2304      	movs	r3, #4
 800095e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = DS1307_I2C_PUPD;
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000964:	2303      	movs	r3, #3
 8000966:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(DS1307_I2C_GPIO_PORT, &GPIO_InitStruct);
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	4619      	mov	r1, r3
 800096e:	4837      	ldr	r0, [pc, #220]	; (8000a4c <MX_GPIO_Init+0x188>)
 8000970:	f000 fd76 	bl	8001460 <HAL_GPIO_Init>

	// 1. Configure GPIO pins which used for lcd connections

	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000974:	2302      	movs	r3, #2
 8000976:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000978:	2301      	movs	r3, #1
 800097a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]

	GPIO_InitStruct.Pin = LCD_GPIO_RS;
 8000980:	2301      	movs	r3, #1
 8000982:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_GPIO_PORT, &GPIO_InitStruct);
 8000984:	f107 030c 	add.w	r3, r7, #12
 8000988:	4619      	mov	r1, r3
 800098a:	482f      	ldr	r0, [pc, #188]	; (8000a48 <MX_GPIO_Init+0x184>)
 800098c:	f000 fd68 	bl	8001460 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD_GPIO_RW;
 8000990:	2302      	movs	r3, #2
 8000992:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_GPIO_PORT, &GPIO_InitStruct);
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	4619      	mov	r1, r3
 800099a:	482b      	ldr	r0, [pc, #172]	; (8000a48 <MX_GPIO_Init+0x184>)
 800099c:	f000 fd60 	bl	8001460 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD_GPIO_EN;
 80009a0:	2304      	movs	r3, #4
 80009a2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_GPIO_PORT, &GPIO_InitStruct);
 80009a4:	f107 030c 	add.w	r3, r7, #12
 80009a8:	4619      	mov	r1, r3
 80009aa:	4827      	ldr	r0, [pc, #156]	; (8000a48 <MX_GPIO_Init+0x184>)
 80009ac:	f000 fd58 	bl	8001460 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD_GPIO_D4;
 80009b0:	2308      	movs	r3, #8
 80009b2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_GPIO_PORT, &GPIO_InitStruct);
 80009b4:	f107 030c 	add.w	r3, r7, #12
 80009b8:	4619      	mov	r1, r3
 80009ba:	4823      	ldr	r0, [pc, #140]	; (8000a48 <MX_GPIO_Init+0x184>)
 80009bc:	f000 fd50 	bl	8001460 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD_GPIO_D5;
 80009c0:	2310      	movs	r3, #16
 80009c2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_GPIO_PORT, &GPIO_InitStruct);
 80009c4:	f107 030c 	add.w	r3, r7, #12
 80009c8:	4619      	mov	r1, r3
 80009ca:	481f      	ldr	r0, [pc, #124]	; (8000a48 <MX_GPIO_Init+0x184>)
 80009cc:	f000 fd48 	bl	8001460 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD_GPIO_D6;
 80009d0:	2320      	movs	r3, #32
 80009d2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_GPIO_PORT, &GPIO_InitStruct);
 80009d4:	f107 030c 	add.w	r3, r7, #12
 80009d8:	4619      	mov	r1, r3
 80009da:	481b      	ldr	r0, [pc, #108]	; (8000a48 <MX_GPIO_Init+0x184>)
 80009dc:	f000 fd40 	bl	8001460 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD_GPIO_D7;
 80009e0:	2340      	movs	r3, #64	; 0x40
 80009e2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_GPIO_PORT, &GPIO_InitStruct);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	4619      	mov	r1, r3
 80009ea:	4817      	ldr	r0, [pc, #92]	; (8000a48 <MX_GPIO_Init+0x184>)
 80009ec:	f000 fd38 	bl	8001460 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2101      	movs	r1, #1
 80009f4:	4814      	ldr	r0, [pc, #80]	; (8000a48 <MX_GPIO_Init+0x184>)
 80009f6:	f000 fecf 	bl	8001798 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2102      	movs	r1, #2
 80009fe:	4812      	ldr	r0, [pc, #72]	; (8000a48 <MX_GPIO_Init+0x184>)
 8000a00:	f000 feca 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2104      	movs	r1, #4
 8000a08:	480f      	ldr	r0, [pc, #60]	; (8000a48 <MX_GPIO_Init+0x184>)
 8000a0a:	f000 fec5 	bl	8001798 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2108      	movs	r1, #8
 8000a12:	480d      	ldr	r0, [pc, #52]	; (8000a48 <MX_GPIO_Init+0x184>)
 8000a14:	f000 fec0 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, GPIO_PIN_RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2110      	movs	r1, #16
 8000a1c:	480a      	ldr	r0, [pc, #40]	; (8000a48 <MX_GPIO_Init+0x184>)
 8000a1e:	f000 febb 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2120      	movs	r1, #32
 8000a26:	4808      	ldr	r0, [pc, #32]	; (8000a48 <MX_GPIO_Init+0x184>)
 8000a28:	f000 feb6 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, GPIO_PIN_RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2140      	movs	r1, #64	; 0x40
 8000a30:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_GPIO_Init+0x184>)
 8000a32:	f000 feb1 	bl	8001798 <HAL_GPIO_WritePin>

	lcd_init();
 8000a36:	f004 ffe5 	bl	8005a04 <lcd_init>

/* USER CODE END MX_GPIO_Init_2 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3720      	adds	r7, #32
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40020c00 	.word	0x40020c00
 8000a4c:	40020400 	.word	0x40020400

08000a50 <get_day_of_weak>:

/* USER CODE BEGIN 4 */

static char *get_day_of_weak(uint8_t dayCode)
{
 8000a50:	b4b0      	push	{r4, r5, r7}
 8000a52:	b08b      	sub	sp, #44	; 0x2c
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	71fb      	strb	r3, [r7, #7]
	char* days[] = {"Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat"};
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	; (8000a88 <get_day_of_weak+0x38>)
 8000a5c:	f107 040c 	add.w	r4, r7, #12
 8000a60:	461d      	mov	r5, r3
 8000a62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return days[dayCode - 1];
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	3b01      	subs	r3, #1
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	3328      	adds	r3, #40	; 0x28
 8000a76:	443b      	add	r3, r7
 8000a78:	f853 3c1c 	ldr.w	r3, [r3, #-28]
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	372c      	adds	r7, #44	; 0x2c
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bcb0      	pop	{r4, r5, r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	08006d88 	.word	0x08006d88

08000a8c <number_to_string>:

static void number_to_string(uint8_t num, char *buf)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	6039      	str	r1, [r7, #0]
 8000a96:	71fb      	strb	r3, [r7, #7]
	if(num < 10)
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	2b09      	cmp	r3, #9
 8000a9c:	d809      	bhi.n	8000ab2 <number_to_string+0x26>
	{
		buf[0] = '0';
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	2230      	movs	r2, #48	; 0x30
 8000aa2:	701a      	strb	r2, [r3, #0]
		buf[1] = num + 48;
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	79fa      	ldrb	r2, [r7, #7]
 8000aaa:	3230      	adds	r2, #48	; 0x30
 8000aac:	b2d2      	uxtb	r2, r2
 8000aae:	701a      	strb	r2, [r3, #0]
	}else if(num >= 10 && num <= 99)
	{
		buf[0] = (num / 10) + 48;
		buf[1] = (num % 10) + 48;
	}
}
 8000ab0:	e01f      	b.n	8000af2 <number_to_string+0x66>
	}else if(num >= 10 && num <= 99)
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	2b09      	cmp	r3, #9
 8000ab6:	d91c      	bls.n	8000af2 <number_to_string+0x66>
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	2b63      	cmp	r3, #99	; 0x63
 8000abc:	d819      	bhi.n	8000af2 <number_to_string+0x66>
		buf[0] = (num / 10) + 48;
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	4a0f      	ldr	r2, [pc, #60]	; (8000b00 <number_to_string+0x74>)
 8000ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac6:	08db      	lsrs	r3, r3, #3
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	3330      	adds	r3, #48	; 0x30
 8000acc:	b2da      	uxtb	r2, r3
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	701a      	strb	r2, [r3, #0]
		buf[1] = (num % 10) + 48;
 8000ad2:	79fa      	ldrb	r2, [r7, #7]
 8000ad4:	4b0a      	ldr	r3, [pc, #40]	; (8000b00 <number_to_string+0x74>)
 8000ad6:	fba3 1302 	umull	r1, r3, r3, r2
 8000ada:	08d9      	lsrs	r1, r3, #3
 8000adc:	460b      	mov	r3, r1
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	440b      	add	r3, r1
 8000ae2:	005b      	lsls	r3, r3, #1
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	b2da      	uxtb	r2, r3
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	3301      	adds	r3, #1
 8000aec:	3230      	adds	r2, #48	; 0x30
 8000aee:	b2d2      	uxtb	r2, r2
 8000af0:	701a      	strb	r2, [r3, #0]
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	cccccccd 	.word	0xcccccccd

08000b04 <time_to_string>:

// hh:mm:ss
static char *time_to_string(RTC_time_t *curr_time)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	static char buf[9];

	buf[2] = ':';
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	; (8000b4c <time_to_string+0x48>)
 8000b0e:	223a      	movs	r2, #58	; 0x3a
 8000b10:	709a      	strb	r2, [r3, #2]
	buf[5] = ':';
 8000b12:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <time_to_string+0x48>)
 8000b14:	223a      	movs	r2, #58	; 0x3a
 8000b16:	715a      	strb	r2, [r3, #5]

	number_to_string(curr_time->hours, buf);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	789b      	ldrb	r3, [r3, #2]
 8000b1c:	490b      	ldr	r1, [pc, #44]	; (8000b4c <time_to_string+0x48>)
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff ffb4 	bl	8000a8c <number_to_string>
	number_to_string(curr_time->minutes, &buf[3]);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	785b      	ldrb	r3, [r3, #1]
 8000b28:	4909      	ldr	r1, [pc, #36]	; (8000b50 <time_to_string+0x4c>)
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f7ff ffae 	bl	8000a8c <number_to_string>
	number_to_string(curr_time->seconds, &buf[6]);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	4907      	ldr	r1, [pc, #28]	; (8000b54 <time_to_string+0x50>)
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff ffa8 	bl	8000a8c <number_to_string>

	buf[8] = '\0';
 8000b3c:	4b03      	ldr	r3, [pc, #12]	; (8000b4c <time_to_string+0x48>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	721a      	strb	r2, [r3, #8]

	return buf;
 8000b42:	4b02      	ldr	r3, [pc, #8]	; (8000b4c <time_to_string+0x48>)
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2000113c 	.word	0x2000113c
 8000b50:	2000113f 	.word	0x2000113f
 8000b54:	20001142 	.word	0x20001142

08000b58 <date_to_string>:

// dd.mm.yy
static char *date_to_string(RTC_date_t *curr_date)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	static char buf[9];

	buf[2] = '.';
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <date_to_string+0x48>)
 8000b62:	222e      	movs	r2, #46	; 0x2e
 8000b64:	709a      	strb	r2, [r3, #2]
	buf[5] = '.';
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <date_to_string+0x48>)
 8000b68:	222e      	movs	r2, #46	; 0x2e
 8000b6a:	715a      	strb	r2, [r3, #5]

	number_to_string(curr_date->date, buf);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	490b      	ldr	r1, [pc, #44]	; (8000ba0 <date_to_string+0x48>)
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff ff8a 	bl	8000a8c <number_to_string>
	number_to_string(curr_date->month, &buf[3]);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	785b      	ldrb	r3, [r3, #1]
 8000b7c:	4909      	ldr	r1, [pc, #36]	; (8000ba4 <date_to_string+0x4c>)
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff ff84 	bl	8000a8c <number_to_string>
	number_to_string(curr_date->year, &buf[6]);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	789b      	ldrb	r3, [r3, #2]
 8000b88:	4907      	ldr	r1, [pc, #28]	; (8000ba8 <date_to_string+0x50>)
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff ff7e 	bl	8000a8c <number_to_string>

	buf[8] = '\0';
 8000b90:	4b03      	ldr	r3, [pc, #12]	; (8000ba0 <date_to_string+0x48>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	721a      	strb	r2, [r3, #8]

	return buf;
 8000b96:	4b02      	ldr	r3, [pc, #8]	; (8000ba0 <date_to_string+0x48>)
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20001148 	.word	0x20001148
 8000ba4:	2000114b 	.word	0x2000114b
 8000ba8:	2000114e 	.word	0x2000114e

08000bac <saveDataIntoEEPROM>:

static void saveDataIntoEEPROM(void)
{
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret;

	// get data
	ds1307_get_current_time(&curr_time);
 8000bb2:	4822      	ldr	r0, [pc, #136]	; (8000c3c <saveDataIntoEEPROM+0x90>)
 8000bb4:	f004 fe2b 	bl	800580e <ds1307_get_current_time>
	ds1307_get_current_date(&curr_date);
 8000bb8:	4821      	ldr	r0, [pc, #132]	; (8000c40 <saveDataIntoEEPROM+0x94>)
 8000bba:	f004 fea1 	bl	8005900 <ds1307_get_current_date>

	ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(AT24C32_I2C_ADDR), 10, 1000);
 8000bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bc2:	220a      	movs	r2, #10
 8000bc4:	21a0      	movs	r1, #160	; 0xa0
 8000bc6:	481f      	ldr	r0, [pc, #124]	; (8000c44 <saveDataIntoEEPROM+0x98>)
 8000bc8:	f002 fb92 	bl	80032f0 <HAL_I2C_IsDeviceReady>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	71fb      	strb	r3, [r7, #7]

	if(ret != HAL_OK)
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d00a      	beq.n	8000bec <saveDataIntoEEPROM+0x40>
	{
		lcd_display_clear();
 8000bd6:	f004 ff9d 	bl	8005b14 <lcd_display_clear>

		lcd_set_cursor(1, 1);
 8000bda:	2101      	movs	r1, #1
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f004 ffa3 	bl	8005b28 <lcd_set_cursor>

		lcd_print_string("I2C NOT READY");
 8000be2:	4819      	ldr	r0, [pc, #100]	; (8000c48 <saveDataIntoEEPROM+0x9c>)
 8000be4:	f004 ff82 	bl	8005aec <lcd_print_string>

		Error_Handler();
 8000be8:	f000 f888 	bl	8000cfc <Error_Handler>
	}

	// save into ROM
	at24c32_set_data(time_to_string(&curr_time), strlen(time_to_string(&curr_time)));
 8000bec:	4813      	ldr	r0, [pc, #76]	; (8000c3c <saveDataIntoEEPROM+0x90>)
 8000bee:	f7ff ff89 	bl	8000b04 <time_to_string>
 8000bf2:	4604      	mov	r4, r0
 8000bf4:	4811      	ldr	r0, [pc, #68]	; (8000c3c <saveDataIntoEEPROM+0x90>)
 8000bf6:	f7ff ff85 	bl	8000b04 <time_to_string>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff fae7 	bl	80001d0 <strlen>
 8000c02:	4603      	mov	r3, r0
 8000c04:	4619      	mov	r1, r3
 8000c06:	4620      	mov	r0, r4
 8000c08:	f004 fbde 	bl	80053c8 <at24c32_set_data>

	HAL_Delay(200);
 8000c0c:	20c8      	movs	r0, #200	; 0xc8
 8000c0e:	f000 fb21 	bl	8001254 <HAL_Delay>

	at24c32_set_data(date_to_string(&curr_date), strlen(date_to_string(&curr_date)));
 8000c12:	480b      	ldr	r0, [pc, #44]	; (8000c40 <saveDataIntoEEPROM+0x94>)
 8000c14:	f7ff ffa0 	bl	8000b58 <date_to_string>
 8000c18:	4604      	mov	r4, r0
 8000c1a:	4809      	ldr	r0, [pc, #36]	; (8000c40 <saveDataIntoEEPROM+0x94>)
 8000c1c:	f7ff ff9c 	bl	8000b58 <date_to_string>
 8000c20:	4603      	mov	r3, r0
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fad4 	bl	80001d0 <strlen>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	f004 fbcb 	bl	80053c8 <at24c32_set_data>
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd90      	pop	{r4, r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000120 	.word	0x20000120
 8000c40:	20000124 	.word	0x20000124
 8000c44:	20000084 	.word	0x20000084
 8000c48:	08006da4 	.word	0x08006da4

08000c4c <get_data>:

static void get_data(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret;

	ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(AT24C32_I2C_ADDR), 10, 1000);
 8000c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c56:	220a      	movs	r2, #10
 8000c58:	21a0      	movs	r1, #160	; 0xa0
 8000c5a:	4815      	ldr	r0, [pc, #84]	; (8000cb0 <get_data+0x64>)
 8000c5c:	f002 fb48 	bl	80032f0 <HAL_I2C_IsDeviceReady>
 8000c60:	4603      	mov	r3, r0
 8000c62:	71fb      	strb	r3, [r7, #7]

	if(ret != HAL_OK)
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d00a      	beq.n	8000c80 <get_data+0x34>
	{
		lcd_display_clear();
 8000c6a:	f004 ff53 	bl	8005b14 <lcd_display_clear>

		lcd_set_cursor(1, 1);
 8000c6e:	2101      	movs	r1, #1
 8000c70:	2001      	movs	r0, #1
 8000c72:	f004 ff59 	bl	8005b28 <lcd_set_cursor>

		lcd_print_string("I2C NOT READY");
 8000c76:	480f      	ldr	r0, [pc, #60]	; (8000cb4 <get_data+0x68>)
 8000c78:	f004 ff38 	bl	8005aec <lcd_print_string>

		Error_Handler();
 8000c7c:	f000 f83e 	bl	8000cfc <Error_Handler>
	}
	at24c32_get_data(rx_buf, cuur_data, 8);
 8000c80:	4b0d      	ldr	r3, [pc, #52]	; (8000cb8 <get_data+0x6c>)
 8000c82:	881b      	ldrh	r3, [r3, #0]
 8000c84:	2208      	movs	r2, #8
 8000c86:	4619      	mov	r1, r3
 8000c88:	480c      	ldr	r0, [pc, #48]	; (8000cbc <get_data+0x70>)
 8000c8a:	f004 fc39 	bl	8005500 <at24c32_get_data>

	cuur_data += 8;
 8000c8e:	4b0a      	ldr	r3, [pc, #40]	; (8000cb8 <get_data+0x6c>)
 8000c90:	881b      	ldrh	r3, [r3, #0]
 8000c92:	3308      	adds	r3, #8
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <get_data+0x6c>)
 8000c98:	801a      	strh	r2, [r3, #0]

	rx_buf[8] = '\0';
 8000c9a:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <get_data+0x70>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	721a      	strb	r2, [r3, #8]

	printf("Data: %s\n", rx_buf);
 8000ca0:	4906      	ldr	r1, [pc, #24]	; (8000cbc <get_data+0x70>)
 8000ca2:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <get_data+0x74>)
 8000ca4:	f005 f9fe 	bl	80060a4 <iprintf>
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20000084 	.word	0x20000084
 8000cb4:	08006da4 	.word	0x08006da4
 8000cb8:	20001138 	.word	0x20001138
 8000cbc:	2000012c 	.word	0x2000012c
 8000cc0:	08006db4 	.word	0x08006db4

08000cc4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a08      	ldr	r2, [pc, #32]	; (8000cf4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d101      	bne.n	8000cda <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000cd6:	f000 fa9d 	bl	8001214 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  if(htim->Instance == TIM2)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ce2:	d102      	bne.n	8000cea <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  flag_read_rtc = SET;
 8000ce4:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	701a      	strb	r2, [r3, #0]
	  //printf("TIM2 is working\n")
  }

  /* USER CODE END Callback 1 */
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40001000 	.word	0x40001000
 8000cf8:	20000128 	.word	0x20000128

08000cfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d00:	b672      	cpsid	i
}
 8000d02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <Error_Handler+0x8>
	...

08000d08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	607b      	str	r3, [r7, #4]
 8000d12:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <HAL_MspInit+0x4c>)
 8000d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d16:	4a0f      	ldr	r2, [pc, #60]	; (8000d54 <HAL_MspInit+0x4c>)
 8000d18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d1e:	4b0d      	ldr	r3, [pc, #52]	; (8000d54 <HAL_MspInit+0x4c>)
 8000d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d26:	607b      	str	r3, [r7, #4]
 8000d28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	603b      	str	r3, [r7, #0]
 8000d2e:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <HAL_MspInit+0x4c>)
 8000d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d32:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <HAL_MspInit+0x4c>)
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d38:	6413      	str	r3, [r2, #64]	; 0x40
 8000d3a:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <HAL_MspInit+0x4c>)
 8000d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d46:	2007      	movs	r0, #7
 8000d48:	f000 fb55 	bl	80013f6 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40023800 	.word	0x40023800

08000d58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08a      	sub	sp, #40	; 0x28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a19      	ldr	r2, [pc, #100]	; (8000ddc <HAL_I2C_MspInit+0x84>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d12c      	bne.n	8000dd4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	613b      	str	r3, [r7, #16]
 8000d7e:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <HAL_I2C_MspInit+0x88>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	4a17      	ldr	r2, [pc, #92]	; (8000de0 <HAL_I2C_MspInit+0x88>)
 8000d84:	f043 0302 	orr.w	r3, r3, #2
 8000d88:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8a:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <HAL_I2C_MspInit+0x88>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	f003 0302 	and.w	r3, r3, #2
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000d96:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d9c:	2312      	movs	r3, #18
 8000d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000da0:	2301      	movs	r3, #1
 8000da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da4:	2300      	movs	r3, #0
 8000da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000da8:	2304      	movs	r3, #4
 8000daa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	4619      	mov	r1, r3
 8000db2:	480c      	ldr	r0, [pc, #48]	; (8000de4 <HAL_I2C_MspInit+0x8c>)
 8000db4:	f000 fb54 	bl	8001460 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_I2C_MspInit+0x88>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc0:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <HAL_I2C_MspInit+0x88>)
 8000dc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000dc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000dc8:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <HAL_I2C_MspInit+0x88>)
 8000dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000dd4:	bf00      	nop
 8000dd6:	3728      	adds	r7, #40	; 0x28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40005400 	.word	0x40005400
 8000de0:	40023800 	.word	0x40023800
 8000de4:	40020400 	.word	0x40020400

08000de8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000df8:	d115      	bne.n	8000e26 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <HAL_TIM_Base_MspInit+0x48>)
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	4a0b      	ldr	r2, [pc, #44]	; (8000e30 <HAL_TIM_Base_MspInit+0x48>)
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6413      	str	r3, [r2, #64]	; 0x40
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <HAL_TIM_Base_MspInit+0x48>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	201c      	movs	r0, #28
 8000e1c:	f000 faf6 	bl	800140c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e20:	201c      	movs	r0, #28
 8000e22:	f000 fb0f 	bl	8001444 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000e26:	bf00      	nop
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800

08000e34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08e      	sub	sp, #56	; 0x38
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e40:	2300      	movs	r3, #0
 8000e42:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000e44:	2300      	movs	r3, #0
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <HAL_InitTick+0xe4>)
 8000e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4c:	4a32      	ldr	r2, [pc, #200]	; (8000f18 <HAL_InitTick+0xe4>)
 8000e4e:	f043 0310 	orr.w	r3, r3, #16
 8000e52:	6413      	str	r3, [r2, #64]	; 0x40
 8000e54:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <HAL_InitTick+0xe4>)
 8000e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e58:	f003 0310 	and.w	r3, r3, #16
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e60:	f107 0210 	add.w	r2, r7, #16
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f003 fb20 	bl	80044b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e70:	6a3b      	ldr	r3, [r7, #32]
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d103      	bne.n	8000e82 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e7a:	f003 fb05 	bl	8004488 <HAL_RCC_GetPCLK1Freq>
 8000e7e:	6378      	str	r0, [r7, #52]	; 0x34
 8000e80:	e004      	b.n	8000e8c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e82:	f003 fb01 	bl	8004488 <HAL_RCC_GetPCLK1Freq>
 8000e86:	4603      	mov	r3, r0
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e8e:	4a23      	ldr	r2, [pc, #140]	; (8000f1c <HAL_InitTick+0xe8>)
 8000e90:	fba2 2303 	umull	r2, r3, r2, r3
 8000e94:	0c9b      	lsrs	r3, r3, #18
 8000e96:	3b01      	subs	r3, #1
 8000e98:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e9a:	4b21      	ldr	r3, [pc, #132]	; (8000f20 <HAL_InitTick+0xec>)
 8000e9c:	4a21      	ldr	r2, [pc, #132]	; (8000f24 <HAL_InitTick+0xf0>)
 8000e9e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ea0:	4b1f      	ldr	r3, [pc, #124]	; (8000f20 <HAL_InitTick+0xec>)
 8000ea2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ea6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ea8:	4a1d      	ldr	r2, [pc, #116]	; (8000f20 <HAL_InitTick+0xec>)
 8000eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eac:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000eae:	4b1c      	ldr	r3, [pc, #112]	; (8000f20 <HAL_InitTick+0xec>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb4:	4b1a      	ldr	r3, [pc, #104]	; (8000f20 <HAL_InitTick+0xec>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eba:	4b19      	ldr	r3, [pc, #100]	; (8000f20 <HAL_InitTick+0xec>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000ec0:	4817      	ldr	r0, [pc, #92]	; (8000f20 <HAL_InitTick+0xec>)
 8000ec2:	f003 fb27 	bl	8004514 <HAL_TIM_Base_Init>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000ecc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d11b      	bne.n	8000f0c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ed4:	4812      	ldr	r0, [pc, #72]	; (8000f20 <HAL_InitTick+0xec>)
 8000ed6:	f003 fb6d 	bl	80045b4 <HAL_TIM_Base_Start_IT>
 8000eda:	4603      	mov	r3, r0
 8000edc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000ee0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d111      	bne.n	8000f0c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ee8:	2036      	movs	r0, #54	; 0x36
 8000eea:	f000 faab 	bl	8001444 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b0f      	cmp	r3, #15
 8000ef2:	d808      	bhi.n	8000f06 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	2036      	movs	r0, #54	; 0x36
 8000efa:	f000 fa87 	bl	800140c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000efe:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HAL_InitTick+0xf4>)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6013      	str	r3, [r2, #0]
 8000f04:	e002      	b.n	8000f0c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000f0c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3738      	adds	r7, #56	; 0x38
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40023800 	.word	0x40023800
 8000f1c:	431bde83 	.word	0x431bde83
 8000f20:	20001154 	.word	0x20001154
 8000f24:	40001000 	.word	0x40001000
 8000f28:	20000004 	.word	0x20000004

08000f2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <NMI_Handler+0x4>

08000f32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f36:	e7fe      	b.n	8000f36 <HardFault_Handler+0x4>

08000f38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <MemManage_Handler+0x4>

08000f3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f42:	e7fe      	b.n	8000f42 <BusFault_Handler+0x4>

08000f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f48:	e7fe      	b.n	8000f48 <UsageFault_Handler+0x4>

08000f4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
	...

08000f84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f88:	4802      	ldr	r0, [pc, #8]	; (8000f94 <TIM2_IRQHandler+0x10>)
 8000f8a:	f003 fb83 	bl	8004694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200000d8 	.word	0x200000d8

08000f98 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000f9c:	4802      	ldr	r0, [pc, #8]	; (8000fa8 <TIM6_DAC_IRQHandler+0x10>)
 8000f9e:	f003 fb79 	bl	8004694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20001154 	.word	0x20001154

08000fac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000fb0:	4802      	ldr	r0, [pc, #8]	; (8000fbc <OTG_FS_IRQHandler+0x10>)
 8000fb2:	f000 fc0a 	bl	80017ca <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200011a8 	.word	0x200011a8

08000fc0 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000fca:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <ITM_SendChar+0x48>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a0e      	ldr	r2, [pc, #56]	; (8001008 <ITM_SendChar+0x48>)
 8000fd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fd4:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	; (800100c <ITM_SendChar+0x4c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a0c      	ldr	r2, [pc, #48]	; (800100c <ITM_SendChar+0x4c>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000fe2:	bf00      	nop
 8000fe4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0f8      	beq.n	8000fe4 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000ff2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	6013      	str	r3, [r2, #0]
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000edfc 	.word	0xe000edfc
 800100c:	e0000e00 	.word	0xe0000e00

08001010 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e00a      	b.n	8001038 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001022:	f3af 8000 	nop.w
 8001026:	4601      	mov	r1, r0
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	1c5a      	adds	r2, r3, #1
 800102c:	60ba      	str	r2, [r7, #8]
 800102e:	b2ca      	uxtb	r2, r1
 8001030:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	3301      	adds	r3, #1
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	697a      	ldr	r2, [r7, #20]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	429a      	cmp	r2, r3
 800103e:	dbf0      	blt.n	8001022 <_read+0x12>
  }

  return len;
 8001040:	687b      	ldr	r3, [r7, #4]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b086      	sub	sp, #24
 800104e:	af00      	add	r7, sp, #0
 8001050:	60f8      	str	r0, [r7, #12]
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
 800105a:	e009      	b.n	8001070 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	 ITM_SendChar(*ptr++);
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	1c5a      	adds	r2, r3, #1
 8001060:	60ba      	str	r2, [r7, #8]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ffab 	bl	8000fc0 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	3301      	adds	r3, #1
 800106e:	617b      	str	r3, [r7, #20]
 8001070:	697a      	ldr	r2, [r7, #20]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	429a      	cmp	r2, r3
 8001076:	dbf1      	blt.n	800105c <_write+0x12>
  }
  return len;
 8001078:	687b      	ldr	r3, [r7, #4]
}
 800107a:	4618      	mov	r0, r3
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <_close>:

int _close(int file)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800108a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800108e:	4618      	mov	r0, r3
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800109a:	b480      	push	{r7}
 800109c:	b083      	sub	sp, #12
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010aa:	605a      	str	r2, [r3, #4]
  return 0;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <_isatty>:

int _isatty(int file)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f4:	4a14      	ldr	r2, [pc, #80]	; (8001148 <_sbrk+0x5c>)
 80010f6:	4b15      	ldr	r3, [pc, #84]	; (800114c <_sbrk+0x60>)
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001100:	4b13      	ldr	r3, [pc, #76]	; (8001150 <_sbrk+0x64>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001108:	4b11      	ldr	r3, [pc, #68]	; (8001150 <_sbrk+0x64>)
 800110a:	4a12      	ldr	r2, [pc, #72]	; (8001154 <_sbrk+0x68>)
 800110c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800110e:	4b10      	ldr	r3, [pc, #64]	; (8001150 <_sbrk+0x64>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	429a      	cmp	r2, r3
 800111a:	d207      	bcs.n	800112c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800111c:	f005 f966 	bl	80063ec <__errno>
 8001120:	4603      	mov	r3, r0
 8001122:	220c      	movs	r2, #12
 8001124:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	e009      	b.n	8001140 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <_sbrk+0x64>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001132:	4b07      	ldr	r3, [pc, #28]	; (8001150 <_sbrk+0x64>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4413      	add	r3, r2
 800113a:	4a05      	ldr	r2, [pc, #20]	; (8001150 <_sbrk+0x64>)
 800113c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800113e:	68fb      	ldr	r3, [r7, #12]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3718      	adds	r7, #24
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20020000 	.word	0x20020000
 800114c:	00000400 	.word	0x00000400
 8001150:	2000119c 	.word	0x2000119c
 8001154:	200015f8 	.word	0x200015f8

08001158 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800115c:	4b06      	ldr	r3, [pc, #24]	; (8001178 <SystemInit+0x20>)
 800115e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001162:	4a05      	ldr	r2, [pc, #20]	; (8001178 <SystemInit+0x20>)
 8001164:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001168:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800117c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001180:	480d      	ldr	r0, [pc, #52]	; (80011b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001182:	490e      	ldr	r1, [pc, #56]	; (80011bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001184:	4a0e      	ldr	r2, [pc, #56]	; (80011c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001188:	e002      	b.n	8001190 <LoopCopyDataInit>

0800118a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800118c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800118e:	3304      	adds	r3, #4

08001190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001194:	d3f9      	bcc.n	800118a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001196:	4a0b      	ldr	r2, [pc, #44]	; (80011c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001198:	4c0b      	ldr	r4, [pc, #44]	; (80011c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800119a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800119c:	e001      	b.n	80011a2 <LoopFillZerobss>

0800119e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800119e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a0:	3204      	adds	r2, #4

080011a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a4:	d3fb      	bcc.n	800119e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011a6:	f7ff ffd7 	bl	8001158 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011aa:	f005 f925 	bl	80063f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ae:	f7ff f9e5 	bl	800057c <main>
  bx  lr    
 80011b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80011b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011bc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80011c0:	08006e98 	.word	0x08006e98
  ldr r2, =_sbss
 80011c4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80011c8:	200015f8 	.word	0x200015f8

080011cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011cc:	e7fe      	b.n	80011cc <ADC_IRQHandler>
	...

080011d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011d4:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <HAL_Init+0x40>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0d      	ldr	r2, [pc, #52]	; (8001210 <HAL_Init+0x40>)
 80011da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011e0:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <HAL_Init+0x40>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <HAL_Init+0x40>)
 80011e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <HAL_Init+0x40>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a07      	ldr	r2, [pc, #28]	; (8001210 <HAL_Init+0x40>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011f8:	2003      	movs	r0, #3
 80011fa:	f000 f8fc 	bl	80013f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011fe:	2000      	movs	r0, #0
 8001200:	f7ff fe18 	bl	8000e34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001204:	f7ff fd80 	bl	8000d08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023c00 	.word	0x40023c00

08001214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_IncTick+0x20>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_IncTick+0x24>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <HAL_IncTick+0x24>)
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000008 	.word	0x20000008
 8001238:	200011a0 	.word	0x200011a0

0800123c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b03      	ldr	r3, [pc, #12]	; (8001250 <HAL_GetTick+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	200011a0 	.word	0x200011a0

08001254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800126c:	d005      	beq.n	800127a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_Delay+0x44>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800127a:	bf00      	nop
 800127c:	f7ff ffde 	bl	800123c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	429a      	cmp	r2, r3
 800128a:	d8f7      	bhi.n	800127c <HAL_Delay+0x28>
  {
  }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000008 	.word	0x20000008

0800129c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ce:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	60d3      	str	r3, [r2, #12]
}
 80012d4:	bf00      	nop
 80012d6:	3714      	adds	r7, #20
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <__NVIC_GetPriorityGrouping+0x18>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	f003 0307 	and.w	r3, r3, #7
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	2b00      	cmp	r3, #0
 8001310:	db0b      	blt.n	800132a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	f003 021f 	and.w	r2, r3, #31
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <__NVIC_EnableIRQ+0x38>)
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	095b      	lsrs	r3, r3, #5
 8001320:	2001      	movs	r0, #1
 8001322:	fa00 f202 	lsl.w	r2, r0, r2
 8001326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000e100 	.word	0xe000e100

0800133c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	6039      	str	r1, [r7, #0]
 8001346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134c:	2b00      	cmp	r3, #0
 800134e:	db0a      	blt.n	8001366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	b2da      	uxtb	r2, r3
 8001354:	490c      	ldr	r1, [pc, #48]	; (8001388 <__NVIC_SetPriority+0x4c>)
 8001356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	440b      	add	r3, r1
 8001360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001364:	e00a      	b.n	800137c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4908      	ldr	r1, [pc, #32]	; (800138c <__NVIC_SetPriority+0x50>)
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	3b04      	subs	r3, #4
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	440b      	add	r3, r1
 800137a:	761a      	strb	r2, [r3, #24]
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000e100 	.word	0xe000e100
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f1c3 0307 	rsb	r3, r3, #7
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	bf28      	it	cs
 80013ae:	2304      	movcs	r3, #4
 80013b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3304      	adds	r3, #4
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d902      	bls.n	80013c0 <NVIC_EncodePriority+0x30>
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3b03      	subs	r3, #3
 80013be:	e000      	b.n	80013c2 <NVIC_EncodePriority+0x32>
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43da      	mvns	r2, r3
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	401a      	ands	r2, r3
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	fa01 f303 	lsl.w	r3, r1, r3
 80013e2:	43d9      	mvns	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	4313      	orrs	r3, r2
         );
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3724      	adds	r7, #36	; 0x24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff ff4c 	bl	800129c <__NVIC_SetPriorityGrouping>
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
 8001418:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800141a:	2300      	movs	r3, #0
 800141c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800141e:	f7ff ff61 	bl	80012e4 <__NVIC_GetPriorityGrouping>
 8001422:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	68b9      	ldr	r1, [r7, #8]
 8001428:	6978      	ldr	r0, [r7, #20]
 800142a:	f7ff ffb1 	bl	8001390 <NVIC_EncodePriority>
 800142e:	4602      	mov	r2, r0
 8001430:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001434:	4611      	mov	r1, r2
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ff80 	bl	800133c <__NVIC_SetPriority>
}
 800143c:	bf00      	nop
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ff54 	bl	8001300 <__NVIC_EnableIRQ>
}
 8001458:	bf00      	nop
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001460:	b480      	push	{r7}
 8001462:	b089      	sub	sp, #36	; 0x24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
 800147a:	e16b      	b.n	8001754 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800147c:	2201      	movs	r2, #1
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	697a      	ldr	r2, [r7, #20]
 800148c:	4013      	ands	r3, r2
 800148e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	429a      	cmp	r2, r3
 8001496:	f040 815a 	bne.w	800174e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d005      	beq.n	80014b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d130      	bne.n	8001514 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	2203      	movs	r2, #3
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4013      	ands	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	68da      	ldr	r2, [r3, #12]
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4313      	orrs	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014e8:	2201      	movs	r2, #1
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	43db      	mvns	r3, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	091b      	lsrs	r3, r3, #4
 80014fe:	f003 0201 	and.w	r2, r3, #1
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	2b03      	cmp	r3, #3
 800151e:	d017      	beq.n	8001550 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	2203      	movs	r2, #3
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	43db      	mvns	r3, r3
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	4013      	ands	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f003 0303 	and.w	r3, r3, #3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d123      	bne.n	80015a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	08da      	lsrs	r2, r3, #3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3208      	adds	r2, #8
 8001564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001568:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	220f      	movs	r2, #15
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4013      	ands	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	691a      	ldr	r2, [r3, #16]
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	4313      	orrs	r3, r2
 8001594:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	08da      	lsrs	r2, r3, #3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3208      	adds	r2, #8
 800159e:	69b9      	ldr	r1, [r7, #24]
 80015a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	2203      	movs	r2, #3
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	43db      	mvns	r3, r3
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	4013      	ands	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0203 	and.w	r2, r3, #3
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f000 80b4 	beq.w	800174e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	4b60      	ldr	r3, [pc, #384]	; (800176c <HAL_GPIO_Init+0x30c>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ee:	4a5f      	ldr	r2, [pc, #380]	; (800176c <HAL_GPIO_Init+0x30c>)
 80015f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015f4:	6453      	str	r3, [r2, #68]	; 0x44
 80015f6:	4b5d      	ldr	r3, [pc, #372]	; (800176c <HAL_GPIO_Init+0x30c>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001602:	4a5b      	ldr	r2, [pc, #364]	; (8001770 <HAL_GPIO_Init+0x310>)
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	089b      	lsrs	r3, r3, #2
 8001608:	3302      	adds	r3, #2
 800160a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800160e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	f003 0303 	and.w	r3, r3, #3
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	220f      	movs	r2, #15
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	43db      	mvns	r3, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4013      	ands	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a52      	ldr	r2, [pc, #328]	; (8001774 <HAL_GPIO_Init+0x314>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d02b      	beq.n	8001686 <HAL_GPIO_Init+0x226>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a51      	ldr	r2, [pc, #324]	; (8001778 <HAL_GPIO_Init+0x318>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d025      	beq.n	8001682 <HAL_GPIO_Init+0x222>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a50      	ldr	r2, [pc, #320]	; (800177c <HAL_GPIO_Init+0x31c>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d01f      	beq.n	800167e <HAL_GPIO_Init+0x21e>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a4f      	ldr	r2, [pc, #316]	; (8001780 <HAL_GPIO_Init+0x320>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d019      	beq.n	800167a <HAL_GPIO_Init+0x21a>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a4e      	ldr	r2, [pc, #312]	; (8001784 <HAL_GPIO_Init+0x324>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d013      	beq.n	8001676 <HAL_GPIO_Init+0x216>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a4d      	ldr	r2, [pc, #308]	; (8001788 <HAL_GPIO_Init+0x328>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d00d      	beq.n	8001672 <HAL_GPIO_Init+0x212>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a4c      	ldr	r2, [pc, #304]	; (800178c <HAL_GPIO_Init+0x32c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d007      	beq.n	800166e <HAL_GPIO_Init+0x20e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a4b      	ldr	r2, [pc, #300]	; (8001790 <HAL_GPIO_Init+0x330>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d101      	bne.n	800166a <HAL_GPIO_Init+0x20a>
 8001666:	2307      	movs	r3, #7
 8001668:	e00e      	b.n	8001688 <HAL_GPIO_Init+0x228>
 800166a:	2308      	movs	r3, #8
 800166c:	e00c      	b.n	8001688 <HAL_GPIO_Init+0x228>
 800166e:	2306      	movs	r3, #6
 8001670:	e00a      	b.n	8001688 <HAL_GPIO_Init+0x228>
 8001672:	2305      	movs	r3, #5
 8001674:	e008      	b.n	8001688 <HAL_GPIO_Init+0x228>
 8001676:	2304      	movs	r3, #4
 8001678:	e006      	b.n	8001688 <HAL_GPIO_Init+0x228>
 800167a:	2303      	movs	r3, #3
 800167c:	e004      	b.n	8001688 <HAL_GPIO_Init+0x228>
 800167e:	2302      	movs	r3, #2
 8001680:	e002      	b.n	8001688 <HAL_GPIO_Init+0x228>
 8001682:	2301      	movs	r3, #1
 8001684:	e000      	b.n	8001688 <HAL_GPIO_Init+0x228>
 8001686:	2300      	movs	r3, #0
 8001688:	69fa      	ldr	r2, [r7, #28]
 800168a:	f002 0203 	and.w	r2, r2, #3
 800168e:	0092      	lsls	r2, r2, #2
 8001690:	4093      	lsls	r3, r2
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	4313      	orrs	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001698:	4935      	ldr	r1, [pc, #212]	; (8001770 <HAL_GPIO_Init+0x310>)
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	089b      	lsrs	r3, r3, #2
 800169e:	3302      	adds	r3, #2
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016a6:	4b3b      	ldr	r3, [pc, #236]	; (8001794 <HAL_GPIO_Init+0x334>)
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	43db      	mvns	r3, r3
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	4013      	ands	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016ca:	4a32      	ldr	r2, [pc, #200]	; (8001794 <HAL_GPIO_Init+0x334>)
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016d0:	4b30      	ldr	r3, [pc, #192]	; (8001794 <HAL_GPIO_Init+0x334>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	43db      	mvns	r3, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4013      	ands	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d003      	beq.n	80016f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016f4:	4a27      	ldr	r2, [pc, #156]	; (8001794 <HAL_GPIO_Init+0x334>)
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016fa:	4b26      	ldr	r3, [pc, #152]	; (8001794 <HAL_GPIO_Init+0x334>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	43db      	mvns	r3, r3
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	4013      	ands	r3, r2
 8001708:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d003      	beq.n	800171e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	4313      	orrs	r3, r2
 800171c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800171e:	4a1d      	ldr	r2, [pc, #116]	; (8001794 <HAL_GPIO_Init+0x334>)
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <HAL_GPIO_Init+0x334>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	43db      	mvns	r3, r3
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4013      	ands	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d003      	beq.n	8001748 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	4313      	orrs	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001748:	4a12      	ldr	r2, [pc, #72]	; (8001794 <HAL_GPIO_Init+0x334>)
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	3301      	adds	r3, #1
 8001752:	61fb      	str	r3, [r7, #28]
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	2b0f      	cmp	r3, #15
 8001758:	f67f ae90 	bls.w	800147c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800175c:	bf00      	nop
 800175e:	bf00      	nop
 8001760:	3724      	adds	r7, #36	; 0x24
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	40023800 	.word	0x40023800
 8001770:	40013800 	.word	0x40013800
 8001774:	40020000 	.word	0x40020000
 8001778:	40020400 	.word	0x40020400
 800177c:	40020800 	.word	0x40020800
 8001780:	40020c00 	.word	0x40020c00
 8001784:	40021000 	.word	0x40021000
 8001788:	40021400 	.word	0x40021400
 800178c:	40021800 	.word	0x40021800
 8001790:	40021c00 	.word	0x40021c00
 8001794:	40013c00 	.word	0x40013c00

08001798 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	807b      	strh	r3, [r7, #2]
 80017a4:	4613      	mov	r3, r2
 80017a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017a8:	787b      	ldrb	r3, [r7, #1]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d003      	beq.n	80017b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ae:	887a      	ldrh	r2, [r7, #2]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017b4:	e003      	b.n	80017be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	041a      	lsls	r2, r3, #16
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	619a      	str	r2, [r3, #24]
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b086      	sub	sp, #24
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f003 fc0a 	bl	8004ffa <USB_GetMode>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	f040 80f6 	bne.w	80019da <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f003 fbee 	bl	8004fd4 <USB_ReadInterrupts>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f000 80ec 	beq.w	80019d8 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f003 fbe5 	bl	8004fd4 <USB_ReadInterrupts>
 800180a:	4603      	mov	r3, r0
 800180c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001810:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001814:	d104      	bne.n	8001820 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800181e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f003 fbd5 	bl	8004fd4 <USB_ReadInterrupts>
 800182a:	4603      	mov	r3, r0
 800182c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001830:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001834:	d104      	bne.n	8001840 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800183e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f003 fbc5 	bl	8004fd4 <USB_ReadInterrupts>
 800184a:	4603      	mov	r3, r0
 800184c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001850:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001854:	d104      	bne.n	8001860 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800185e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	f003 fbb5 	bl	8004fd4 <USB_ReadInterrupts>
 800186a:	4603      	mov	r3, r0
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b02      	cmp	r3, #2
 8001872:	d103      	bne.n	800187c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2202      	movs	r2, #2
 800187a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f003 fba7 	bl	8004fd4 <USB_ReadInterrupts>
 8001886:	4603      	mov	r3, r0
 8001888:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800188c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001890:	d11c      	bne.n	80018cc <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800189a:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d10f      	bne.n	80018cc <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80018ac:	2110      	movs	r1, #16
 80018ae:	6938      	ldr	r0, [r7, #16]
 80018b0:	f003 fad4 	bl	8004e5c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80018b4:	6938      	ldr	r0, [r7, #16]
 80018b6:	f003 fb05 	bl	8004ec4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2101      	movs	r1, #1
 80018c0:	4618      	mov	r0, r3
 80018c2:	f003 fba8 	bl	8005016 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f004 fa10 	bl	8005cec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f003 fb7f 	bl	8004fd4 <USB_ReadInterrupts>
 80018d6:	4603      	mov	r3, r0
 80018d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018e0:	d102      	bne.n	80018e8 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f001 f829 	bl	800293a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f003 fb71 	bl	8004fd4 <USB_ReadInterrupts>
 80018f2:	4603      	mov	r3, r0
 80018f4:	f003 0308 	and.w	r3, r3, #8
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d106      	bne.n	800190a <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f004 f9d9 	bl	8005cb4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2208      	movs	r2, #8
 8001908:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f003 fb60 	bl	8004fd4 <USB_ReadInterrupts>
 8001914:	4603      	mov	r3, r0
 8001916:	f003 0310 	and.w	r3, r3, #16
 800191a:	2b10      	cmp	r3, #16
 800191c:	d101      	bne.n	8001922 <HAL_HCD_IRQHandler+0x158>
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <HAL_HCD_IRQHandler+0x15a>
 8001922:	2300      	movs	r3, #0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d012      	beq.n	800194e <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	699a      	ldr	r2, [r3, #24]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0210 	bic.w	r2, r2, #16
 8001936:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 ff2c 	bl	8002796 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	699a      	ldr	r2, [r3, #24]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f042 0210 	orr.w	r2, r2, #16
 800194c:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f003 fb3e 	bl	8004fd4 <USB_ReadInterrupts>
 8001958:	4603      	mov	r3, r0
 800195a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800195e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001962:	d13a      	bne.n	80019da <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4618      	mov	r0, r3
 800196a:	f003 fb8e 	bl	800508a <USB_HC_ReadInterrupt>
 800196e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	e025      	b.n	80019c2 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	f003 030f 	and.w	r3, r3, #15
 800197c:	68ba      	ldr	r2, [r7, #8]
 800197e:	fa22 f303 	lsr.w	r3, r2, r3
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d018      	beq.n	80019bc <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	015a      	lsls	r2, r3, #5
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	4413      	add	r3, r2
 8001992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800199c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019a0:	d106      	bne.n	80019b0 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	4619      	mov	r1, r3
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 f836 	bl	8001a1a <HCD_HC_IN_IRQHandler>
 80019ae:	e005      	b.n	80019bc <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	4619      	mov	r1, r3
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 fb84 	bl	80020c4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3301      	adds	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d3d4      	bcc.n	8001976 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019d4:	615a      	str	r2, [r3, #20]
 80019d6:	e000      	b.n	80019da <HAL_HCD_IRQHandler+0x210>
      return;
 80019d8:	bf00      	nop
    }
  }
}
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <HAL_HCD_Stop+0x16>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e00d      	b.n	8001a12 <HAL_HCD_Stop+0x32>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f003 fc4e 	bl	80052a4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b086      	sub	sp, #24
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
 8001a22:	460b      	mov	r3, r1
 8001a24:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001a30:	78fb      	ldrb	r3, [r7, #3]
 8001a32:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	015a      	lsls	r2, r3, #5
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	d11a      	bne.n	8001a80 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	015a      	lsls	r2, r3, #5
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	4413      	add	r3, r2
 8001a52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a56:	461a      	mov	r2, r3
 8001a58:	2304      	movs	r3, #4
 8001a5a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	212c      	movs	r1, #44	; 0x2c
 8001a62:	fb01 f303 	mul.w	r3, r1, r3
 8001a66:	4413      	add	r3, r2
 8001a68:	3361      	adds	r3, #97	; 0x61
 8001a6a:	2206      	movs	r2, #6
 8001a6c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f003 fb17 	bl	80050ac <USB_HC_Halt>
 8001a7e:	e0af      	b.n	8001be0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	015a      	lsls	r2, r3, #5
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	4413      	add	r3, r2
 8001a88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a96:	d11b      	bne.n	8001ad0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	015a      	lsls	r2, r3, #5
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aaa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	212c      	movs	r1, #44	; 0x2c
 8001ab2:	fb01 f303 	mul.w	r3, r1, r3
 8001ab6:	4413      	add	r3, r2
 8001ab8:	3361      	adds	r3, #97	; 0x61
 8001aba:	2207      	movs	r2, #7
 8001abc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f003 faef 	bl	80050ac <USB_HC_Halt>
 8001ace:	e087      	b.n	8001be0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	015a      	lsls	r2, r3, #5
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f003 0320 	and.w	r3, r3, #32
 8001ae2:	2b20      	cmp	r3, #32
 8001ae4:	d109      	bne.n	8001afa <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	015a      	lsls	r2, r3, #5
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	4413      	add	r3, r2
 8001aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001af2:	461a      	mov	r2, r3
 8001af4:	2320      	movs	r3, #32
 8001af6:	6093      	str	r3, [r2, #8]
 8001af8:	e072      	b.n	8001be0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	015a      	lsls	r2, r3, #5
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	4413      	add	r3, r2
 8001b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 0308 	and.w	r3, r3, #8
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d11a      	bne.n	8001b46 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	015a      	lsls	r2, r3, #5
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4413      	add	r3, r2
 8001b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	2308      	movs	r3, #8
 8001b20:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	212c      	movs	r1, #44	; 0x2c
 8001b28:	fb01 f303 	mul.w	r3, r1, r3
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3361      	adds	r3, #97	; 0x61
 8001b30:	2205      	movs	r2, #5
 8001b32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68fa      	ldr	r2, [r7, #12]
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	4611      	mov	r1, r2
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f003 fab4 	bl	80050ac <USB_HC_Halt>
 8001b44:	e04c      	b.n	8001be0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	015a      	lsls	r2, r3, #5
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b5c:	d11b      	bne.n	8001b96 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	015a      	lsls	r2, r3, #5
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	4413      	add	r3, r2
 8001b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b70:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	212c      	movs	r1, #44	; 0x2c
 8001b78:	fb01 f303 	mul.w	r3, r1, r3
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3361      	adds	r3, #97	; 0x61
 8001b80:	2208      	movs	r2, #8
 8001b82:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	4611      	mov	r1, r2
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f003 fa8c 	bl	80050ac <USB_HC_Halt>
 8001b94:	e024      	b.n	8001be0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	015a      	lsls	r2, r3, #5
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ba8:	2b80      	cmp	r3, #128	; 0x80
 8001baa:	d119      	bne.n	8001be0 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	015a      	lsls	r2, r3, #5
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bb8:	461a      	mov	r2, r3
 8001bba:	2380      	movs	r3, #128	; 0x80
 8001bbc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	212c      	movs	r1, #44	; 0x2c
 8001bc4:	fb01 f303 	mul.w	r3, r1, r3
 8001bc8:	4413      	add	r3, r2
 8001bca:	3361      	adds	r3, #97	; 0x61
 8001bcc:	2206      	movs	r2, #6
 8001bce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	4611      	mov	r1, r2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f003 fa66 	bl	80050ac <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	015a      	lsls	r2, r3, #5
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4413      	add	r3, r2
 8001be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bf2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bf6:	d112      	bne.n	8001c1e <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68fa      	ldr	r2, [r7, #12]
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	4611      	mov	r1, r2
 8001c02:	4618      	mov	r0, r3
 8001c04:	f003 fa52 	bl	80050ac <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	015a      	lsls	r2, r3, #5
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4413      	add	r3, r2
 8001c10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c14:	461a      	mov	r2, r3
 8001c16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c1a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001c1c:	e24e      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	015a      	lsls	r2, r3, #5
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	4413      	add	r3, r2
 8001c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	f040 80df 	bne.w	8001df4 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d019      	beq.n	8001c72 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	212c      	movs	r1, #44	; 0x2c
 8001c44:	fb01 f303 	mul.w	r3, r1, r3
 8001c48:	4413      	add	r3, r2
 8001c4a:	3348      	adds	r3, #72	; 0x48
 8001c4c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	0159      	lsls	r1, r3, #5
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	440b      	add	r3, r1
 8001c56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001c60:	1ad2      	subs	r2, r2, r3
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	202c      	movs	r0, #44	; 0x2c
 8001c68:	fb00 f303 	mul.w	r3, r0, r3
 8001c6c:	440b      	add	r3, r1
 8001c6e:	3350      	adds	r3, #80	; 0x50
 8001c70:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	212c      	movs	r1, #44	; 0x2c
 8001c78:	fb01 f303 	mul.w	r3, r1, r3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	3361      	adds	r3, #97	; 0x61
 8001c80:	2201      	movs	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	212c      	movs	r1, #44	; 0x2c
 8001c8a:	fb01 f303 	mul.w	r3, r1, r3
 8001c8e:	4413      	add	r3, r2
 8001c90:	335c      	adds	r3, #92	; 0x5c
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	015a      	lsls	r2, r3, #5
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	212c      	movs	r1, #44	; 0x2c
 8001cae:	fb01 f303 	mul.w	r3, r1, r3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	333f      	adds	r3, #63	; 0x3f
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d009      	beq.n	8001cd0 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	212c      	movs	r1, #44	; 0x2c
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	4413      	add	r3, r2
 8001cc8:	333f      	adds	r3, #63	; 0x3f
 8001cca:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d111      	bne.n	8001cf4 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	b2d2      	uxtb	r2, r2
 8001cd8:	4611      	mov	r1, r2
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f003 f9e6 	bl	80050ac <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	015a      	lsls	r2, r3, #5
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cec:	461a      	mov	r2, r3
 8001cee:	2310      	movs	r3, #16
 8001cf0:	6093      	str	r3, [r2, #8]
 8001cf2:	e03a      	b.n	8001d6a <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	212c      	movs	r1, #44	; 0x2c
 8001cfa:	fb01 f303 	mul.w	r3, r1, r3
 8001cfe:	4413      	add	r3, r2
 8001d00:	333f      	adds	r3, #63	; 0x3f
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	d009      	beq.n	8001d1c <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	212c      	movs	r1, #44	; 0x2c
 8001d0e:	fb01 f303 	mul.w	r3, r1, r3
 8001d12:	4413      	add	r3, r2
 8001d14:	333f      	adds	r3, #63	; 0x3f
 8001d16:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d126      	bne.n	8001d6a <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	015a      	lsls	r2, r3, #5
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4413      	add	r3, r2
 8001d24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	0151      	lsls	r1, r2, #5
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	440a      	add	r2, r1
 8001d32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d36:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001d3a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	212c      	movs	r1, #44	; 0x2c
 8001d42:	fb01 f303 	mul.w	r3, r1, r3
 8001d46:	4413      	add	r3, r2
 8001d48:	3360      	adds	r3, #96	; 0x60
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	b2d9      	uxtb	r1, r3
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	202c      	movs	r0, #44	; 0x2c
 8001d58:	fb00 f303 	mul.w	r3, r0, r3
 8001d5c:	4413      	add	r3, r2
 8001d5e:	3360      	adds	r3, #96	; 0x60
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	461a      	mov	r2, r3
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f003 ffcf 	bl	8005d08 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d12b      	bne.n	8001dca <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	212c      	movs	r1, #44	; 0x2c
 8001d78:	fb01 f303 	mul.w	r3, r1, r3
 8001d7c:	4413      	add	r3, r2
 8001d7e:	3348      	adds	r3, #72	; 0x48
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	202c      	movs	r0, #44	; 0x2c
 8001d88:	fb00 f202 	mul.w	r2, r0, r2
 8001d8c:	440a      	add	r2, r1
 8001d8e:	3240      	adds	r2, #64	; 0x40
 8001d90:	8812      	ldrh	r2, [r2, #0]
 8001d92:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f000 818e 	beq.w	80020bc <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	212c      	movs	r1, #44	; 0x2c
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	4413      	add	r3, r2
 8001dac:	3354      	adds	r3, #84	; 0x54
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	f083 0301 	eor.w	r3, r3, #1
 8001db4:	b2d8      	uxtb	r0, r3
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	212c      	movs	r1, #44	; 0x2c
 8001dbc:	fb01 f303 	mul.w	r3, r1, r3
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3354      	adds	r3, #84	; 0x54
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	701a      	strb	r2, [r3, #0]
}
 8001dc8:	e178      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	212c      	movs	r1, #44	; 0x2c
 8001dd0:	fb01 f303 	mul.w	r3, r1, r3
 8001dd4:	4413      	add	r3, r2
 8001dd6:	3354      	adds	r3, #84	; 0x54
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	f083 0301 	eor.w	r3, r3, #1
 8001dde:	b2d8      	uxtb	r0, r3
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	212c      	movs	r1, #44	; 0x2c
 8001de6:	fb01 f303 	mul.w	r3, r1, r3
 8001dea:	4413      	add	r3, r2
 8001dec:	3354      	adds	r3, #84	; 0x54
 8001dee:	4602      	mov	r2, r0
 8001df0:	701a      	strb	r2, [r3, #0]
}
 8001df2:	e163      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	015a      	lsls	r2, r3, #5
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	f040 80f6 	bne.w	8001ff8 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	212c      	movs	r1, #44	; 0x2c
 8001e12:	fb01 f303 	mul.w	r3, r1, r3
 8001e16:	4413      	add	r3, r2
 8001e18:	3361      	adds	r3, #97	; 0x61
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d109      	bne.n	8001e34 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	212c      	movs	r1, #44	; 0x2c
 8001e26:	fb01 f303 	mul.w	r3, r1, r3
 8001e2a:	4413      	add	r3, r2
 8001e2c:	3360      	adds	r3, #96	; 0x60
 8001e2e:	2201      	movs	r2, #1
 8001e30:	701a      	strb	r2, [r3, #0]
 8001e32:	e0c9      	b.n	8001fc8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	212c      	movs	r1, #44	; 0x2c
 8001e3a:	fb01 f303 	mul.w	r3, r1, r3
 8001e3e:	4413      	add	r3, r2
 8001e40:	3361      	adds	r3, #97	; 0x61
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b05      	cmp	r3, #5
 8001e46:	d109      	bne.n	8001e5c <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	212c      	movs	r1, #44	; 0x2c
 8001e4e:	fb01 f303 	mul.w	r3, r1, r3
 8001e52:	4413      	add	r3, r2
 8001e54:	3360      	adds	r3, #96	; 0x60
 8001e56:	2205      	movs	r2, #5
 8001e58:	701a      	strb	r2, [r3, #0]
 8001e5a:	e0b5      	b.n	8001fc8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	212c      	movs	r1, #44	; 0x2c
 8001e62:	fb01 f303 	mul.w	r3, r1, r3
 8001e66:	4413      	add	r3, r2
 8001e68:	3361      	adds	r3, #97	; 0x61
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b06      	cmp	r3, #6
 8001e6e:	d009      	beq.n	8001e84 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	212c      	movs	r1, #44	; 0x2c
 8001e76:	fb01 f303 	mul.w	r3, r1, r3
 8001e7a:	4413      	add	r3, r2
 8001e7c:	3361      	adds	r3, #97	; 0x61
 8001e7e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	d150      	bne.n	8001f26 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	212c      	movs	r1, #44	; 0x2c
 8001e8a:	fb01 f303 	mul.w	r3, r1, r3
 8001e8e:	4413      	add	r3, r2
 8001e90:	335c      	adds	r3, #92	; 0x5c
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	1c5a      	adds	r2, r3, #1
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	202c      	movs	r0, #44	; 0x2c
 8001e9c:	fb00 f303 	mul.w	r3, r0, r3
 8001ea0:	440b      	add	r3, r1
 8001ea2:	335c      	adds	r3, #92	; 0x5c
 8001ea4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	212c      	movs	r1, #44	; 0x2c
 8001eac:	fb01 f303 	mul.w	r3, r1, r3
 8001eb0:	4413      	add	r3, r2
 8001eb2:	335c      	adds	r3, #92	; 0x5c
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d912      	bls.n	8001ee0 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	212c      	movs	r1, #44	; 0x2c
 8001ec0:	fb01 f303 	mul.w	r3, r1, r3
 8001ec4:	4413      	add	r3, r2
 8001ec6:	335c      	adds	r3, #92	; 0x5c
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	212c      	movs	r1, #44	; 0x2c
 8001ed2:	fb01 f303 	mul.w	r3, r1, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	3360      	adds	r3, #96	; 0x60
 8001eda:	2204      	movs	r2, #4
 8001edc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001ede:	e073      	b.n	8001fc8 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	212c      	movs	r1, #44	; 0x2c
 8001ee6:	fb01 f303 	mul.w	r3, r1, r3
 8001eea:	4413      	add	r3, r2
 8001eec:	3360      	adds	r3, #96	; 0x60
 8001eee:	2202      	movs	r2, #2
 8001ef0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	015a      	lsls	r2, r3, #5
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001f08:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001f10:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	015a      	lsls	r2, r3, #5
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4413      	add	r3, r2
 8001f1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f1e:	461a      	mov	r2, r3
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001f24:	e050      	b.n	8001fc8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	212c      	movs	r1, #44	; 0x2c
 8001f2c:	fb01 f303 	mul.w	r3, r1, r3
 8001f30:	4413      	add	r3, r2
 8001f32:	3361      	adds	r3, #97	; 0x61
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b03      	cmp	r3, #3
 8001f38:	d122      	bne.n	8001f80 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	212c      	movs	r1, #44	; 0x2c
 8001f40:	fb01 f303 	mul.w	r3, r1, r3
 8001f44:	4413      	add	r3, r2
 8001f46:	3360      	adds	r3, #96	; 0x60
 8001f48:	2202      	movs	r2, #2
 8001f4a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001f62:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001f6a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	015a      	lsls	r2, r3, #5
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	4413      	add	r3, r2
 8001f74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f78:	461a      	mov	r2, r3
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	e023      	b.n	8001fc8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	212c      	movs	r1, #44	; 0x2c
 8001f86:	fb01 f303 	mul.w	r3, r1, r3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3361      	adds	r3, #97	; 0x61
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b07      	cmp	r3, #7
 8001f92:	d119      	bne.n	8001fc8 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	212c      	movs	r1, #44	; 0x2c
 8001f9a:	fb01 f303 	mul.w	r3, r1, r3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	335c      	adds	r3, #92	; 0x5c
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	1c5a      	adds	r2, r3, #1
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	202c      	movs	r0, #44	; 0x2c
 8001fac:	fb00 f303 	mul.w	r3, r0, r3
 8001fb0:	440b      	add	r3, r1
 8001fb2:	335c      	adds	r3, #92	; 0x5c
 8001fb4:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	212c      	movs	r1, #44	; 0x2c
 8001fbc:	fb01 f303 	mul.w	r3, r1, r3
 8001fc0:	4413      	add	r3, r2
 8001fc2:	3360      	adds	r3, #96	; 0x60
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	015a      	lsls	r2, r3, #5
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4413      	add	r3, r2
 8001fd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	b2d9      	uxtb	r1, r3
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	202c      	movs	r0, #44	; 0x2c
 8001fe4:	fb00 f303 	mul.w	r3, r0, r3
 8001fe8:	4413      	add	r3, r2
 8001fea:	3360      	adds	r3, #96	; 0x60
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f003 fe89 	bl	8005d08 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001ff6:	e061      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	015a      	lsls	r2, r3, #5
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4413      	add	r3, r2
 8002000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 0310 	and.w	r3, r3, #16
 800200a:	2b10      	cmp	r3, #16
 800200c:	d156      	bne.n	80020bc <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	212c      	movs	r1, #44	; 0x2c
 8002014:	fb01 f303 	mul.w	r3, r1, r3
 8002018:	4413      	add	r3, r2
 800201a:	333f      	adds	r3, #63	; 0x3f
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b03      	cmp	r3, #3
 8002020:	d111      	bne.n	8002046 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	212c      	movs	r1, #44	; 0x2c
 8002028:	fb01 f303 	mul.w	r3, r1, r3
 800202c:	4413      	add	r3, r2
 800202e:	335c      	adds	r3, #92	; 0x5c
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	b2d2      	uxtb	r2, r2
 800203c:	4611      	mov	r1, r2
 800203e:	4618      	mov	r0, r3
 8002040:	f003 f834 	bl	80050ac <USB_HC_Halt>
 8002044:	e031      	b.n	80020aa <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	212c      	movs	r1, #44	; 0x2c
 800204c:	fb01 f303 	mul.w	r3, r1, r3
 8002050:	4413      	add	r3, r2
 8002052:	333f      	adds	r3, #63	; 0x3f
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d009      	beq.n	800206e <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	212c      	movs	r1, #44	; 0x2c
 8002060:	fb01 f303 	mul.w	r3, r1, r3
 8002064:	4413      	add	r3, r2
 8002066:	333f      	adds	r3, #63	; 0x3f
 8002068:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800206a:	2b02      	cmp	r3, #2
 800206c:	d11d      	bne.n	80020aa <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	212c      	movs	r1, #44	; 0x2c
 8002074:	fb01 f303 	mul.w	r3, r1, r3
 8002078:	4413      	add	r3, r2
 800207a:	335c      	adds	r3, #92	; 0x5c
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d110      	bne.n	80020aa <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	212c      	movs	r1, #44	; 0x2c
 800208e:	fb01 f303 	mul.w	r3, r1, r3
 8002092:	4413      	add	r3, r2
 8002094:	3361      	adds	r3, #97	; 0x61
 8002096:	2203      	movs	r2, #3
 8002098:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	b2d2      	uxtb	r2, r2
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f003 f801 	bl	80050ac <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	015a      	lsls	r2, r3, #5
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4413      	add	r3, r2
 80020b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b6:	461a      	mov	r2, r3
 80020b8:	2310      	movs	r3, #16
 80020ba:	6093      	str	r3, [r2, #8]
}
 80020bc:	bf00      	nop
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80020da:	78fb      	ldrb	r3, [r7, #3]
 80020dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	015a      	lsls	r2, r3, #5
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	4413      	add	r3, r2
 80020e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d11a      	bne.n	800212a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	015a      	lsls	r2, r3, #5
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002100:	461a      	mov	r2, r3
 8002102:	2304      	movs	r3, #4
 8002104:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	212c      	movs	r1, #44	; 0x2c
 800210c:	fb01 f303 	mul.w	r3, r1, r3
 8002110:	4413      	add	r3, r2
 8002112:	3361      	adds	r3, #97	; 0x61
 8002114:	2206      	movs	r2, #6
 8002116:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f002 ffc2 	bl	80050ac <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002128:	e331      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	015a      	lsls	r2, r3, #5
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	4413      	add	r3, r2
 8002132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f003 0320 	and.w	r3, r3, #32
 800213c:	2b20      	cmp	r3, #32
 800213e:	d12e      	bne.n	800219e <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	015a      	lsls	r2, r3, #5
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	4413      	add	r3, r2
 8002148:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800214c:	461a      	mov	r2, r3
 800214e:	2320      	movs	r3, #32
 8002150:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	212c      	movs	r1, #44	; 0x2c
 8002158:	fb01 f303 	mul.w	r3, r1, r3
 800215c:	4413      	add	r3, r2
 800215e:	333d      	adds	r3, #61	; 0x3d
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b01      	cmp	r3, #1
 8002164:	f040 8313 	bne.w	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	212c      	movs	r1, #44	; 0x2c
 800216e:	fb01 f303 	mul.w	r3, r1, r3
 8002172:	4413      	add	r3, r2
 8002174:	333d      	adds	r3, #61	; 0x3d
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	212c      	movs	r1, #44	; 0x2c
 8002180:	fb01 f303 	mul.w	r3, r1, r3
 8002184:	4413      	add	r3, r2
 8002186:	3360      	adds	r3, #96	; 0x60
 8002188:	2202      	movs	r2, #2
 800218a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	4611      	mov	r1, r2
 8002196:	4618      	mov	r0, r3
 8002198:	f002 ff88 	bl	80050ac <USB_HC_Halt>
}
 800219c:	e2f7      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	015a      	lsls	r2, r3, #5
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	4413      	add	r3, r2
 80021a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021b4:	d112      	bne.n	80021dc <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	015a      	lsls	r2, r3, #5
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	4413      	add	r3, r2
 80021be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c2:	461a      	mov	r2, r3
 80021c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021c8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f002 ff69 	bl	80050ac <USB_HC_Halt>
}
 80021da:	e2d8      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	015a      	lsls	r2, r3, #5
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	4413      	add	r3, r2
 80021e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d140      	bne.n	8002274 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	212c      	movs	r1, #44	; 0x2c
 80021f8:	fb01 f303 	mul.w	r3, r1, r3
 80021fc:	4413      	add	r3, r2
 80021fe:	335c      	adds	r3, #92	; 0x5c
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	015a      	lsls	r2, r3, #5
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	4413      	add	r3, r2
 800220c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002216:	2b40      	cmp	r3, #64	; 0x40
 8002218:	d111      	bne.n	800223e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	212c      	movs	r1, #44	; 0x2c
 8002220:	fb01 f303 	mul.w	r3, r1, r3
 8002224:	4413      	add	r3, r2
 8002226:	333d      	adds	r3, #61	; 0x3d
 8002228:	2201      	movs	r2, #1
 800222a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	015a      	lsls	r2, r3, #5
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	4413      	add	r3, r2
 8002234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002238:	461a      	mov	r2, r3
 800223a:	2340      	movs	r3, #64	; 0x40
 800223c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	015a      	lsls	r2, r3, #5
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	4413      	add	r3, r2
 8002246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800224a:	461a      	mov	r2, r3
 800224c:	2301      	movs	r3, #1
 800224e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	212c      	movs	r1, #44	; 0x2c
 8002256:	fb01 f303 	mul.w	r3, r1, r3
 800225a:	4413      	add	r3, r2
 800225c:	3361      	adds	r3, #97	; 0x61
 800225e:	2201      	movs	r2, #1
 8002260:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	4611      	mov	r1, r2
 800226c:	4618      	mov	r0, r3
 800226e:	f002 ff1d 	bl	80050ac <USB_HC_Halt>
}
 8002272:	e28c      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	015a      	lsls	r2, r3, #5
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	4413      	add	r3, r2
 800227c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002286:	2b40      	cmp	r3, #64	; 0x40
 8002288:	d12c      	bne.n	80022e4 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	212c      	movs	r1, #44	; 0x2c
 8002290:	fb01 f303 	mul.w	r3, r1, r3
 8002294:	4413      	add	r3, r2
 8002296:	3361      	adds	r3, #97	; 0x61
 8002298:	2204      	movs	r2, #4
 800229a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	212c      	movs	r1, #44	; 0x2c
 80022a2:	fb01 f303 	mul.w	r3, r1, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	333d      	adds	r3, #61	; 0x3d
 80022aa:	2201      	movs	r2, #1
 80022ac:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	212c      	movs	r1, #44	; 0x2c
 80022b4:	fb01 f303 	mul.w	r3, r1, r3
 80022b8:	4413      	add	r3, r2
 80022ba:	335c      	adds	r3, #92	; 0x5c
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	b2d2      	uxtb	r2, r2
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f002 feee 	bl	80050ac <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	015a      	lsls	r2, r3, #5
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	4413      	add	r3, r2
 80022d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022dc:	461a      	mov	r2, r3
 80022de:	2340      	movs	r3, #64	; 0x40
 80022e0:	6093      	str	r3, [r2, #8]
}
 80022e2:	e254      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	015a      	lsls	r2, r3, #5
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	4413      	add	r3, r2
 80022ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 0308 	and.w	r3, r3, #8
 80022f6:	2b08      	cmp	r3, #8
 80022f8:	d11a      	bne.n	8002330 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	015a      	lsls	r2, r3, #5
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	4413      	add	r3, r2
 8002302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002306:	461a      	mov	r2, r3
 8002308:	2308      	movs	r3, #8
 800230a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	212c      	movs	r1, #44	; 0x2c
 8002312:	fb01 f303 	mul.w	r3, r1, r3
 8002316:	4413      	add	r3, r2
 8002318:	3361      	adds	r3, #97	; 0x61
 800231a:	2205      	movs	r2, #5
 800231c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	4611      	mov	r1, r2
 8002328:	4618      	mov	r0, r3
 800232a:	f002 febf 	bl	80050ac <USB_HC_Halt>
}
 800232e:	e22e      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	015a      	lsls	r2, r3, #5
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	4413      	add	r3, r2
 8002338:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 0310 	and.w	r3, r3, #16
 8002342:	2b10      	cmp	r3, #16
 8002344:	d140      	bne.n	80023c8 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	212c      	movs	r1, #44	; 0x2c
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	4413      	add	r3, r2
 8002352:	335c      	adds	r3, #92	; 0x5c
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	212c      	movs	r1, #44	; 0x2c
 800235e:	fb01 f303 	mul.w	r3, r1, r3
 8002362:	4413      	add	r3, r2
 8002364:	3361      	adds	r3, #97	; 0x61
 8002366:	2203      	movs	r2, #3
 8002368:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	212c      	movs	r1, #44	; 0x2c
 8002370:	fb01 f303 	mul.w	r3, r1, r3
 8002374:	4413      	add	r3, r2
 8002376:	333d      	adds	r3, #61	; 0x3d
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d112      	bne.n	80023a4 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	212c      	movs	r1, #44	; 0x2c
 8002384:	fb01 f303 	mul.w	r3, r1, r3
 8002388:	4413      	add	r3, r2
 800238a:	333c      	adds	r3, #60	; 0x3c
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d108      	bne.n	80023a4 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	212c      	movs	r1, #44	; 0x2c
 8002398:	fb01 f303 	mul.w	r3, r1, r3
 800239c:	4413      	add	r3, r2
 800239e:	333d      	adds	r3, #61	; 0x3d
 80023a0:	2201      	movs	r2, #1
 80023a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	4611      	mov	r1, r2
 80023ae:	4618      	mov	r0, r3
 80023b0:	f002 fe7c 	bl	80050ac <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	015a      	lsls	r2, r3, #5
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	4413      	add	r3, r2
 80023bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023c0:	461a      	mov	r2, r3
 80023c2:	2310      	movs	r3, #16
 80023c4:	6093      	str	r3, [r2, #8]
}
 80023c6:	e1e2      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	015a      	lsls	r2, r3, #5
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	4413      	add	r3, r2
 80023d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023da:	2b80      	cmp	r3, #128	; 0x80
 80023dc:	d164      	bne.n	80024a8 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d111      	bne.n	800240a <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	212c      	movs	r1, #44	; 0x2c
 80023ec:	fb01 f303 	mul.w	r3, r1, r3
 80023f0:	4413      	add	r3, r2
 80023f2:	3361      	adds	r3, #97	; 0x61
 80023f4:	2206      	movs	r2, #6
 80023f6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	b2d2      	uxtb	r2, r2
 8002400:	4611      	mov	r1, r2
 8002402:	4618      	mov	r0, r3
 8002404:	f002 fe52 	bl	80050ac <USB_HC_Halt>
 8002408:	e044      	b.n	8002494 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	212c      	movs	r1, #44	; 0x2c
 8002410:	fb01 f303 	mul.w	r3, r1, r3
 8002414:	4413      	add	r3, r2
 8002416:	335c      	adds	r3, #92	; 0x5c
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	202c      	movs	r0, #44	; 0x2c
 8002422:	fb00 f303 	mul.w	r3, r0, r3
 8002426:	440b      	add	r3, r1
 8002428:	335c      	adds	r3, #92	; 0x5c
 800242a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	212c      	movs	r1, #44	; 0x2c
 8002432:	fb01 f303 	mul.w	r3, r1, r3
 8002436:	4413      	add	r3, r2
 8002438:	335c      	adds	r3, #92	; 0x5c
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b02      	cmp	r3, #2
 800243e:	d920      	bls.n	8002482 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	212c      	movs	r1, #44	; 0x2c
 8002446:	fb01 f303 	mul.w	r3, r1, r3
 800244a:	4413      	add	r3, r2
 800244c:	335c      	adds	r3, #92	; 0x5c
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	212c      	movs	r1, #44	; 0x2c
 8002458:	fb01 f303 	mul.w	r3, r1, r3
 800245c:	4413      	add	r3, r2
 800245e:	3360      	adds	r3, #96	; 0x60
 8002460:	2204      	movs	r2, #4
 8002462:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	b2d9      	uxtb	r1, r3
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	202c      	movs	r0, #44	; 0x2c
 800246e:	fb00 f303 	mul.w	r3, r0, r3
 8002472:	4413      	add	r3, r2
 8002474:	3360      	adds	r3, #96	; 0x60
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	461a      	mov	r2, r3
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f003 fc44 	bl	8005d08 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002480:	e008      	b.n	8002494 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	212c      	movs	r1, #44	; 0x2c
 8002488:	fb01 f303 	mul.w	r3, r1, r3
 800248c:	4413      	add	r3, r2
 800248e:	3360      	adds	r3, #96	; 0x60
 8002490:	2202      	movs	r2, #2
 8002492:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	015a      	lsls	r2, r3, #5
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	4413      	add	r3, r2
 800249c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a0:	461a      	mov	r2, r3
 80024a2:	2380      	movs	r3, #128	; 0x80
 80024a4:	6093      	str	r3, [r2, #8]
}
 80024a6:	e172      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	015a      	lsls	r2, r3, #5
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	4413      	add	r3, r2
 80024b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024be:	d11b      	bne.n	80024f8 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	212c      	movs	r1, #44	; 0x2c
 80024c6:	fb01 f303 	mul.w	r3, r1, r3
 80024ca:	4413      	add	r3, r2
 80024cc:	3361      	adds	r3, #97	; 0x61
 80024ce:	2208      	movs	r2, #8
 80024d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	4611      	mov	r1, r2
 80024dc:	4618      	mov	r0, r3
 80024de:	f002 fde5 	bl	80050ac <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	015a      	lsls	r2, r3, #5
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	4413      	add	r3, r2
 80024ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ee:	461a      	mov	r2, r3
 80024f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024f4:	6093      	str	r3, [r2, #8]
}
 80024f6:	e14a      	b.n	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	015a      	lsls	r2, r3, #5
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	4413      	add	r3, r2
 8002500:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b02      	cmp	r3, #2
 800250c:	f040 813f 	bne.w	800278e <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	212c      	movs	r1, #44	; 0x2c
 8002516:	fb01 f303 	mul.w	r3, r1, r3
 800251a:	4413      	add	r3, r2
 800251c:	3361      	adds	r3, #97	; 0x61
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d17d      	bne.n	8002620 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	212c      	movs	r1, #44	; 0x2c
 800252a:	fb01 f303 	mul.w	r3, r1, r3
 800252e:	4413      	add	r3, r2
 8002530:	3360      	adds	r3, #96	; 0x60
 8002532:	2201      	movs	r2, #1
 8002534:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	212c      	movs	r1, #44	; 0x2c
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	4413      	add	r3, r2
 8002542:	333f      	adds	r3, #63	; 0x3f
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d00a      	beq.n	8002560 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	212c      	movs	r1, #44	; 0x2c
 8002550:	fb01 f303 	mul.w	r3, r1, r3
 8002554:	4413      	add	r3, r2
 8002556:	333f      	adds	r3, #63	; 0x3f
 8002558:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800255a:	2b03      	cmp	r3, #3
 800255c:	f040 8100 	bne.w	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d113      	bne.n	8002590 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	212c      	movs	r1, #44	; 0x2c
 800256e:	fb01 f303 	mul.w	r3, r1, r3
 8002572:	4413      	add	r3, r2
 8002574:	3355      	adds	r3, #85	; 0x55
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	f083 0301 	eor.w	r3, r3, #1
 800257c:	b2d8      	uxtb	r0, r3
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	212c      	movs	r1, #44	; 0x2c
 8002584:	fb01 f303 	mul.w	r3, r1, r3
 8002588:	4413      	add	r3, r2
 800258a:	3355      	adds	r3, #85	; 0x55
 800258c:	4602      	mov	r2, r0
 800258e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2b01      	cmp	r3, #1
 8002596:	f040 80e3 	bne.w	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	212c      	movs	r1, #44	; 0x2c
 80025a0:	fb01 f303 	mul.w	r3, r1, r3
 80025a4:	4413      	add	r3, r2
 80025a6:	334c      	adds	r3, #76	; 0x4c
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 80d8 	beq.w	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	212c      	movs	r1, #44	; 0x2c
 80025b6:	fb01 f303 	mul.w	r3, r1, r3
 80025ba:	4413      	add	r3, r2
 80025bc:	334c      	adds	r3, #76	; 0x4c
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	202c      	movs	r0, #44	; 0x2c
 80025c6:	fb00 f202 	mul.w	r2, r0, r2
 80025ca:	440a      	add	r2, r1
 80025cc:	3240      	adds	r2, #64	; 0x40
 80025ce:	8812      	ldrh	r2, [r2, #0]
 80025d0:	4413      	add	r3, r2
 80025d2:	3b01      	subs	r3, #1
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	202c      	movs	r0, #44	; 0x2c
 80025da:	fb00 f202 	mul.w	r2, r0, r2
 80025de:	440a      	add	r2, r1
 80025e0:	3240      	adds	r2, #64	; 0x40
 80025e2:	8812      	ldrh	r2, [r2, #0]
 80025e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 80b5 	beq.w	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	212c      	movs	r1, #44	; 0x2c
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	4413      	add	r3, r2
 8002602:	3355      	adds	r3, #85	; 0x55
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	f083 0301 	eor.w	r3, r3, #1
 800260a:	b2d8      	uxtb	r0, r3
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	212c      	movs	r1, #44	; 0x2c
 8002612:	fb01 f303 	mul.w	r3, r1, r3
 8002616:	4413      	add	r3, r2
 8002618:	3355      	adds	r3, #85	; 0x55
 800261a:	4602      	mov	r2, r0
 800261c:	701a      	strb	r2, [r3, #0]
 800261e:	e09f      	b.n	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	212c      	movs	r1, #44	; 0x2c
 8002626:	fb01 f303 	mul.w	r3, r1, r3
 800262a:	4413      	add	r3, r2
 800262c:	3361      	adds	r3, #97	; 0x61
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2b03      	cmp	r3, #3
 8002632:	d109      	bne.n	8002648 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	212c      	movs	r1, #44	; 0x2c
 800263a:	fb01 f303 	mul.w	r3, r1, r3
 800263e:	4413      	add	r3, r2
 8002640:	3360      	adds	r3, #96	; 0x60
 8002642:	2202      	movs	r2, #2
 8002644:	701a      	strb	r2, [r3, #0]
 8002646:	e08b      	b.n	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	212c      	movs	r1, #44	; 0x2c
 800264e:	fb01 f303 	mul.w	r3, r1, r3
 8002652:	4413      	add	r3, r2
 8002654:	3361      	adds	r3, #97	; 0x61
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	2b04      	cmp	r3, #4
 800265a:	d109      	bne.n	8002670 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	212c      	movs	r1, #44	; 0x2c
 8002662:	fb01 f303 	mul.w	r3, r1, r3
 8002666:	4413      	add	r3, r2
 8002668:	3360      	adds	r3, #96	; 0x60
 800266a:	2202      	movs	r2, #2
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e077      	b.n	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	212c      	movs	r1, #44	; 0x2c
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	4413      	add	r3, r2
 800267c:	3361      	adds	r3, #97	; 0x61
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b05      	cmp	r3, #5
 8002682:	d109      	bne.n	8002698 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	212c      	movs	r1, #44	; 0x2c
 800268a:	fb01 f303 	mul.w	r3, r1, r3
 800268e:	4413      	add	r3, r2
 8002690:	3360      	adds	r3, #96	; 0x60
 8002692:	2205      	movs	r2, #5
 8002694:	701a      	strb	r2, [r3, #0]
 8002696:	e063      	b.n	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	212c      	movs	r1, #44	; 0x2c
 800269e:	fb01 f303 	mul.w	r3, r1, r3
 80026a2:	4413      	add	r3, r2
 80026a4:	3361      	adds	r3, #97	; 0x61
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b06      	cmp	r3, #6
 80026aa:	d009      	beq.n	80026c0 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	212c      	movs	r1, #44	; 0x2c
 80026b2:	fb01 f303 	mul.w	r3, r1, r3
 80026b6:	4413      	add	r3, r2
 80026b8:	3361      	adds	r3, #97	; 0x61
 80026ba:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80026bc:	2b08      	cmp	r3, #8
 80026be:	d14f      	bne.n	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	212c      	movs	r1, #44	; 0x2c
 80026c6:	fb01 f303 	mul.w	r3, r1, r3
 80026ca:	4413      	add	r3, r2
 80026cc:	335c      	adds	r3, #92	; 0x5c
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	6879      	ldr	r1, [r7, #4]
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	202c      	movs	r0, #44	; 0x2c
 80026d8:	fb00 f303 	mul.w	r3, r0, r3
 80026dc:	440b      	add	r3, r1
 80026de:	335c      	adds	r3, #92	; 0x5c
 80026e0:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	212c      	movs	r1, #44	; 0x2c
 80026e8:	fb01 f303 	mul.w	r3, r1, r3
 80026ec:	4413      	add	r3, r2
 80026ee:	335c      	adds	r3, #92	; 0x5c
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d912      	bls.n	800271c <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	212c      	movs	r1, #44	; 0x2c
 80026fc:	fb01 f303 	mul.w	r3, r1, r3
 8002700:	4413      	add	r3, r2
 8002702:	335c      	adds	r3, #92	; 0x5c
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	212c      	movs	r1, #44	; 0x2c
 800270e:	fb01 f303 	mul.w	r3, r1, r3
 8002712:	4413      	add	r3, r2
 8002714:	3360      	adds	r3, #96	; 0x60
 8002716:	2204      	movs	r2, #4
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	e021      	b.n	8002760 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	212c      	movs	r1, #44	; 0x2c
 8002722:	fb01 f303 	mul.w	r3, r1, r3
 8002726:	4413      	add	r3, r2
 8002728:	3360      	adds	r3, #96	; 0x60
 800272a:	2202      	movs	r2, #2
 800272c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	015a      	lsls	r2, r3, #5
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	4413      	add	r3, r2
 8002736:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002744:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800274c:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	015a      	lsls	r2, r3, #5
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	4413      	add	r3, r2
 8002756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800275a:	461a      	mov	r2, r3
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	015a      	lsls	r2, r3, #5
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	4413      	add	r3, r2
 8002768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800276c:	461a      	mov	r2, r3
 800276e:	2302      	movs	r3, #2
 8002770:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	b2d9      	uxtb	r1, r3
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	202c      	movs	r0, #44	; 0x2c
 800277c:	fb00 f303 	mul.w	r3, r0, r3
 8002780:	4413      	add	r3, r2
 8002782:	3360      	adds	r3, #96	; 0x60
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f003 fabd 	bl	8005d08 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800278e:	bf00      	nop
 8002790:	3720      	adds	r7, #32
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b08a      	sub	sp, #40	; 0x28
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 030f 	and.w	r3, r3, #15
 80027b6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	0c5b      	lsrs	r3, r3, #17
 80027bc:	f003 030f 	and.w	r3, r3, #15
 80027c0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027ca:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d004      	beq.n	80027dc <HCD_RXQLVL_IRQHandler+0x46>
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	2b05      	cmp	r3, #5
 80027d6:	f000 80a9 	beq.w	800292c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80027da:	e0aa      	b.n	8002932 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 80a6 	beq.w	8002930 <HCD_RXQLVL_IRQHandler+0x19a>
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	212c      	movs	r1, #44	; 0x2c
 80027ea:	fb01 f303 	mul.w	r3, r1, r3
 80027ee:	4413      	add	r3, r2
 80027f0:	3344      	adds	r3, #68	; 0x44
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 809b 	beq.w	8002930 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	212c      	movs	r1, #44	; 0x2c
 8002800:	fb01 f303 	mul.w	r3, r1, r3
 8002804:	4413      	add	r3, r2
 8002806:	3350      	adds	r3, #80	; 0x50
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	441a      	add	r2, r3
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	202c      	movs	r0, #44	; 0x2c
 8002814:	fb00 f303 	mul.w	r3, r0, r3
 8002818:	440b      	add	r3, r1
 800281a:	334c      	adds	r3, #76	; 0x4c
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d87a      	bhi.n	8002918 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	212c      	movs	r1, #44	; 0x2c
 800282c:	fb01 f303 	mul.w	r3, r1, r3
 8002830:	4413      	add	r3, r2
 8002832:	3344      	adds	r3, #68	; 0x44
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	b292      	uxth	r2, r2
 800283a:	4619      	mov	r1, r3
 800283c:	f002 fb72 	bl	8004f24 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	212c      	movs	r1, #44	; 0x2c
 8002846:	fb01 f303 	mul.w	r3, r1, r3
 800284a:	4413      	add	r3, r2
 800284c:	3344      	adds	r3, #68	; 0x44
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	441a      	add	r2, r3
 8002854:	6879      	ldr	r1, [r7, #4]
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	202c      	movs	r0, #44	; 0x2c
 800285a:	fb00 f303 	mul.w	r3, r0, r3
 800285e:	440b      	add	r3, r1
 8002860:	3344      	adds	r3, #68	; 0x44
 8002862:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	212c      	movs	r1, #44	; 0x2c
 800286a:	fb01 f303 	mul.w	r3, r1, r3
 800286e:	4413      	add	r3, r2
 8002870:	3350      	adds	r3, #80	; 0x50
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	441a      	add	r2, r3
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	202c      	movs	r0, #44	; 0x2c
 800287e:	fb00 f303 	mul.w	r3, r0, r3
 8002882:	440b      	add	r3, r1
 8002884:	3350      	adds	r3, #80	; 0x50
 8002886:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	015a      	lsls	r2, r3, #5
 800288c:	6a3b      	ldr	r3, [r7, #32]
 800288e:	4413      	add	r3, r2
 8002890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	0cdb      	lsrs	r3, r3, #19
 8002898:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800289c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	212c      	movs	r1, #44	; 0x2c
 80028a4:	fb01 f303 	mul.w	r3, r1, r3
 80028a8:	4413      	add	r3, r2
 80028aa:	3340      	adds	r3, #64	; 0x40
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	461a      	mov	r2, r3
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d13c      	bne.n	8002930 <HCD_RXQLVL_IRQHandler+0x19a>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d039      	beq.n	8002930 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	015a      	lsls	r2, r3, #5
 80028c0:	6a3b      	ldr	r3, [r7, #32]
 80028c2:	4413      	add	r3, r2
 80028c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80028d2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80028da:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	015a      	lsls	r2, r3, #5
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	4413      	add	r3, r2
 80028e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e8:	461a      	mov	r2, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	212c      	movs	r1, #44	; 0x2c
 80028f4:	fb01 f303 	mul.w	r3, r1, r3
 80028f8:	4413      	add	r3, r2
 80028fa:	3354      	adds	r3, #84	; 0x54
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	f083 0301 	eor.w	r3, r3, #1
 8002902:	b2d8      	uxtb	r0, r3
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	212c      	movs	r1, #44	; 0x2c
 800290a:	fb01 f303 	mul.w	r3, r1, r3
 800290e:	4413      	add	r3, r2
 8002910:	3354      	adds	r3, #84	; 0x54
 8002912:	4602      	mov	r2, r0
 8002914:	701a      	strb	r2, [r3, #0]
      break;
 8002916:	e00b      	b.n	8002930 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	212c      	movs	r1, #44	; 0x2c
 800291e:	fb01 f303 	mul.w	r3, r1, r3
 8002922:	4413      	add	r3, r2
 8002924:	3360      	adds	r3, #96	; 0x60
 8002926:	2204      	movs	r2, #4
 8002928:	701a      	strb	r2, [r3, #0]
      break;
 800292a:	e001      	b.n	8002930 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800292c:	bf00      	nop
 800292e:	e000      	b.n	8002932 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002930:	bf00      	nop
  }
}
 8002932:	bf00      	nop
 8002934:	3728      	adds	r7, #40	; 0x28
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b086      	sub	sp, #24
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002966:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b02      	cmp	r3, #2
 8002970:	d10b      	bne.n	800298a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b01      	cmp	r3, #1
 800297a:	d102      	bne.n	8002982 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f003 f9a7 	bl	8005cd0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f043 0302 	orr.w	r3, r3, #2
 8002988:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b08      	cmp	r3, #8
 8002992:	d132      	bne.n	80029fa <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	f043 0308 	orr.w	r3, r3, #8
 800299a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f003 0304 	and.w	r3, r3, #4
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d126      	bne.n	80029f4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d113      	bne.n	80029d6 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80029b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80029b8:	d106      	bne.n	80029c8 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2102      	movs	r1, #2
 80029c0:	4618      	mov	r0, r3
 80029c2:	f002 fb28 	bl	8005016 <USB_InitFSLSPClkSel>
 80029c6:	e011      	b.n	80029ec <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2101      	movs	r1, #1
 80029ce:	4618      	mov	r0, r3
 80029d0:	f002 fb21 	bl	8005016 <USB_InitFSLSPClkSel>
 80029d4:	e00a      	b.n	80029ec <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d106      	bne.n	80029ec <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029e4:	461a      	mov	r2, r3
 80029e6:	f64e 2360 	movw	r3, #60000	; 0xea60
 80029ea:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f003 f999 	bl	8005d24 <HAL_HCD_PortEnabled_Callback>
 80029f2:	e002      	b.n	80029fa <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f003 f9a3 	bl	8005d40 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f003 0320 	and.w	r3, r3, #32
 8002a00:	2b20      	cmp	r3, #32
 8002a02:	d103      	bne.n	8002a0c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	f043 0320 	orr.w	r3, r3, #32
 8002a0a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002a12:	461a      	mov	r2, r3
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	6013      	str	r3, [r2, #0]
}
 8002a18:	bf00      	nop
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e12b      	b.n	8002c8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d106      	bne.n	8002a4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7fe f986 	bl	8000d58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2224      	movs	r2, #36	; 0x24
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0201 	bic.w	r2, r2, #1
 8002a62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a84:	f001 fd00 	bl	8004488 <HAL_RCC_GetPCLK1Freq>
 8002a88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	4a81      	ldr	r2, [pc, #516]	; (8002c94 <HAL_I2C_Init+0x274>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d807      	bhi.n	8002aa4 <HAL_I2C_Init+0x84>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4a80      	ldr	r2, [pc, #512]	; (8002c98 <HAL_I2C_Init+0x278>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	bf94      	ite	ls
 8002a9c:	2301      	movls	r3, #1
 8002a9e:	2300      	movhi	r3, #0
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	e006      	b.n	8002ab2 <HAL_I2C_Init+0x92>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	4a7d      	ldr	r2, [pc, #500]	; (8002c9c <HAL_I2C_Init+0x27c>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	bf94      	ite	ls
 8002aac:	2301      	movls	r3, #1
 8002aae:	2300      	movhi	r3, #0
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e0e7      	b.n	8002c8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	4a78      	ldr	r2, [pc, #480]	; (8002ca0 <HAL_I2C_Init+0x280>)
 8002abe:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac2:	0c9b      	lsrs	r3, r3, #18
 8002ac4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68ba      	ldr	r2, [r7, #8]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4a6a      	ldr	r2, [pc, #424]	; (8002c94 <HAL_I2C_Init+0x274>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d802      	bhi.n	8002af4 <HAL_I2C_Init+0xd4>
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	3301      	adds	r3, #1
 8002af2:	e009      	b.n	8002b08 <HAL_I2C_Init+0xe8>
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002afa:	fb02 f303 	mul.w	r3, r2, r3
 8002afe:	4a69      	ldr	r2, [pc, #420]	; (8002ca4 <HAL_I2C_Init+0x284>)
 8002b00:	fba2 2303 	umull	r2, r3, r2, r3
 8002b04:	099b      	lsrs	r3, r3, #6
 8002b06:	3301      	adds	r3, #1
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b1a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	495c      	ldr	r1, [pc, #368]	; (8002c94 <HAL_I2C_Init+0x274>)
 8002b24:	428b      	cmp	r3, r1
 8002b26:	d819      	bhi.n	8002b5c <HAL_I2C_Init+0x13c>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	1e59      	subs	r1, r3, #1
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b36:	1c59      	adds	r1, r3, #1
 8002b38:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b3c:	400b      	ands	r3, r1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00a      	beq.n	8002b58 <HAL_I2C_Init+0x138>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	1e59      	subs	r1, r3, #1
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b50:	3301      	adds	r3, #1
 8002b52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b56:	e051      	b.n	8002bfc <HAL_I2C_Init+0x1dc>
 8002b58:	2304      	movs	r3, #4
 8002b5a:	e04f      	b.n	8002bfc <HAL_I2C_Init+0x1dc>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d111      	bne.n	8002b88 <HAL_I2C_Init+0x168>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	1e58      	subs	r0, r3, #1
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6859      	ldr	r1, [r3, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	440b      	add	r3, r1
 8002b72:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b76:	3301      	adds	r3, #1
 8002b78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	bf0c      	ite	eq
 8002b80:	2301      	moveq	r3, #1
 8002b82:	2300      	movne	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	e012      	b.n	8002bae <HAL_I2C_Init+0x18e>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	1e58      	subs	r0, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6859      	ldr	r1, [r3, #4]
 8002b90:	460b      	mov	r3, r1
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	0099      	lsls	r1, r3, #2
 8002b98:	440b      	add	r3, r1
 8002b9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_I2C_Init+0x196>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e022      	b.n	8002bfc <HAL_I2C_Init+0x1dc>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10e      	bne.n	8002bdc <HAL_I2C_Init+0x1bc>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1e58      	subs	r0, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6859      	ldr	r1, [r3, #4]
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	440b      	add	r3, r1
 8002bcc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bda:	e00f      	b.n	8002bfc <HAL_I2C_Init+0x1dc>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	1e58      	subs	r0, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6859      	ldr	r1, [r3, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	440b      	add	r3, r1
 8002bea:	0099      	lsls	r1, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bfc:	6879      	ldr	r1, [r7, #4]
 8002bfe:	6809      	ldr	r1, [r1, #0]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69da      	ldr	r2, [r3, #28]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6911      	ldr	r1, [r2, #16]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	68d2      	ldr	r2, [r2, #12]
 8002c36:	4311      	orrs	r1, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	695a      	ldr	r2, [r3, #20]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	431a      	orrs	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0201 	orr.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2220      	movs	r2, #32
 8002c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	000186a0 	.word	0x000186a0
 8002c98:	001e847f 	.word	0x001e847f
 8002c9c:	003d08ff 	.word	0x003d08ff
 8002ca0:	431bde83 	.word	0x431bde83
 8002ca4:	10624dd3 	.word	0x10624dd3

08002ca8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	607a      	str	r2, [r7, #4]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	817b      	strh	r3, [r7, #10]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cbc:	f7fe fabe 	bl	800123c <HAL_GetTick>
 8002cc0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b20      	cmp	r3, #32
 8002ccc:	f040 80e0 	bne.w	8002e90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	2319      	movs	r3, #25
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4970      	ldr	r1, [pc, #448]	; (8002e9c <HAL_I2C_Master_Transmit+0x1f4>)
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 fd86 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e0d3      	b.n	8002e92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d101      	bne.n	8002cf8 <HAL_I2C_Master_Transmit+0x50>
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	e0cc      	b.n	8002e92 <HAL_I2C_Master_Transmit+0x1ea>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d007      	beq.n	8002d1e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f042 0201 	orr.w	r2, r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2221      	movs	r2, #33	; 0x21
 8002d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2210      	movs	r2, #16
 8002d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	893a      	ldrh	r2, [r7, #8]
 8002d4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	4a50      	ldr	r2, [pc, #320]	; (8002ea0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002d5e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d60:	8979      	ldrh	r1, [r7, #10]
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	6a3a      	ldr	r2, [r7, #32]
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 fbf0 	bl	800354c <I2C_MasterRequestWrite>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e08d      	b.n	8002e92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	613b      	str	r3, [r7, #16]
 8002d8a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d8c:	e066      	b.n	8002e5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	6a39      	ldr	r1, [r7, #32]
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f000 fe00 	bl	8003998 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00d      	beq.n	8002dba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	2b04      	cmp	r3, #4
 8002da4:	d107      	bne.n	8002db6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002db4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e06b      	b.n	8002e92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbe:	781a      	ldrb	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	695b      	ldr	r3, [r3, #20]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d11b      	bne.n	8002e30 <HAL_I2C_Master_Transmit+0x188>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d017      	beq.n	8002e30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	781a      	ldrb	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	6a39      	ldr	r1, [r7, #32]
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 fdf0 	bl	8003a1a <I2C_WaitOnBTFFlagUntilTimeout>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00d      	beq.n	8002e5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	2b04      	cmp	r3, #4
 8002e46:	d107      	bne.n	8002e58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e01a      	b.n	8002e92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d194      	bne.n	8002d8e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2220      	movs	r2, #32
 8002e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	e000      	b.n	8002e92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e90:	2302      	movs	r3, #2
  }
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	00100002 	.word	0x00100002
 8002ea0:	ffff0000 	.word	0xffff0000

08002ea4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b08c      	sub	sp, #48	; 0x30
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	607a      	str	r2, [r7, #4]
 8002eae:	461a      	mov	r2, r3
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	817b      	strh	r3, [r7, #10]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002eb8:	f7fe f9c0 	bl	800123c <HAL_GetTick>
 8002ebc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b20      	cmp	r3, #32
 8002ec8:	f040 820b 	bne.w	80032e2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	2319      	movs	r3, #25
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	497c      	ldr	r1, [pc, #496]	; (80030c8 <HAL_I2C_Master_Receive+0x224>)
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fc88 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e1fe      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d101      	bne.n	8002ef4 <HAL_I2C_Master_Receive+0x50>
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e1f7      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d007      	beq.n	8002f1a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f042 0201 	orr.w	r2, r2, #1
 8002f18:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f28:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2222      	movs	r2, #34	; 0x22
 8002f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2210      	movs	r2, #16
 8002f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	893a      	ldrh	r2, [r7, #8]
 8002f4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4a5c      	ldr	r2, [pc, #368]	; (80030cc <HAL_I2C_Master_Receive+0x228>)
 8002f5a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f5c:	8979      	ldrh	r1, [r7, #10]
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 fb74 	bl	8003650 <I2C_MasterRequestRead>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e1b8      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d113      	bne.n	8002fa2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	623b      	str	r3, [r7, #32]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	623b      	str	r3, [r7, #32]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	623b      	str	r3, [r7, #32]
 8002f8e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	e18c      	b.n	80032bc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d11b      	bne.n	8002fe2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61fb      	str	r3, [r7, #28]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	61fb      	str	r3, [r7, #28]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	61fb      	str	r3, [r7, #28]
 8002fce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	e16c      	b.n	80032bc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d11b      	bne.n	8003022 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ff8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003008:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800300a:	2300      	movs	r3, #0
 800300c:	61bb      	str	r3, [r7, #24]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	61bb      	str	r3, [r7, #24]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	61bb      	str	r3, [r7, #24]
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	e14c      	b.n	80032bc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003030:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	617b      	str	r3, [r7, #20]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	617b      	str	r3, [r7, #20]
 8003046:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003048:	e138      	b.n	80032bc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304e:	2b03      	cmp	r3, #3
 8003050:	f200 80f1 	bhi.w	8003236 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003058:	2b01      	cmp	r3, #1
 800305a:	d123      	bne.n	80030a4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800305c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800305e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 fd1b 	bl	8003a9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e139      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	691a      	ldr	r2, [r3, #16]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003082:	1c5a      	adds	r2, r3, #1
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003098:	b29b      	uxth	r3, r3
 800309a:	3b01      	subs	r3, #1
 800309c:	b29a      	uxth	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030a2:	e10b      	b.n	80032bc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d14e      	bne.n	800314a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b2:	2200      	movs	r2, #0
 80030b4:	4906      	ldr	r1, [pc, #24]	; (80030d0 <HAL_I2C_Master_Receive+0x22c>)
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 fb98 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d008      	beq.n	80030d4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e10e      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
 80030c6:	bf00      	nop
 80030c8:	00100002 	.word	0x00100002
 80030cc:	ffff0000 	.word	0xffff0000
 80030d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	691a      	ldr	r2, [r3, #16]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	1c5a      	adds	r2, r3, #1
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003100:	3b01      	subs	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310c:	b29b      	uxth	r3, r3
 800310e:	3b01      	subs	r3, #1
 8003110:	b29a      	uxth	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	691a      	ldr	r2, [r3, #16]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003132:	3b01      	subs	r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003148:	e0b8      	b.n	80032bc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003150:	2200      	movs	r2, #0
 8003152:	4966      	ldr	r1, [pc, #408]	; (80032ec <HAL_I2C_Master_Receive+0x448>)
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f000 fb49 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e0bf      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003172:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	691a      	ldr	r2, [r3, #16]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317e:	b2d2      	uxtb	r2, r2
 8003180:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003186:	1c5a      	adds	r2, r3, #1
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003190:	3b01      	subs	r3, #1
 8003192:	b29a      	uxth	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800319c:	b29b      	uxth	r3, r3
 800319e:	3b01      	subs	r3, #1
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ac:	2200      	movs	r2, #0
 80031ae:	494f      	ldr	r1, [pc, #316]	; (80032ec <HAL_I2C_Master_Receive+0x448>)
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 fb1b 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e091      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691a      	ldr	r2, [r3, #16]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ec:	3b01      	subs	r3, #1
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	3b01      	subs	r3, #1
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	b2d2      	uxtb	r2, r2
 800320e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800321e:	3b01      	subs	r3, #1
 8003220:	b29a      	uxth	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322a:	b29b      	uxth	r3, r3
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003234:	e042      	b.n	80032bc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003236:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003238:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f000 fc2e 	bl	8003a9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e04c      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	691a      	ldr	r2, [r3, #16]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	b2d2      	uxtb	r2, r2
 8003256:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	1c5a      	adds	r2, r3, #1
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003266:	3b01      	subs	r3, #1
 8003268:	b29a      	uxth	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003272:	b29b      	uxth	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	f003 0304 	and.w	r3, r3, #4
 8003286:	2b04      	cmp	r3, #4
 8003288:	d118      	bne.n	80032bc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003294:	b2d2      	uxtb	r2, r2
 8003296:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f47f aec2 	bne.w	800304a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032de:	2300      	movs	r3, #0
 80032e0:	e000      	b.n	80032e4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80032e2:	2302      	movs	r3, #2
  }
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3728      	adds	r7, #40	; 0x28
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	00010004 	.word	0x00010004

080032f0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	; 0x28
 80032f4:	af02      	add	r7, sp, #8
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	607a      	str	r2, [r7, #4]
 80032fa:	603b      	str	r3, [r7, #0]
 80032fc:	460b      	mov	r3, r1
 80032fe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003300:	f7fd ff9c 	bl	800123c <HAL_GetTick>
 8003304:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003306:	2300      	movs	r3, #0
 8003308:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b20      	cmp	r3, #32
 8003314:	f040 8111 	bne.w	800353a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	2319      	movs	r3, #25
 800331e:	2201      	movs	r2, #1
 8003320:	4988      	ldr	r1, [pc, #544]	; (8003544 <HAL_I2C_IsDeviceReady+0x254>)
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 fa62 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800332e:	2302      	movs	r3, #2
 8003330:	e104      	b.n	800353c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003338:	2b01      	cmp	r3, #1
 800333a:	d101      	bne.n	8003340 <HAL_I2C_IsDeviceReady+0x50>
 800333c:	2302      	movs	r3, #2
 800333e:	e0fd      	b.n	800353c <HAL_I2C_IsDeviceReady+0x24c>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b01      	cmp	r3, #1
 8003354:	d007      	beq.n	8003366 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f042 0201 	orr.w	r2, r2, #1
 8003364:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003374:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2224      	movs	r2, #36	; 0x24
 800337a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4a70      	ldr	r2, [pc, #448]	; (8003548 <HAL_I2C_IsDeviceReady+0x258>)
 8003388:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003398:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033a6:	68f8      	ldr	r0, [r7, #12]
 80033a8:	f000 fa20 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00d      	beq.n	80033ce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033c0:	d103      	bne.n	80033ca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033c8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e0b6      	b.n	800353c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033ce:	897b      	ldrh	r3, [r7, #10]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	461a      	mov	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033dc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80033de:	f7fd ff2d 	bl	800123c <HAL_GetTick>
 80033e2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	bf0c      	ite	eq
 80033f2:	2301      	moveq	r3, #1
 80033f4:	2300      	movne	r3, #0
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003408:	bf0c      	ite	eq
 800340a:	2301      	moveq	r3, #1
 800340c:	2300      	movne	r3, #0
 800340e:	b2db      	uxtb	r3, r3
 8003410:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003412:	e025      	b.n	8003460 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003414:	f7fd ff12 	bl	800123c <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	429a      	cmp	r2, r3
 8003422:	d302      	bcc.n	800342a <HAL_I2C_IsDeviceReady+0x13a>
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d103      	bne.n	8003432 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	22a0      	movs	r2, #160	; 0xa0
 800342e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b02      	cmp	r3, #2
 800343e:	bf0c      	ite	eq
 8003440:	2301      	moveq	r3, #1
 8003442:	2300      	movne	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003456:	bf0c      	ite	eq
 8003458:	2301      	moveq	r3, #1
 800345a:	2300      	movne	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2ba0      	cmp	r3, #160	; 0xa0
 800346a:	d005      	beq.n	8003478 <HAL_I2C_IsDeviceReady+0x188>
 800346c:	7dfb      	ldrb	r3, [r7, #23]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d102      	bne.n	8003478 <HAL_I2C_IsDeviceReady+0x188>
 8003472:	7dbb      	ldrb	r3, [r7, #22]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0cd      	beq.n	8003414 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2220      	movs	r2, #32
 800347c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b02      	cmp	r3, #2
 800348c:	d129      	bne.n	80034e2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800349c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800349e:	2300      	movs	r3, #0
 80034a0:	613b      	str	r3, [r7, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	613b      	str	r3, [r7, #16]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	2319      	movs	r3, #25
 80034ba:	2201      	movs	r2, #1
 80034bc:	4921      	ldr	r1, [pc, #132]	; (8003544 <HAL_I2C_IsDeviceReady+0x254>)
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f994 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e036      	b.n	800353c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2220      	movs	r2, #32
 80034d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	e02c      	b.n	800353c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034f0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034fa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	2319      	movs	r3, #25
 8003502:	2201      	movs	r2, #1
 8003504:	490f      	ldr	r1, [pc, #60]	; (8003544 <HAL_I2C_IsDeviceReady+0x254>)
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 f970 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e012      	b.n	800353c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	3301      	adds	r3, #1
 800351a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	429a      	cmp	r2, r3
 8003522:	f4ff af32 	bcc.w	800338a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2220      	movs	r2, #32
 800352a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e000      	b.n	800353c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800353a:	2302      	movs	r3, #2
  }
}
 800353c:	4618      	mov	r0, r3
 800353e:	3720      	adds	r7, #32
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	00100002 	.word	0x00100002
 8003548:	ffff0000 	.word	0xffff0000

0800354c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b088      	sub	sp, #32
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	607a      	str	r2, [r7, #4]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	460b      	mov	r3, r1
 800355a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003560:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b08      	cmp	r3, #8
 8003566:	d006      	beq.n	8003576 <I2C_MasterRequestWrite+0x2a>
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d003      	beq.n	8003576 <I2C_MasterRequestWrite+0x2a>
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003574:	d108      	bne.n	8003588 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003584:	601a      	str	r2, [r3, #0]
 8003586:	e00b      	b.n	80035a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358c:	2b12      	cmp	r3, #18
 800358e:	d107      	bne.n	80035a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800359e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 f91d 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00d      	beq.n	80035d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035c6:	d103      	bne.n	80035d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e035      	b.n	8003640 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035dc:	d108      	bne.n	80035f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035de:	897b      	ldrh	r3, [r7, #10]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	461a      	mov	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	e01b      	b.n	8003628 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035f0:	897b      	ldrh	r3, [r7, #10]
 80035f2:	11db      	asrs	r3, r3, #7
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	f003 0306 	and.w	r3, r3, #6
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	f063 030f 	orn	r3, r3, #15
 8003600:	b2da      	uxtb	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	490e      	ldr	r1, [pc, #56]	; (8003648 <I2C_MasterRequestWrite+0xfc>)
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f943 	bl	800389a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e010      	b.n	8003640 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800361e:	897b      	ldrh	r3, [r7, #10]
 8003620:	b2da      	uxtb	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	4907      	ldr	r1, [pc, #28]	; (800364c <I2C_MasterRequestWrite+0x100>)
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f933 	bl	800389a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	00010008 	.word	0x00010008
 800364c:	00010002 	.word	0x00010002

08003650 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b088      	sub	sp, #32
 8003654:	af02      	add	r7, sp, #8
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	607a      	str	r2, [r7, #4]
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	460b      	mov	r3, r1
 800365e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003664:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003674:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	2b08      	cmp	r3, #8
 800367a:	d006      	beq.n	800368a <I2C_MasterRequestRead+0x3a>
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d003      	beq.n	800368a <I2C_MasterRequestRead+0x3a>
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003688:	d108      	bne.n	800369c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	e00b      	b.n	80036b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a0:	2b11      	cmp	r3, #17
 80036a2:	d107      	bne.n	80036b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	f000 f893 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00d      	beq.n	80036e8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036da:	d103      	bne.n	80036e4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e079      	b.n	80037dc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036f0:	d108      	bne.n	8003704 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036f2:	897b      	ldrh	r3, [r7, #10]
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	f043 0301 	orr.w	r3, r3, #1
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	611a      	str	r2, [r3, #16]
 8003702:	e05f      	b.n	80037c4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003704:	897b      	ldrh	r3, [r7, #10]
 8003706:	11db      	asrs	r3, r3, #7
 8003708:	b2db      	uxtb	r3, r3
 800370a:	f003 0306 	and.w	r3, r3, #6
 800370e:	b2db      	uxtb	r3, r3
 8003710:	f063 030f 	orn	r3, r3, #15
 8003714:	b2da      	uxtb	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	4930      	ldr	r1, [pc, #192]	; (80037e4 <I2C_MasterRequestRead+0x194>)
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f8b9 	bl	800389a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e054      	b.n	80037dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003732:	897b      	ldrh	r3, [r7, #10]
 8003734:	b2da      	uxtb	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	4929      	ldr	r1, [pc, #164]	; (80037e8 <I2C_MasterRequestRead+0x198>)
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 f8a9 	bl	800389a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e044      	b.n	80037dc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003752:	2300      	movs	r3, #0
 8003754:	613b      	str	r3, [r7, #16]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	613b      	str	r3, [r7, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	613b      	str	r3, [r7, #16]
 8003766:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003776:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f831 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00d      	beq.n	80037ac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800379e:	d103      	bne.n	80037a8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037a6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e017      	b.n	80037dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80037ac:	897b      	ldrh	r3, [r7, #10]
 80037ae:	11db      	asrs	r3, r3, #7
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	f003 0306 	and.w	r3, r3, #6
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	f063 030e 	orn	r3, r3, #14
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	4907      	ldr	r1, [pc, #28]	; (80037e8 <I2C_MasterRequestRead+0x198>)
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f865 	bl	800389a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	00010008 	.word	0x00010008
 80037e8:	00010002 	.word	0x00010002

080037ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	603b      	str	r3, [r7, #0]
 80037f8:	4613      	mov	r3, r2
 80037fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037fc:	e025      	b.n	800384a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003804:	d021      	beq.n	800384a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003806:	f7fd fd19 	bl	800123c <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d302      	bcc.n	800381c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d116      	bne.n	800384a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2220      	movs	r2, #32
 8003826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	f043 0220 	orr.w	r2, r3, #32
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e023      	b.n	8003892 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	0c1b      	lsrs	r3, r3, #16
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b01      	cmp	r3, #1
 8003852:	d10d      	bne.n	8003870 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	43da      	mvns	r2, r3
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4013      	ands	r3, r2
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	bf0c      	ite	eq
 8003866:	2301      	moveq	r3, #1
 8003868:	2300      	movne	r3, #0
 800386a:	b2db      	uxtb	r3, r3
 800386c:	461a      	mov	r2, r3
 800386e:	e00c      	b.n	800388a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	43da      	mvns	r2, r3
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	4013      	ands	r3, r2
 800387c:	b29b      	uxth	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	bf0c      	ite	eq
 8003882:	2301      	moveq	r3, #1
 8003884:	2300      	movne	r3, #0
 8003886:	b2db      	uxtb	r3, r3
 8003888:	461a      	mov	r2, r3
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	429a      	cmp	r2, r3
 800388e:	d0b6      	beq.n	80037fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	60f8      	str	r0, [r7, #12]
 80038a2:	60b9      	str	r1, [r7, #8]
 80038a4:	607a      	str	r2, [r7, #4]
 80038a6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038a8:	e051      	b.n	800394e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b8:	d123      	bne.n	8003902 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038d2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2220      	movs	r2, #32
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ee:	f043 0204 	orr.w	r2, r3, #4
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e046      	b.n	8003990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003908:	d021      	beq.n	800394e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390a:	f7fd fc97 	bl	800123c <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	429a      	cmp	r2, r3
 8003918:	d302      	bcc.n	8003920 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d116      	bne.n	800394e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	f043 0220 	orr.w	r2, r3, #32
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e020      	b.n	8003990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	0c1b      	lsrs	r3, r3, #16
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b01      	cmp	r3, #1
 8003956:	d10c      	bne.n	8003972 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	43da      	mvns	r2, r3
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	4013      	ands	r3, r2
 8003964:	b29b      	uxth	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	bf14      	ite	ne
 800396a:	2301      	movne	r3, #1
 800396c:	2300      	moveq	r3, #0
 800396e:	b2db      	uxtb	r3, r3
 8003970:	e00b      	b.n	800398a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	43da      	mvns	r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	4013      	ands	r3, r2
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	bf14      	ite	ne
 8003984:	2301      	movne	r3, #1
 8003986:	2300      	moveq	r3, #0
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d18d      	bne.n	80038aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3710      	adds	r7, #16
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039a4:	e02d      	b.n	8003a02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 f8ce 	bl	8003b48 <I2C_IsAcknowledgeFailed>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e02d      	b.n	8003a12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039bc:	d021      	beq.n	8003a02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039be:	f7fd fc3d 	bl	800123c <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d302      	bcc.n	80039d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d116      	bne.n	8003a02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2220      	movs	r2, #32
 80039de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	f043 0220 	orr.w	r2, r3, #32
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e007      	b.n	8003a12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	695b      	ldr	r3, [r3, #20]
 8003a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a0c:	2b80      	cmp	r3, #128	; 0x80
 8003a0e:	d1ca      	bne.n	80039a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b084      	sub	sp, #16
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a26:	e02d      	b.n	8003a84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f88d 	bl	8003b48 <I2C_IsAcknowledgeFailed>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e02d      	b.n	8003a94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3e:	d021      	beq.n	8003a84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a40:	f7fd fbfc 	bl	800123c <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d302      	bcc.n	8003a56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d116      	bne.n	8003a84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a70:	f043 0220 	orr.w	r2, r3, #32
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e007      	b.n	8003a94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	f003 0304 	and.w	r3, r3, #4
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d1ca      	bne.n	8003a28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003aa8:	e042      	b.n	8003b30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	f003 0310 	and.w	r3, r3, #16
 8003ab4:	2b10      	cmp	r3, #16
 8003ab6:	d119      	bne.n	8003aec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f06f 0210 	mvn.w	r2, #16
 8003ac0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2220      	movs	r2, #32
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e029      	b.n	8003b40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aec:	f7fd fba6 	bl	800123c <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d302      	bcc.n	8003b02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d116      	bne.n	8003b30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1c:	f043 0220 	orr.w	r2, r3, #32
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e007      	b.n	8003b40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b3a:	2b40      	cmp	r3, #64	; 0x40
 8003b3c:	d1b5      	bne.n	8003aaa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b5e:	d11b      	bne.n	8003b98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	f043 0204 	orr.w	r2, r3, #4
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e000      	b.n	8003b9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	370c      	adds	r7, #12
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
	...

08003ba8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e267      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d075      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bc6:	4b88      	ldr	r3, [pc, #544]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 030c 	and.w	r3, r3, #12
 8003bce:	2b04      	cmp	r3, #4
 8003bd0:	d00c      	beq.n	8003bec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bd2:	4b85      	ldr	r3, [pc, #532]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bda:	2b08      	cmp	r3, #8
 8003bdc:	d112      	bne.n	8003c04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bde:	4b82      	ldr	r3, [pc, #520]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003be6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bea:	d10b      	bne.n	8003c04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bec:	4b7e      	ldr	r3, [pc, #504]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d05b      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x108>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d157      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e242      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c0c:	d106      	bne.n	8003c1c <HAL_RCC_OscConfig+0x74>
 8003c0e:	4b76      	ldr	r3, [pc, #472]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a75      	ldr	r2, [pc, #468]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c18:	6013      	str	r3, [r2, #0]
 8003c1a:	e01d      	b.n	8003c58 <HAL_RCC_OscConfig+0xb0>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c24:	d10c      	bne.n	8003c40 <HAL_RCC_OscConfig+0x98>
 8003c26:	4b70      	ldr	r3, [pc, #448]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a6f      	ldr	r2, [pc, #444]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	4b6d      	ldr	r3, [pc, #436]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a6c      	ldr	r2, [pc, #432]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	e00b      	b.n	8003c58 <HAL_RCC_OscConfig+0xb0>
 8003c40:	4b69      	ldr	r3, [pc, #420]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a68      	ldr	r2, [pc, #416]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	4b66      	ldr	r3, [pc, #408]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a65      	ldr	r2, [pc, #404]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d013      	beq.n	8003c88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c60:	f7fd faec 	bl	800123c <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c68:	f7fd fae8 	bl	800123c <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	; 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e207      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7a:	4b5b      	ldr	r3, [pc, #364]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0xc0>
 8003c86:	e014      	b.n	8003cb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c88:	f7fd fad8 	bl	800123c <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c90:	f7fd fad4 	bl	800123c <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b64      	cmp	r3, #100	; 0x64
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e1f3      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca2:	4b51      	ldr	r3, [pc, #324]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0xe8>
 8003cae:	e000      	b.n	8003cb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d063      	beq.n	8003d86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cbe:	4b4a      	ldr	r3, [pc, #296]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 030c 	and.w	r3, r3, #12
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00b      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cca:	4b47      	ldr	r3, [pc, #284]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cd2:	2b08      	cmp	r3, #8
 8003cd4:	d11c      	bne.n	8003d10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cd6:	4b44      	ldr	r3, [pc, #272]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d116      	bne.n	8003d10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce2:	4b41      	ldr	r3, [pc, #260]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d005      	beq.n	8003cfa <HAL_RCC_OscConfig+0x152>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d001      	beq.n	8003cfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e1c7      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cfa:	4b3b      	ldr	r3, [pc, #236]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	4937      	ldr	r1, [pc, #220]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d0e:	e03a      	b.n	8003d86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d020      	beq.n	8003d5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d18:	4b34      	ldr	r3, [pc, #208]	; (8003dec <HAL_RCC_OscConfig+0x244>)
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1e:	f7fd fa8d 	bl	800123c <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d24:	e008      	b.n	8003d38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d26:	f7fd fa89 	bl	800123c <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e1a8      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d38:	4b2b      	ldr	r3, [pc, #172]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0f0      	beq.n	8003d26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d44:	4b28      	ldr	r3, [pc, #160]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	00db      	lsls	r3, r3, #3
 8003d52:	4925      	ldr	r1, [pc, #148]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	600b      	str	r3, [r1, #0]
 8003d58:	e015      	b.n	8003d86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d5a:	4b24      	ldr	r3, [pc, #144]	; (8003dec <HAL_RCC_OscConfig+0x244>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d60:	f7fd fa6c 	bl	800123c <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d68:	f7fd fa68 	bl	800123c <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e187      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7a:	4b1b      	ldr	r3, [pc, #108]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f0      	bne.n	8003d68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d036      	beq.n	8003e00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d016      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d9a:	4b15      	ldr	r3, [pc, #84]	; (8003df0 <HAL_RCC_OscConfig+0x248>)
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da0:	f7fd fa4c 	bl	800123c <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003da8:	f7fd fa48 	bl	800123c <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e167      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dba:	4b0b      	ldr	r3, [pc, #44]	; (8003de8 <HAL_RCC_OscConfig+0x240>)
 8003dbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0f0      	beq.n	8003da8 <HAL_RCC_OscConfig+0x200>
 8003dc6:	e01b      	b.n	8003e00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dc8:	4b09      	ldr	r3, [pc, #36]	; (8003df0 <HAL_RCC_OscConfig+0x248>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dce:	f7fd fa35 	bl	800123c <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd4:	e00e      	b.n	8003df4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dd6:	f7fd fa31 	bl	800123c <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d907      	bls.n	8003df4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e150      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
 8003de8:	40023800 	.word	0x40023800
 8003dec:	42470000 	.word	0x42470000
 8003df0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df4:	4b88      	ldr	r3, [pc, #544]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1ea      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0304 	and.w	r3, r3, #4
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 8097 	beq.w	8003f3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e12:	4b81      	ldr	r3, [pc, #516]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10f      	bne.n	8003e3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	4b7d      	ldr	r3, [pc, #500]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	4a7c      	ldr	r2, [pc, #496]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e2e:	4b7a      	ldr	r3, [pc, #488]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e36:	60bb      	str	r3, [r7, #8]
 8003e38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3e:	4b77      	ldr	r3, [pc, #476]	; (800401c <HAL_RCC_OscConfig+0x474>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d118      	bne.n	8003e7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e4a:	4b74      	ldr	r3, [pc, #464]	; (800401c <HAL_RCC_OscConfig+0x474>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a73      	ldr	r2, [pc, #460]	; (800401c <HAL_RCC_OscConfig+0x474>)
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e56:	f7fd f9f1 	bl	800123c <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e5e:	f7fd f9ed 	bl	800123c <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e10c      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e70:	4b6a      	ldr	r3, [pc, #424]	; (800401c <HAL_RCC_OscConfig+0x474>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d106      	bne.n	8003e92 <HAL_RCC_OscConfig+0x2ea>
 8003e84:	4b64      	ldr	r3, [pc, #400]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e88:	4a63      	ldr	r2, [pc, #396]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003e8a:	f043 0301 	orr.w	r3, r3, #1
 8003e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e90:	e01c      	b.n	8003ecc <HAL_RCC_OscConfig+0x324>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	2b05      	cmp	r3, #5
 8003e98:	d10c      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x30c>
 8003e9a:	4b5f      	ldr	r3, [pc, #380]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9e:	4a5e      	ldr	r2, [pc, #376]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003ea0:	f043 0304 	orr.w	r3, r3, #4
 8003ea4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ea6:	4b5c      	ldr	r3, [pc, #368]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eaa:	4a5b      	ldr	r2, [pc, #364]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003eac:	f043 0301 	orr.w	r3, r3, #1
 8003eb0:	6713      	str	r3, [r2, #112]	; 0x70
 8003eb2:	e00b      	b.n	8003ecc <HAL_RCC_OscConfig+0x324>
 8003eb4:	4b58      	ldr	r3, [pc, #352]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb8:	4a57      	ldr	r2, [pc, #348]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003eba:	f023 0301 	bic.w	r3, r3, #1
 8003ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec0:	4b55      	ldr	r3, [pc, #340]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec4:	4a54      	ldr	r2, [pc, #336]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003ec6:	f023 0304 	bic.w	r3, r3, #4
 8003eca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d015      	beq.n	8003f00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed4:	f7fd f9b2 	bl	800123c <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eda:	e00a      	b.n	8003ef2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003edc:	f7fd f9ae 	bl	800123c <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e0cb      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef2:	4b49      	ldr	r3, [pc, #292]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0ee      	beq.n	8003edc <HAL_RCC_OscConfig+0x334>
 8003efe:	e014      	b.n	8003f2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f00:	f7fd f99c 	bl	800123c <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f06:	e00a      	b.n	8003f1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f08:	f7fd f998 	bl	800123c <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e0b5      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f1e:	4b3e      	ldr	r3, [pc, #248]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1ee      	bne.n	8003f08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f2a:	7dfb      	ldrb	r3, [r7, #23]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d105      	bne.n	8003f3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f30:	4b39      	ldr	r3, [pc, #228]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f34:	4a38      	ldr	r2, [pc, #224]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 80a1 	beq.w	8004088 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f46:	4b34      	ldr	r3, [pc, #208]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d05c      	beq.n	800400c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d141      	bne.n	8003fde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5a:	4b31      	ldr	r3, [pc, #196]	; (8004020 <HAL_RCC_OscConfig+0x478>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f60:	f7fd f96c 	bl	800123c <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f68:	f7fd f968 	bl	800123c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e087      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f7a:	4b27      	ldr	r3, [pc, #156]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	69da      	ldr	r2, [r3, #28]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	019b      	lsls	r3, r3, #6
 8003f96:	431a      	orrs	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f9c:	085b      	lsrs	r3, r3, #1
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	041b      	lsls	r3, r3, #16
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa8:	061b      	lsls	r3, r3, #24
 8003faa:	491b      	ldr	r1, [pc, #108]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb0:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <HAL_RCC_OscConfig+0x478>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fd f941 	bl	800123c <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7fd f93d 	bl	800123c <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e05c      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd0:	4b11      	ldr	r3, [pc, #68]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x416>
 8003fdc:	e054      	b.n	8004088 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fde:	4b10      	ldr	r3, [pc, #64]	; (8004020 <HAL_RCC_OscConfig+0x478>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe4:	f7fd f92a 	bl	800123c <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fec:	f7fd f926 	bl	800123c <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e045      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ffe:	4b06      	ldr	r3, [pc, #24]	; (8004018 <HAL_RCC_OscConfig+0x470>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1f0      	bne.n	8003fec <HAL_RCC_OscConfig+0x444>
 800400a:	e03d      	b.n	8004088 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d107      	bne.n	8004024 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e038      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
 8004018:	40023800 	.word	0x40023800
 800401c:	40007000 	.word	0x40007000
 8004020:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004024:	4b1b      	ldr	r3, [pc, #108]	; (8004094 <HAL_RCC_OscConfig+0x4ec>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d028      	beq.n	8004084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800403c:	429a      	cmp	r2, r3
 800403e:	d121      	bne.n	8004084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800404a:	429a      	cmp	r2, r3
 800404c:	d11a      	bne.n	8004084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004054:	4013      	ands	r3, r2
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800405a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800405c:	4293      	cmp	r3, r2
 800405e:	d111      	bne.n	8004084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406a:	085b      	lsrs	r3, r3, #1
 800406c:	3b01      	subs	r3, #1
 800406e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004070:	429a      	cmp	r2, r3
 8004072:	d107      	bne.n	8004084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004080:	429a      	cmp	r2, r3
 8004082:	d001      	beq.n	8004088 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e000      	b.n	800408a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3718      	adds	r7, #24
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	40023800 	.word	0x40023800

08004098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d101      	bne.n	80040ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e0cc      	b.n	8004246 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040ac:	4b68      	ldr	r3, [pc, #416]	; (8004250 <HAL_RCC_ClockConfig+0x1b8>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d90c      	bls.n	80040d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ba:	4b65      	ldr	r3, [pc, #404]	; (8004250 <HAL_RCC_ClockConfig+0x1b8>)
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040c2:	4b63      	ldr	r3, [pc, #396]	; (8004250 <HAL_RCC_ClockConfig+0x1b8>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0307 	and.w	r3, r3, #7
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d001      	beq.n	80040d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e0b8      	b.n	8004246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d020      	beq.n	8004122 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040ec:	4b59      	ldr	r3, [pc, #356]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	4a58      	ldr	r2, [pc, #352]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 80040f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0308 	and.w	r3, r3, #8
 8004100:	2b00      	cmp	r3, #0
 8004102:	d005      	beq.n	8004110 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004104:	4b53      	ldr	r3, [pc, #332]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	4a52      	ldr	r2, [pc, #328]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 800410a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800410e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004110:	4b50      	ldr	r3, [pc, #320]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	494d      	ldr	r1, [pc, #308]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 800411e:	4313      	orrs	r3, r2
 8004120:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b00      	cmp	r3, #0
 800412c:	d044      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d107      	bne.n	8004146 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004136:	4b47      	ldr	r3, [pc, #284]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d119      	bne.n	8004176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e07f      	b.n	8004246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	2b02      	cmp	r3, #2
 800414c:	d003      	beq.n	8004156 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004152:	2b03      	cmp	r3, #3
 8004154:	d107      	bne.n	8004166 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004156:	4b3f      	ldr	r3, [pc, #252]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d109      	bne.n	8004176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e06f      	b.n	8004246 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004166:	4b3b      	ldr	r3, [pc, #236]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e067      	b.n	8004246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004176:	4b37      	ldr	r3, [pc, #220]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f023 0203 	bic.w	r2, r3, #3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	4934      	ldr	r1, [pc, #208]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004184:	4313      	orrs	r3, r2
 8004186:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004188:	f7fd f858 	bl	800123c <HAL_GetTick>
 800418c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418e:	e00a      	b.n	80041a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004190:	f7fd f854 	bl	800123c <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	f241 3288 	movw	r2, #5000	; 0x1388
 800419e:	4293      	cmp	r3, r2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e04f      	b.n	8004246 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041a6:	4b2b      	ldr	r3, [pc, #172]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 020c 	and.w	r2, r3, #12
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d1eb      	bne.n	8004190 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041b8:	4b25      	ldr	r3, [pc, #148]	; (8004250 <HAL_RCC_ClockConfig+0x1b8>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d20c      	bcs.n	80041e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c6:	4b22      	ldr	r3, [pc, #136]	; (8004250 <HAL_RCC_ClockConfig+0x1b8>)
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	b2d2      	uxtb	r2, r2
 80041cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ce:	4b20      	ldr	r3, [pc, #128]	; (8004250 <HAL_RCC_ClockConfig+0x1b8>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0307 	and.w	r3, r3, #7
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d001      	beq.n	80041e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e032      	b.n	8004246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d008      	beq.n	80041fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041ec:	4b19      	ldr	r3, [pc, #100]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	4916      	ldr	r1, [pc, #88]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d009      	beq.n	800421e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800420a:	4b12      	ldr	r3, [pc, #72]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	490e      	ldr	r1, [pc, #56]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 800421a:	4313      	orrs	r3, r2
 800421c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800421e:	f000 f821 	bl	8004264 <HAL_RCC_GetSysClockFreq>
 8004222:	4602      	mov	r2, r0
 8004224:	4b0b      	ldr	r3, [pc, #44]	; (8004254 <HAL_RCC_ClockConfig+0x1bc>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	f003 030f 	and.w	r3, r3, #15
 800422e:	490a      	ldr	r1, [pc, #40]	; (8004258 <HAL_RCC_ClockConfig+0x1c0>)
 8004230:	5ccb      	ldrb	r3, [r1, r3]
 8004232:	fa22 f303 	lsr.w	r3, r2, r3
 8004236:	4a09      	ldr	r2, [pc, #36]	; (800425c <HAL_RCC_ClockConfig+0x1c4>)
 8004238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800423a:	4b09      	ldr	r3, [pc, #36]	; (8004260 <HAL_RCC_ClockConfig+0x1c8>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f7fc fdf8 	bl	8000e34 <HAL_InitTick>

  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40023c00 	.word	0x40023c00
 8004254:	40023800 	.word	0x40023800
 8004258:	08006e3c 	.word	0x08006e3c
 800425c:	20000000 	.word	0x20000000
 8004260:	20000004 	.word	0x20000004

08004264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004268:	b094      	sub	sp, #80	; 0x50
 800426a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	647b      	str	r3, [r7, #68]	; 0x44
 8004270:	2300      	movs	r3, #0
 8004272:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004274:	2300      	movs	r3, #0
 8004276:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800427c:	4b79      	ldr	r3, [pc, #484]	; (8004464 <HAL_RCC_GetSysClockFreq+0x200>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f003 030c 	and.w	r3, r3, #12
 8004284:	2b08      	cmp	r3, #8
 8004286:	d00d      	beq.n	80042a4 <HAL_RCC_GetSysClockFreq+0x40>
 8004288:	2b08      	cmp	r3, #8
 800428a:	f200 80e1 	bhi.w	8004450 <HAL_RCC_GetSysClockFreq+0x1ec>
 800428e:	2b00      	cmp	r3, #0
 8004290:	d002      	beq.n	8004298 <HAL_RCC_GetSysClockFreq+0x34>
 8004292:	2b04      	cmp	r3, #4
 8004294:	d003      	beq.n	800429e <HAL_RCC_GetSysClockFreq+0x3a>
 8004296:	e0db      	b.n	8004450 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004298:	4b73      	ldr	r3, [pc, #460]	; (8004468 <HAL_RCC_GetSysClockFreq+0x204>)
 800429a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800429c:	e0db      	b.n	8004456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800429e:	4b73      	ldr	r3, [pc, #460]	; (800446c <HAL_RCC_GetSysClockFreq+0x208>)
 80042a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042a2:	e0d8      	b.n	8004456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042a4:	4b6f      	ldr	r3, [pc, #444]	; (8004464 <HAL_RCC_GetSysClockFreq+0x200>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042ae:	4b6d      	ldr	r3, [pc, #436]	; (8004464 <HAL_RCC_GetSysClockFreq+0x200>)
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d063      	beq.n	8004382 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042ba:	4b6a      	ldr	r3, [pc, #424]	; (8004464 <HAL_RCC_GetSysClockFreq+0x200>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	099b      	lsrs	r3, r3, #6
 80042c0:	2200      	movs	r2, #0
 80042c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80042c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80042c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042cc:	633b      	str	r3, [r7, #48]	; 0x30
 80042ce:	2300      	movs	r3, #0
 80042d0:	637b      	str	r3, [r7, #52]	; 0x34
 80042d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80042d6:	4622      	mov	r2, r4
 80042d8:	462b      	mov	r3, r5
 80042da:	f04f 0000 	mov.w	r0, #0
 80042de:	f04f 0100 	mov.w	r1, #0
 80042e2:	0159      	lsls	r1, r3, #5
 80042e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042e8:	0150      	lsls	r0, r2, #5
 80042ea:	4602      	mov	r2, r0
 80042ec:	460b      	mov	r3, r1
 80042ee:	4621      	mov	r1, r4
 80042f0:	1a51      	subs	r1, r2, r1
 80042f2:	6139      	str	r1, [r7, #16]
 80042f4:	4629      	mov	r1, r5
 80042f6:	eb63 0301 	sbc.w	r3, r3, r1
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	f04f 0300 	mov.w	r3, #0
 8004304:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004308:	4659      	mov	r1, fp
 800430a:	018b      	lsls	r3, r1, #6
 800430c:	4651      	mov	r1, sl
 800430e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004312:	4651      	mov	r1, sl
 8004314:	018a      	lsls	r2, r1, #6
 8004316:	4651      	mov	r1, sl
 8004318:	ebb2 0801 	subs.w	r8, r2, r1
 800431c:	4659      	mov	r1, fp
 800431e:	eb63 0901 	sbc.w	r9, r3, r1
 8004322:	f04f 0200 	mov.w	r2, #0
 8004326:	f04f 0300 	mov.w	r3, #0
 800432a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800432e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004332:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004336:	4690      	mov	r8, r2
 8004338:	4699      	mov	r9, r3
 800433a:	4623      	mov	r3, r4
 800433c:	eb18 0303 	adds.w	r3, r8, r3
 8004340:	60bb      	str	r3, [r7, #8]
 8004342:	462b      	mov	r3, r5
 8004344:	eb49 0303 	adc.w	r3, r9, r3
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	f04f 0200 	mov.w	r2, #0
 800434e:	f04f 0300 	mov.w	r3, #0
 8004352:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004356:	4629      	mov	r1, r5
 8004358:	024b      	lsls	r3, r1, #9
 800435a:	4621      	mov	r1, r4
 800435c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004360:	4621      	mov	r1, r4
 8004362:	024a      	lsls	r2, r1, #9
 8004364:	4610      	mov	r0, r2
 8004366:	4619      	mov	r1, r3
 8004368:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800436a:	2200      	movs	r2, #0
 800436c:	62bb      	str	r3, [r7, #40]	; 0x28
 800436e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004370:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004374:	f7fb ff84 	bl	8000280 <__aeabi_uldivmod>
 8004378:	4602      	mov	r2, r0
 800437a:	460b      	mov	r3, r1
 800437c:	4613      	mov	r3, r2
 800437e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004380:	e058      	b.n	8004434 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004382:	4b38      	ldr	r3, [pc, #224]	; (8004464 <HAL_RCC_GetSysClockFreq+0x200>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	099b      	lsrs	r3, r3, #6
 8004388:	2200      	movs	r2, #0
 800438a:	4618      	mov	r0, r3
 800438c:	4611      	mov	r1, r2
 800438e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004392:	623b      	str	r3, [r7, #32]
 8004394:	2300      	movs	r3, #0
 8004396:	627b      	str	r3, [r7, #36]	; 0x24
 8004398:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800439c:	4642      	mov	r2, r8
 800439e:	464b      	mov	r3, r9
 80043a0:	f04f 0000 	mov.w	r0, #0
 80043a4:	f04f 0100 	mov.w	r1, #0
 80043a8:	0159      	lsls	r1, r3, #5
 80043aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043ae:	0150      	lsls	r0, r2, #5
 80043b0:	4602      	mov	r2, r0
 80043b2:	460b      	mov	r3, r1
 80043b4:	4641      	mov	r1, r8
 80043b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80043ba:	4649      	mov	r1, r9
 80043bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80043cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80043d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80043d4:	ebb2 040a 	subs.w	r4, r2, sl
 80043d8:	eb63 050b 	sbc.w	r5, r3, fp
 80043dc:	f04f 0200 	mov.w	r2, #0
 80043e0:	f04f 0300 	mov.w	r3, #0
 80043e4:	00eb      	lsls	r3, r5, #3
 80043e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043ea:	00e2      	lsls	r2, r4, #3
 80043ec:	4614      	mov	r4, r2
 80043ee:	461d      	mov	r5, r3
 80043f0:	4643      	mov	r3, r8
 80043f2:	18e3      	adds	r3, r4, r3
 80043f4:	603b      	str	r3, [r7, #0]
 80043f6:	464b      	mov	r3, r9
 80043f8:	eb45 0303 	adc.w	r3, r5, r3
 80043fc:	607b      	str	r3, [r7, #4]
 80043fe:	f04f 0200 	mov.w	r2, #0
 8004402:	f04f 0300 	mov.w	r3, #0
 8004406:	e9d7 4500 	ldrd	r4, r5, [r7]
 800440a:	4629      	mov	r1, r5
 800440c:	028b      	lsls	r3, r1, #10
 800440e:	4621      	mov	r1, r4
 8004410:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004414:	4621      	mov	r1, r4
 8004416:	028a      	lsls	r2, r1, #10
 8004418:	4610      	mov	r0, r2
 800441a:	4619      	mov	r1, r3
 800441c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800441e:	2200      	movs	r2, #0
 8004420:	61bb      	str	r3, [r7, #24]
 8004422:	61fa      	str	r2, [r7, #28]
 8004424:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004428:	f7fb ff2a 	bl	8000280 <__aeabi_uldivmod>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4613      	mov	r3, r2
 8004432:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004434:	4b0b      	ldr	r3, [pc, #44]	; (8004464 <HAL_RCC_GetSysClockFreq+0x200>)
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	0c1b      	lsrs	r3, r3, #16
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	3301      	adds	r3, #1
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004444:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004448:	fbb2 f3f3 	udiv	r3, r2, r3
 800444c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800444e:	e002      	b.n	8004456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004450:	4b05      	ldr	r3, [pc, #20]	; (8004468 <HAL_RCC_GetSysClockFreq+0x204>)
 8004452:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004456:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004458:	4618      	mov	r0, r3
 800445a:	3750      	adds	r7, #80	; 0x50
 800445c:	46bd      	mov	sp, r7
 800445e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004462:	bf00      	nop
 8004464:	40023800 	.word	0x40023800
 8004468:	00f42400 	.word	0x00f42400
 800446c:	007a1200 	.word	0x007a1200

08004470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004474:	4b03      	ldr	r3, [pc, #12]	; (8004484 <HAL_RCC_GetHCLKFreq+0x14>)
 8004476:	681b      	ldr	r3, [r3, #0]
}
 8004478:	4618      	mov	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	20000000 	.word	0x20000000

08004488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800448c:	f7ff fff0 	bl	8004470 <HAL_RCC_GetHCLKFreq>
 8004490:	4602      	mov	r2, r0
 8004492:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	0a9b      	lsrs	r3, r3, #10
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	4903      	ldr	r1, [pc, #12]	; (80044ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800449e:	5ccb      	ldrb	r3, [r1, r3]
 80044a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40023800 	.word	0x40023800
 80044ac:	08006e4c 	.word	0x08006e4c

080044b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	220f      	movs	r2, #15
 80044be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80044c0:	4b12      	ldr	r3, [pc, #72]	; (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 0203 	and.w	r2, r3, #3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80044cc:	4b0f      	ldr	r3, [pc, #60]	; (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80044d8:	4b0c      	ldr	r3, [pc, #48]	; (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80044e4:	4b09      	ldr	r3, [pc, #36]	; (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	08db      	lsrs	r3, r3, #3
 80044ea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80044f2:	4b07      	ldr	r3, [pc, #28]	; (8004510 <HAL_RCC_GetClockConfig+0x60>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0207 	and.w	r2, r3, #7
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	601a      	str	r2, [r3, #0]
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40023800 	.word	0x40023800
 8004510:	40023c00 	.word	0x40023c00

08004514 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e041      	b.n	80045aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d106      	bne.n	8004540 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f7fc fc54 	bl	8000de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3304      	adds	r3, #4
 8004550:	4619      	mov	r1, r3
 8004552:	4610      	mov	r0, r2
 8004554:	f000 fa96 	bl	8004a84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
	...

080045b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d001      	beq.n	80045cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e04e      	b.n	800466a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2202      	movs	r2, #2
 80045d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a23      	ldr	r2, [pc, #140]	; (8004678 <HAL_TIM_Base_Start_IT+0xc4>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d022      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x80>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045f6:	d01d      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x80>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1f      	ldr	r2, [pc, #124]	; (800467c <HAL_TIM_Base_Start_IT+0xc8>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d018      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x80>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a1e      	ldr	r2, [pc, #120]	; (8004680 <HAL_TIM_Base_Start_IT+0xcc>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d013      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x80>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a1c      	ldr	r2, [pc, #112]	; (8004684 <HAL_TIM_Base_Start_IT+0xd0>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d00e      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x80>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a1b      	ldr	r2, [pc, #108]	; (8004688 <HAL_TIM_Base_Start_IT+0xd4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d009      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x80>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a19      	ldr	r2, [pc, #100]	; (800468c <HAL_TIM_Base_Start_IT+0xd8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d004      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x80>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a18      	ldr	r2, [pc, #96]	; (8004690 <HAL_TIM_Base_Start_IT+0xdc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d111      	bne.n	8004658 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 0307 	and.w	r3, r3, #7
 800463e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b06      	cmp	r3, #6
 8004644:	d010      	beq.n	8004668 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f042 0201 	orr.w	r2, r2, #1
 8004654:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004656:	e007      	b.n	8004668 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f042 0201 	orr.w	r2, r2, #1
 8004666:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40010000 	.word	0x40010000
 800467c:	40000400 	.word	0x40000400
 8004680:	40000800 	.word	0x40000800
 8004684:	40000c00 	.word	0x40000c00
 8004688:	40010400 	.word	0x40010400
 800468c:	40014000 	.word	0x40014000
 8004690:	40001800 	.word	0x40001800

08004694 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d122      	bne.n	80046f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d11b      	bne.n	80046f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f06f 0202 	mvn.w	r2, #2
 80046c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	f003 0303 	and.w	r3, r3, #3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f9b5 	bl	8004a46 <HAL_TIM_IC_CaptureCallback>
 80046dc:	e005      	b.n	80046ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 f9a7 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f9b8 	bl	8004a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	f003 0304 	and.w	r3, r3, #4
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d122      	bne.n	8004744 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b04      	cmp	r3, #4
 800470a:	d11b      	bne.n	8004744 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f06f 0204 	mvn.w	r2, #4
 8004714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2202      	movs	r2, #2
 800471a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 f98b 	bl	8004a46 <HAL_TIM_IC_CaptureCallback>
 8004730:	e005      	b.n	800473e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f97d 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 f98e 	bl	8004a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b08      	cmp	r3, #8
 8004750:	d122      	bne.n	8004798 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f003 0308 	and.w	r3, r3, #8
 800475c:	2b08      	cmp	r3, #8
 800475e:	d11b      	bne.n	8004798 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f06f 0208 	mvn.w	r2, #8
 8004768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2204      	movs	r2, #4
 800476e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	f003 0303 	and.w	r3, r3, #3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 f961 	bl	8004a46 <HAL_TIM_IC_CaptureCallback>
 8004784:	e005      	b.n	8004792 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f953 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 f964 	bl	8004a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	f003 0310 	and.w	r3, r3, #16
 80047a2:	2b10      	cmp	r3, #16
 80047a4:	d122      	bne.n	80047ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	2b10      	cmp	r3, #16
 80047b2:	d11b      	bne.n	80047ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f06f 0210 	mvn.w	r2, #16
 80047bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2208      	movs	r2, #8
 80047c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d003      	beq.n	80047da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f937 	bl	8004a46 <HAL_TIM_IC_CaptureCallback>
 80047d8:	e005      	b.n	80047e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 f929 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 f93a 	bl	8004a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d10e      	bne.n	8004818 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b01      	cmp	r3, #1
 8004806:	d107      	bne.n	8004818 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f06f 0201 	mvn.w	r2, #1
 8004810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7fc fa56 	bl	8000cc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004822:	2b80      	cmp	r3, #128	; 0x80
 8004824:	d10e      	bne.n	8004844 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004830:	2b80      	cmp	r3, #128	; 0x80
 8004832:	d107      	bne.n	8004844 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800483c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 fae0 	bl	8004e04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484e:	2b40      	cmp	r3, #64	; 0x40
 8004850:	d10e      	bne.n	8004870 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800485c:	2b40      	cmp	r3, #64	; 0x40
 800485e:	d107      	bne.n	8004870 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f8ff 	bl	8004a6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	2b20      	cmp	r3, #32
 800487c:	d10e      	bne.n	800489c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	f003 0320 	and.w	r3, r3, #32
 8004888:	2b20      	cmp	r3, #32
 800488a:	d107      	bne.n	800489c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f06f 0220 	mvn.w	r2, #32
 8004894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 faaa 	bl	8004df0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800489c:	bf00      	nop
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ae:	2300      	movs	r3, #0
 80048b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_TIM_ConfigClockSource+0x1c>
 80048bc:	2302      	movs	r3, #2
 80048be:	e0b4      	b.n	8004a2a <HAL_TIM_ConfigClockSource+0x186>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048f8:	d03e      	beq.n	8004978 <HAL_TIM_ConfigClockSource+0xd4>
 80048fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048fe:	f200 8087 	bhi.w	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004906:	f000 8086 	beq.w	8004a16 <HAL_TIM_ConfigClockSource+0x172>
 800490a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800490e:	d87f      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004910:	2b70      	cmp	r3, #112	; 0x70
 8004912:	d01a      	beq.n	800494a <HAL_TIM_ConfigClockSource+0xa6>
 8004914:	2b70      	cmp	r3, #112	; 0x70
 8004916:	d87b      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004918:	2b60      	cmp	r3, #96	; 0x60
 800491a:	d050      	beq.n	80049be <HAL_TIM_ConfigClockSource+0x11a>
 800491c:	2b60      	cmp	r3, #96	; 0x60
 800491e:	d877      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004920:	2b50      	cmp	r3, #80	; 0x50
 8004922:	d03c      	beq.n	800499e <HAL_TIM_ConfigClockSource+0xfa>
 8004924:	2b50      	cmp	r3, #80	; 0x50
 8004926:	d873      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004928:	2b40      	cmp	r3, #64	; 0x40
 800492a:	d058      	beq.n	80049de <HAL_TIM_ConfigClockSource+0x13a>
 800492c:	2b40      	cmp	r3, #64	; 0x40
 800492e:	d86f      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004930:	2b30      	cmp	r3, #48	; 0x30
 8004932:	d064      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 8004934:	2b30      	cmp	r3, #48	; 0x30
 8004936:	d86b      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004938:	2b20      	cmp	r3, #32
 800493a:	d060      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 800493c:	2b20      	cmp	r3, #32
 800493e:	d867      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004940:	2b00      	cmp	r3, #0
 8004942:	d05c      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 8004944:	2b10      	cmp	r3, #16
 8004946:	d05a      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 8004948:	e062      	b.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6818      	ldr	r0, [r3, #0]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	6899      	ldr	r1, [r3, #8]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	f000 f9ad 	bl	8004cb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800496c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	609a      	str	r2, [r3, #8]
      break;
 8004976:	e04f      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6818      	ldr	r0, [r3, #0]
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	6899      	ldr	r1, [r3, #8]
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	f000 f996 	bl	8004cb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689a      	ldr	r2, [r3, #8]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800499a:	609a      	str	r2, [r3, #8]
      break;
 800499c:	e03c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6818      	ldr	r0, [r3, #0]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	6859      	ldr	r1, [r3, #4]
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	461a      	mov	r2, r3
 80049ac:	f000 f90a 	bl	8004bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2150      	movs	r1, #80	; 0x50
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 f963 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 80049bc:	e02c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6818      	ldr	r0, [r3, #0]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6859      	ldr	r1, [r3, #4]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	461a      	mov	r2, r3
 80049cc:	f000 f929 	bl	8004c22 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2160      	movs	r1, #96	; 0x60
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 f953 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 80049dc:	e01c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6859      	ldr	r1, [r3, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	461a      	mov	r2, r3
 80049ec:	f000 f8ea 	bl	8004bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2140      	movs	r1, #64	; 0x40
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 f943 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 80049fc:	e00c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4619      	mov	r1, r3
 8004a08:	4610      	mov	r0, r2
 8004a0a:	f000 f93a 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 8004a0e:	e003      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	73fb      	strb	r3, [r7, #15]
      break;
 8004a14:	e000      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b083      	sub	sp, #12
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a76:	bf00      	nop
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
	...

08004a84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4a40      	ldr	r2, [pc, #256]	; (8004b98 <TIM_Base_SetConfig+0x114>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d013      	beq.n	8004ac4 <TIM_Base_SetConfig+0x40>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa2:	d00f      	beq.n	8004ac4 <TIM_Base_SetConfig+0x40>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a3d      	ldr	r2, [pc, #244]	; (8004b9c <TIM_Base_SetConfig+0x118>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d00b      	beq.n	8004ac4 <TIM_Base_SetConfig+0x40>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a3c      	ldr	r2, [pc, #240]	; (8004ba0 <TIM_Base_SetConfig+0x11c>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d007      	beq.n	8004ac4 <TIM_Base_SetConfig+0x40>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a3b      	ldr	r2, [pc, #236]	; (8004ba4 <TIM_Base_SetConfig+0x120>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d003      	beq.n	8004ac4 <TIM_Base_SetConfig+0x40>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a3a      	ldr	r2, [pc, #232]	; (8004ba8 <TIM_Base_SetConfig+0x124>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d108      	bne.n	8004ad6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a2f      	ldr	r2, [pc, #188]	; (8004b98 <TIM_Base_SetConfig+0x114>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d02b      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ae4:	d027      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a2c      	ldr	r2, [pc, #176]	; (8004b9c <TIM_Base_SetConfig+0x118>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d023      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a2b      	ldr	r2, [pc, #172]	; (8004ba0 <TIM_Base_SetConfig+0x11c>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d01f      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a2a      	ldr	r2, [pc, #168]	; (8004ba4 <TIM_Base_SetConfig+0x120>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d01b      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a29      	ldr	r2, [pc, #164]	; (8004ba8 <TIM_Base_SetConfig+0x124>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d017      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a28      	ldr	r2, [pc, #160]	; (8004bac <TIM_Base_SetConfig+0x128>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d013      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a27      	ldr	r2, [pc, #156]	; (8004bb0 <TIM_Base_SetConfig+0x12c>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d00f      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a26      	ldr	r2, [pc, #152]	; (8004bb4 <TIM_Base_SetConfig+0x130>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d00b      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a25      	ldr	r2, [pc, #148]	; (8004bb8 <TIM_Base_SetConfig+0x134>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d007      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a24      	ldr	r2, [pc, #144]	; (8004bbc <TIM_Base_SetConfig+0x138>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d003      	beq.n	8004b36 <TIM_Base_SetConfig+0xb2>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a23      	ldr	r2, [pc, #140]	; (8004bc0 <TIM_Base_SetConfig+0x13c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d108      	bne.n	8004b48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a0a      	ldr	r2, [pc, #40]	; (8004b98 <TIM_Base_SetConfig+0x114>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d003      	beq.n	8004b7c <TIM_Base_SetConfig+0xf8>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a0c      	ldr	r2, [pc, #48]	; (8004ba8 <TIM_Base_SetConfig+0x124>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d103      	bne.n	8004b84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	691a      	ldr	r2, [r3, #16]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	615a      	str	r2, [r3, #20]
}
 8004b8a:	bf00      	nop
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	40010000 	.word	0x40010000
 8004b9c:	40000400 	.word	0x40000400
 8004ba0:	40000800 	.word	0x40000800
 8004ba4:	40000c00 	.word	0x40000c00
 8004ba8:	40010400 	.word	0x40010400
 8004bac:	40014000 	.word	0x40014000
 8004bb0:	40014400 	.word	0x40014400
 8004bb4:	40014800 	.word	0x40014800
 8004bb8:	40001800 	.word	0x40001800
 8004bbc:	40001c00 	.word	0x40001c00
 8004bc0:	40002000 	.word	0x40002000

08004bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	f023 0201 	bic.w	r2, r3, #1
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	011b      	lsls	r3, r3, #4
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f023 030a 	bic.w	r3, r3, #10
 8004c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	621a      	str	r2, [r3, #32]
}
 8004c16:	bf00      	nop
 8004c18:	371c      	adds	r7, #28
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c22:	b480      	push	{r7}
 8004c24:	b087      	sub	sp, #28
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	f023 0210 	bic.w	r2, r3, #16
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	031b      	lsls	r3, r3, #12
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	621a      	str	r2, [r3, #32]
}
 8004c76:	bf00      	nop
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b085      	sub	sp, #20
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
 8004c8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c9a:	683a      	ldr	r2, [r7, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	f043 0307 	orr.w	r3, r3, #7
 8004ca4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	609a      	str	r2, [r3, #8]
}
 8004cac:	bf00      	nop
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	021a      	lsls	r2, r3, #8
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	609a      	str	r2, [r3, #8]
}
 8004cec:	bf00      	nop
 8004cee:	371c      	adds	r7, #28
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b085      	sub	sp, #20
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d101      	bne.n	8004d10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	e05a      	b.n	8004dc6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a21      	ldr	r2, [pc, #132]	; (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d022      	beq.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d5c:	d01d      	beq.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a1d      	ldr	r2, [pc, #116]	; (8004dd8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d018      	beq.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a1b      	ldr	r2, [pc, #108]	; (8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d013      	beq.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a1a      	ldr	r2, [pc, #104]	; (8004de0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d00e      	beq.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a18      	ldr	r2, [pc, #96]	; (8004de4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d009      	beq.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a17      	ldr	r2, [pc, #92]	; (8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d004      	beq.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a15      	ldr	r2, [pc, #84]	; (8004dec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d10c      	bne.n	8004db4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004da0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	68ba      	ldr	r2, [r7, #8]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	40010000 	.word	0x40010000
 8004dd8:	40000400 	.word	0x40000400
 8004ddc:	40000800 	.word	0x40000800
 8004de0:	40000c00 	.word	0x40000c00
 8004de4:	40010400 	.word	0x40010400
 8004de8:	40014000 	.word	0x40014000
 8004dec:	40001800 	.word	0x40001800

08004df0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f043 0201 	orr.w	r2, r3, #1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr

08004e3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b083      	sub	sp, #12
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f023 0201 	bic.w	r2, r3, #1
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4a13      	ldr	r2, [pc, #76]	; (8004ec0 <USB_FlushTxFifo+0x64>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d901      	bls.n	8004e7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e01b      	b.n	8004eb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	daf2      	bge.n	8004e6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	019b      	lsls	r3, r3, #6
 8004e8c:	f043 0220 	orr.w	r2, r3, #32
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	3301      	adds	r3, #1
 8004e98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	4a08      	ldr	r2, [pc, #32]	; (8004ec0 <USB_FlushTxFifo+0x64>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d901      	bls.n	8004ea6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e006      	b.n	8004eb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b20      	cmp	r3, #32
 8004eb0:	d0f0      	beq.n	8004e94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3714      	adds	r7, #20
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr
 8004ec0:	00030d40 	.word	0x00030d40

08004ec4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	4a11      	ldr	r2, [pc, #68]	; (8004f20 <USB_FlushRxFifo+0x5c>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d901      	bls.n	8004ee2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e018      	b.n	8004f14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	daf2      	bge.n	8004ed0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004eea:	2300      	movs	r3, #0
 8004eec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2210      	movs	r2, #16
 8004ef2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4a08      	ldr	r2, [pc, #32]	; (8004f20 <USB_FlushRxFifo+0x5c>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d901      	bls.n	8004f06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e006      	b.n	8004f14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f003 0310 	and.w	r3, r3, #16
 8004f0e:	2b10      	cmp	r3, #16
 8004f10:	d0f0      	beq.n	8004ef4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3714      	adds	r7, #20
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr
 8004f20:	00030d40 	.word	0x00030d40

08004f24 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b08b      	sub	sp, #44	; 0x2c
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004f3a:	88fb      	ldrh	r3, [r7, #6]
 8004f3c:	089b      	lsrs	r3, r3, #2
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004f42:	88fb      	ldrh	r3, [r7, #6]
 8004f44:	f003 0303 	and.w	r3, r3, #3
 8004f48:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	623b      	str	r3, [r7, #32]
 8004f4e:	e014      	b.n	8004f7a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5a:	601a      	str	r2, [r3, #0]
    pDest++;
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5e:	3301      	adds	r3, #1
 8004f60:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f64:	3301      	adds	r3, #1
 8004f66:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f70:	3301      	adds	r3, #1
 8004f72:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004f74:	6a3b      	ldr	r3, [r7, #32]
 8004f76:	3301      	adds	r3, #1
 8004f78:	623b      	str	r3, [r7, #32]
 8004f7a:	6a3a      	ldr	r2, [r7, #32]
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d3e6      	bcc.n	8004f50 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004f82:	8bfb      	ldrh	r3, [r7, #30]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d01e      	beq.n	8004fc6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f92:	461a      	mov	r2, r3
 8004f94:	f107 0310 	add.w	r3, r7, #16
 8004f98:	6812      	ldr	r2, [r2, #0]
 8004f9a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	00db      	lsls	r3, r3, #3
 8004fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa8:	b2da      	uxtb	r2, r3
 8004faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fac:	701a      	strb	r2, [r3, #0]
      i++;
 8004fae:	6a3b      	ldr	r3, [r7, #32]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	623b      	str	r3, [r7, #32]
      pDest++;
 8004fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004fba:	8bfb      	ldrh	r3, [r7, #30]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004fc0:	8bfb      	ldrh	r3, [r7, #30]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1ea      	bne.n	8004f9c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	372c      	adds	r7, #44	; 0x2c
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004fec:	68fb      	ldr	r3, [r7, #12]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3714      	adds	r7, #20
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b083      	sub	sp, #12
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	f003 0301 	and.w	r3, r3, #1
}
 800500a:	4618      	mov	r0, r3
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005016:	b480      	push	{r7}
 8005018:	b085      	sub	sp, #20
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
 800501e:	460b      	mov	r3, r1
 8005020:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005034:	f023 0303 	bic.w	r3, r3, #3
 8005038:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	78fb      	ldrb	r3, [r7, #3]
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	68f9      	ldr	r1, [r7, #12]
 800504a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800504e:	4313      	orrs	r3, r2
 8005050:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005052:	78fb      	ldrb	r3, [r7, #3]
 8005054:	2b01      	cmp	r3, #1
 8005056:	d107      	bne.n	8005068 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800505e:	461a      	mov	r2, r3
 8005060:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005064:	6053      	str	r3, [r2, #4]
 8005066:	e009      	b.n	800507c <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005068:	78fb      	ldrb	r3, [r7, #3]
 800506a:	2b02      	cmp	r3, #2
 800506c:	d106      	bne.n	800507c <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005074:	461a      	mov	r2, r3
 8005076:	f241 7370 	movw	r3, #6000	; 0x1770
 800507a:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3714      	adds	r7, #20
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800508a:	b480      	push	{r7}
 800508c:	b085      	sub	sp, #20
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	b29b      	uxth	r3, r3
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3714      	adds	r7, #20
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b089      	sub	sp, #36	; 0x24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	015a      	lsls	r2, r3, #5
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	0c9b      	lsrs	r3, r3, #18
 80050d4:	f003 0303 	and.w	r3, r3, #3
 80050d8:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	015a      	lsls	r2, r3, #5
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	4413      	add	r3, r2
 80050e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	0fdb      	lsrs	r3, r3, #31
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 0320 	and.w	r3, r3, #32
 80050f8:	2b20      	cmp	r3, #32
 80050fa:	d104      	bne.n	8005106 <USB_HC_Halt+0x5a>
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005102:	2300      	movs	r3, #0
 8005104:	e0c8      	b.n	8005298 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <USB_HC_Halt+0x66>
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	2b02      	cmp	r3, #2
 8005110:	d163      	bne.n	80051da <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	015a      	lsls	r2, r3, #5
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	4413      	add	r3, r2
 800511a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	0151      	lsls	r1, r2, #5
 8005124:	69fa      	ldr	r2, [r7, #28]
 8005126:	440a      	add	r2, r1
 8005128:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800512c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005130:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f003 0320 	and.w	r3, r3, #32
 800513a:	2b00      	cmp	r3, #0
 800513c:	f040 80ab 	bne.w	8005296 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d133      	bne.n	80051b4 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	015a      	lsls	r2, r3, #5
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	4413      	add	r3, r2
 8005154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	69ba      	ldr	r2, [r7, #24]
 800515c:	0151      	lsls	r1, r2, #5
 800515e:	69fa      	ldr	r2, [r7, #28]
 8005160:	440a      	add	r2, r1
 8005162:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005166:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800516a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	015a      	lsls	r2, r3, #5
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	4413      	add	r3, r2
 8005174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	0151      	lsls	r1, r2, #5
 800517e:	69fa      	ldr	r2, [r7, #28]
 8005180:	440a      	add	r2, r1
 8005182:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005186:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800518a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	3301      	adds	r3, #1
 8005190:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005198:	d81d      	bhi.n	80051d6 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	015a      	lsls	r2, r3, #5
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	4413      	add	r3, r2
 80051a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051b0:	d0ec      	beq.n	800518c <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80051b2:	e070      	b.n	8005296 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	015a      	lsls	r2, r3, #5
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	4413      	add	r3, r2
 80051bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69ba      	ldr	r2, [r7, #24]
 80051c4:	0151      	lsls	r1, r2, #5
 80051c6:	69fa      	ldr	r2, [r7, #28]
 80051c8:	440a      	add	r2, r1
 80051ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80051d2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80051d4:	e05f      	b.n	8005296 <USB_HC_Halt+0x1ea>
            break;
 80051d6:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80051d8:	e05d      	b.n	8005296 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	015a      	lsls	r2, r3, #5
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	4413      	add	r3, r2
 80051e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	69ba      	ldr	r2, [r7, #24]
 80051ea:	0151      	lsls	r1, r2, #5
 80051ec:	69fa      	ldr	r2, [r7, #28]
 80051ee:	440a      	add	r2, r1
 80051f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051f8:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d133      	bne.n	8005272 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	015a      	lsls	r2, r3, #5
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	4413      	add	r3, r2
 8005212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	0151      	lsls	r1, r2, #5
 800521c:	69fa      	ldr	r2, [r7, #28]
 800521e:	440a      	add	r2, r1
 8005220:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005224:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005228:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	015a      	lsls	r2, r3, #5
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	4413      	add	r3, r2
 8005232:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	0151      	lsls	r1, r2, #5
 800523c:	69fa      	ldr	r2, [r7, #28]
 800523e:	440a      	add	r2, r1
 8005240:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005244:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005248:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	3301      	adds	r3, #1
 800524e:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005256:	d81d      	bhi.n	8005294 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	4413      	add	r3, r2
 8005260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800526a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800526e:	d0ec      	beq.n	800524a <USB_HC_Halt+0x19e>
 8005270:	e011      	b.n	8005296 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	015a      	lsls	r2, r3, #5
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	4413      	add	r3, r2
 800527a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	69ba      	ldr	r2, [r7, #24]
 8005282:	0151      	lsls	r1, r2, #5
 8005284:	69fa      	ldr	r2, [r7, #28]
 8005286:	440a      	add	r2, r1
 8005288:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800528c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005290:	6013      	str	r3, [r2, #0]
 8005292:	e000      	b.n	8005296 <USB_HC_Halt+0x1ea>
          break;
 8005294:	bf00      	nop
    }
  }

  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3724      	adds	r7, #36	; 0x24
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80052ac:	2300      	movs	r3, #0
 80052ae:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f7ff fdbe 	bl	8004e3a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80052be:	2110      	movs	r1, #16
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f7ff fdcb 	bl	8004e5c <USB_FlushTxFifo>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f7ff fdf7 	bl	8004ec4 <USB_FlushRxFifo>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d001      	beq.n	80052e0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80052e0:	2300      	movs	r3, #0
 80052e2:	61bb      	str	r3, [r7, #24]
 80052e4:	e01f      	b.n	8005326 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	015a      	lsls	r2, r3, #5
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	4413      	add	r3, r2
 80052ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005304:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800530c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	4413      	add	r3, r2
 8005316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800531a:	461a      	mov	r2, r3
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	3301      	adds	r3, #1
 8005324:	61bb      	str	r3, [r7, #24]
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	2b0f      	cmp	r3, #15
 800532a:	d9dc      	bls.n	80052e6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800532c:	2300      	movs	r3, #0
 800532e:	61bb      	str	r3, [r7, #24]
 8005330:	e034      	b.n	800539c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	015a      	lsls	r2, r3, #5
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	4413      	add	r3, r2
 800533a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005348:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005350:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005358:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	015a      	lsls	r2, r3, #5
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	4413      	add	r3, r2
 8005362:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005366:	461a      	mov	r2, r3
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	3301      	adds	r3, #1
 8005370:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005378:	d80c      	bhi.n	8005394 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	4413      	add	r3, r2
 8005382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800538c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005390:	d0ec      	beq.n	800536c <USB_StopHost+0xc8>
 8005392:	e000      	b.n	8005396 <USB_StopHost+0xf2>
        break;
 8005394:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	3301      	adds	r3, #1
 800539a:	61bb      	str	r3, [r7, #24]
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	2b0f      	cmp	r3, #15
 80053a0:	d9c7      	bls.n	8005332 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053a8:	461a      	mov	r2, r3
 80053aa:	f04f 33ff 	mov.w	r3, #4294967295
 80053ae:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f04f 32ff 	mov.w	r2, #4294967295
 80053b6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7ff fd2d 	bl	8004e18 <USB_EnableGlobalInt>

  return ret;
 80053be:	7ffb      	ldrb	r3, [r7, #31]
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3720      	adds	r7, #32
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <at24c32_set_data>:
 * @Note              - none

 */

void at24c32_set_data(uint8_t *Tx, uint32_t len)
{
 80053c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053cc:	b08b      	sub	sp, #44	; 0x2c
 80053ce:	af02      	add	r7, sp, #8
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret;
	while(len > 0)
 80053d4:	e07b      	b.n	80054ce <at24c32_set_data+0x106>
	{
 80053d6:	466b      	mov	r3, sp
 80053d8:	461e      	mov	r6, r3
		// 1. Write page by page
		uint8_t page_space = 32 - (curr_addr % 32);
 80053da:	4b45      	ldr	r3, [pc, #276]	; (80054f0 <at24c32_set_data+0x128>)
 80053dc:	881b      	ldrh	r3, [r3, #0]
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	f003 031f 	and.w	r3, r3, #31
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	f1c3 0320 	rsb	r3, r3, #32
 80053ea:	77fb      	strb	r3, [r7, #31]

		uint32_t curr_len = (len > page_space) ? page_space : len;
 80053ec:	7ffb      	ldrb	r3, [r7, #31]
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	4293      	cmp	r3, r2
 80053f2:	bf28      	it	cs
 80053f4:	4613      	movcs	r3, r2
 80053f6:	61bb      	str	r3, [r7, #24]

		// 2. Send address of data
		uint8_t buf[2 + curr_len];
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	1c99      	adds	r1, r3, #2
 80053fc:	460b      	mov	r3, r1
 80053fe:	3b01      	subs	r3, #1
 8005400:	617b      	str	r3, [r7, #20]
 8005402:	2300      	movs	r3, #0
 8005404:	460c      	mov	r4, r1
 8005406:	461d      	mov	r5, r3
 8005408:	f04f 0200 	mov.w	r2, #0
 800540c:	f04f 0300 	mov.w	r3, #0
 8005410:	00eb      	lsls	r3, r5, #3
 8005412:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005416:	00e2      	lsls	r2, r4, #3
 8005418:	2300      	movs	r3, #0
 800541a:	4688      	mov	r8, r1
 800541c:	4699      	mov	r9, r3
 800541e:	f04f 0200 	mov.w	r2, #0
 8005422:	f04f 0300 	mov.w	r3, #0
 8005426:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800542a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800542e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005432:	1dcb      	adds	r3, r1, #7
 8005434:	08db      	lsrs	r3, r3, #3
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	ebad 0d03 	sub.w	sp, sp, r3
 800543c:	ab02      	add	r3, sp, #8
 800543e:	3300      	adds	r3, #0
 8005440:	613b      	str	r3, [r7, #16]
		buf[0] = (uint8_t)((curr_addr >> 8) & 0xFF); // high bits
 8005442:	4b2b      	ldr	r3, [pc, #172]	; (80054f0 <at24c32_set_data+0x128>)
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	0a1b      	lsrs	r3, r3, #8
 8005448:	b29b      	uxth	r3, r3
 800544a:	b2da      	uxtb	r2, r3
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	701a      	strb	r2, [r3, #0]
		buf[1] = (uint8_t)(curr_addr & 0xFF);		  // low bits
 8005450:	4b27      	ldr	r3, [pc, #156]	; (80054f0 <at24c32_set_data+0x128>)
 8005452:	881b      	ldrh	r3, [r3, #0]
 8005454:	b2da      	uxtb	r2, r3
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	705a      	strb	r2, [r3, #1]

		memcpy(&buf[2], Tx, curr_len);
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	3302      	adds	r3, #2
 800545e:	69ba      	ldr	r2, [r7, #24]
 8005460:	6879      	ldr	r1, [r7, #4]
 8005462:	4618      	mov	r0, r3
 8005464:	f000 ffee 	bl	8006444 <memcpy>

		// 3. Send
		ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(AT24C32_I2C_ADDR), buf, (curr_len + 2), AT24C32_TIMEOUT);
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	b29b      	uxth	r3, r3
 800546c:	3302      	adds	r3, #2
 800546e:	b29b      	uxth	r3, r3
 8005470:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005474:	9200      	str	r2, [sp, #0]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	21a0      	movs	r1, #160	; 0xa0
 800547a:	481e      	ldr	r0, [pc, #120]	; (80054f4 <at24c32_set_data+0x12c>)
 800547c:	f7fd fc14 	bl	8002ca8 <HAL_I2C_Master_Transmit>
 8005480:	4603      	mov	r3, r0
 8005482:	73fb      	strb	r3, [r7, #15]

		if(ret == HAL_ERROR)
 8005484:	7bfb      	ldrb	r3, [r7, #15]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d110      	bne.n	80054ac <at24c32_set_data+0xe4>
		{
			printf("I2C error: 0x%08lx\r\n", hi2c1.ErrorCode);
 800548a:	4b1a      	ldr	r3, [pc, #104]	; (80054f4 <at24c32_set_data+0x12c>)
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	4619      	mov	r1, r3
 8005490:	4819      	ldr	r0, [pc, #100]	; (80054f8 <at24c32_set_data+0x130>)
 8005492:	f000 fe07 	bl	80060a4 <iprintf>

			lcd_display_clear();
 8005496:	f000 fb3d 	bl	8005b14 <lcd_display_clear>

			lcd_set_cursor(1, 1);
 800549a:	2101      	movs	r1, #1
 800549c:	2001      	movs	r0, #1
 800549e:	f000 fb43 	bl	8005b28 <lcd_set_cursor>

			lcd_print_string("I2C ERROR AT TX1");
 80054a2:	4816      	ldr	r0, [pc, #88]	; (80054fc <at24c32_set_data+0x134>)
 80054a4:	f000 fb22 	bl	8005aec <lcd_print_string>

			Error_Handler();
 80054a8:	f7fb fc28 	bl	8000cfc <Error_Handler>
			//  HAL_I2C_GetError(&hi2c1);
		}

		len -= curr_len;
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	603b      	str	r3, [r7, #0]
		Tx += curr_len;
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	4413      	add	r3, r2
 80054ba:	607b      	str	r3, [r7, #4]
		curr_addr += curr_len;
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	b29a      	uxth	r2, r3
 80054c0:	4b0b      	ldr	r3, [pc, #44]	; (80054f0 <at24c32_set_data+0x128>)
 80054c2:	881b      	ldrh	r3, [r3, #0]
 80054c4:	4413      	add	r3, r2
 80054c6:	b29a      	uxth	r2, r3
 80054c8:	4b09      	ldr	r3, [pc, #36]	; (80054f0 <at24c32_set_data+0x128>)
 80054ca:	801a      	strh	r2, [r3, #0]
 80054cc:	46b5      	mov	sp, r6
	while(len > 0)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d180      	bne.n	80053d6 <at24c32_set_data+0xe>
	}

	if(curr_addr >= AT24C32_END_ADDR) curr_addr = AT24C32_START_ADDR;
 80054d4:	4b06      	ldr	r3, [pc, #24]	; (80054f0 <at24c32_set_data+0x128>)
 80054d6:	881b      	ldrh	r3, [r3, #0]
 80054d8:	f640 72fe 	movw	r2, #4094	; 0xffe
 80054dc:	4293      	cmp	r3, r2
 80054de:	d902      	bls.n	80054e6 <at24c32_set_data+0x11e>
 80054e0:	4b03      	ldr	r3, [pc, #12]	; (80054f0 <at24c32_set_data+0x128>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	801a      	strh	r2, [r3, #0]
}
 80054e6:	bf00      	nop
 80054e8:	3724      	adds	r7, #36	; 0x24
 80054ea:	46bd      	mov	sp, r7
 80054ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054f0:	200011a4 	.word	0x200011a4
 80054f4:	20000084 	.word	0x20000084
 80054f8:	08006dc0 	.word	0x08006dc0
 80054fc:	08006dd8 	.word	0x08006dd8

08005500 <at24c32_get_data>:
 * @Note              - none

 */

void at24c32_get_data(uint8_t *Rx, uint16_t address, uint32_t len)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b088      	sub	sp, #32
 8005504:	af02      	add	r7, sp, #8
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	460b      	mov	r3, r1
 800550a:	607a      	str	r2, [r7, #4]
 800550c:	817b      	strh	r3, [r7, #10]

	HAL_StatusTypeDef ret;

	// 1. Send address of data
	uint8_t addr[2];
	addr[0] = (uint8_t)((address >> 8) & 0xFF); // high bits
 800550e:	897b      	ldrh	r3, [r7, #10]
 8005510:	0a1b      	lsrs	r3, r3, #8
 8005512:	b29b      	uxth	r3, r3
 8005514:	b2db      	uxtb	r3, r3
 8005516:	753b      	strb	r3, [r7, #20]
	addr[1] = (uint8_t)(address & 0xFF);		// low bits
 8005518:	897b      	ldrh	r3, [r7, #10]
 800551a:	b2db      	uxtb	r3, r3
 800551c:	757b      	strb	r3, [r7, #21]

	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(AT24C32_I2C_ADDR), addr, 2, AT24C32_TIMEOUT);
 800551e:	f107 0214 	add.w	r2, r7, #20
 8005522:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	2302      	movs	r3, #2
 800552a:	21a0      	movs	r1, #160	; 0xa0
 800552c:	481f      	ldr	r0, [pc, #124]	; (80055ac <at24c32_get_data+0xac>)
 800552e:	f7fd fbbb 	bl	8002ca8 <HAL_I2C_Master_Transmit>
 8005532:	4603      	mov	r3, r0
 8005534:	75fb      	strb	r3, [r7, #23]

	if(ret == HAL_ERROR)
 8005536:	7dfb      	ldrb	r3, [r7, #23]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d110      	bne.n	800555e <at24c32_get_data+0x5e>
	{
		printf("I2C error: 0x%08lx\r\n", hi2c1.ErrorCode);
 800553c:	4b1b      	ldr	r3, [pc, #108]	; (80055ac <at24c32_get_data+0xac>)
 800553e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005540:	4619      	mov	r1, r3
 8005542:	481b      	ldr	r0, [pc, #108]	; (80055b0 <at24c32_get_data+0xb0>)
 8005544:	f000 fdae 	bl	80060a4 <iprintf>

		lcd_display_clear();
 8005548:	f000 fae4 	bl	8005b14 <lcd_display_clear>

		lcd_set_cursor(1, 1);
 800554c:	2101      	movs	r1, #1
 800554e:	2001      	movs	r0, #1
 8005550:	f000 faea 	bl	8005b28 <lcd_set_cursor>

		lcd_print_string("I2C ERROR AT TX2");
 8005554:	4817      	ldr	r0, [pc, #92]	; (80055b4 <at24c32_get_data+0xb4>)
 8005556:	f000 fac9 	bl	8005aec <lcd_print_string>

		Error_Handler();
 800555a:	f7fb fbcf 	bl	8000cfc <Error_Handler>
		//  HAL_I2C_GetError(&hi2c1);
	}

	HAL_Delay(10);
 800555e:	200a      	movs	r0, #10
 8005560:	f7fb fe78 	bl	8001254 <HAL_Delay>

	// 2. Receive data from EEPROM
	ret = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(AT24C32_I2C_ADDR) | 0x01, Rx, len, AT24C32_TIMEOUT);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	b29b      	uxth	r3, r3
 8005568:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800556c:	9200      	str	r2, [sp, #0]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	21a1      	movs	r1, #161	; 0xa1
 8005572:	480e      	ldr	r0, [pc, #56]	; (80055ac <at24c32_get_data+0xac>)
 8005574:	f7fd fc96 	bl	8002ea4 <HAL_I2C_Master_Receive>
 8005578:	4603      	mov	r3, r0
 800557a:	75fb      	strb	r3, [r7, #23]

	if(ret == HAL_ERROR)
 800557c:	7dfb      	ldrb	r3, [r7, #23]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d110      	bne.n	80055a4 <at24c32_get_data+0xa4>
	{
		printf("I2C error: 0x%08lx\r\n", hi2c1.ErrorCode);
 8005582:	4b0a      	ldr	r3, [pc, #40]	; (80055ac <at24c32_get_data+0xac>)
 8005584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005586:	4619      	mov	r1, r3
 8005588:	4809      	ldr	r0, [pc, #36]	; (80055b0 <at24c32_get_data+0xb0>)
 800558a:	f000 fd8b 	bl	80060a4 <iprintf>

		lcd_display_clear();
 800558e:	f000 fac1 	bl	8005b14 <lcd_display_clear>

		lcd_set_cursor(1, 1);
 8005592:	2101      	movs	r1, #1
 8005594:	2001      	movs	r0, #1
 8005596:	f000 fac7 	bl	8005b28 <lcd_set_cursor>

		lcd_print_string("I2C ERROR AT RX");
 800559a:	4807      	ldr	r0, [pc, #28]	; (80055b8 <at24c32_get_data+0xb8>)
 800559c:	f000 faa6 	bl	8005aec <lcd_print_string>

		Error_Handler();
 80055a0:	f7fb fbac 	bl	8000cfc <Error_Handler>
		//  HAL_I2C_GetError(&hi2c1);
	}
}
 80055a4:	bf00      	nop
 80055a6:	3718      	adds	r7, #24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	20000084 	.word	0x20000084
 80055b0:	08006dc0 	.word	0x08006dc0
 80055b4:	08006dec 	.word	0x08006dec
 80055b8:	08006e00 	.word	0x08006e00

080055bc <ds1307_write>:
 * @Note              - none

 */

static void ds1307_write(uint8_t val, uint8_t reg_addr)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af02      	add	r7, sp, #8
 80055c2:	4603      	mov	r3, r0
 80055c4:	460a      	mov	r2, r1
 80055c6:	71fb      	strb	r3, [r7, #7]
 80055c8:	4613      	mov	r3, r2
 80055ca:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret;

	uint8_t tx[2];
	tx[0] = reg_addr;
 80055cc:	79bb      	ldrb	r3, [r7, #6]
 80055ce:	733b      	strb	r3, [r7, #12]
	tx[1] = val;
 80055d0:	79fb      	ldrb	r3, [r7, #7]
 80055d2:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(DS1307_I2C_ADDR), tx, 2, 1000);
 80055d4:	f107 020c 	add.w	r2, r7, #12
 80055d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	2302      	movs	r3, #2
 80055e0:	21d0      	movs	r1, #208	; 0xd0
 80055e2:	480e      	ldr	r0, [pc, #56]	; (800561c <ds1307_write+0x60>)
 80055e4:	f7fd fb60 	bl	8002ca8 <HAL_I2C_Master_Transmit>
 80055e8:	4603      	mov	r3, r0
 80055ea:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_ERROR)
 80055ec:	7bfb      	ldrb	r3, [r7, #15]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d110      	bne.n	8005614 <ds1307_write+0x58>
	{
		printf("I2C error: 0x%08lx\r\n", hi2c1.ErrorCode);
 80055f2:	4b0a      	ldr	r3, [pc, #40]	; (800561c <ds1307_write+0x60>)
 80055f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f6:	4619      	mov	r1, r3
 80055f8:	4809      	ldr	r0, [pc, #36]	; (8005620 <ds1307_write+0x64>)
 80055fa:	f000 fd53 	bl	80060a4 <iprintf>

		lcd_display_clear();
 80055fe:	f000 fa89 	bl	8005b14 <lcd_display_clear>

		lcd_set_cursor(1, 1);
 8005602:	2101      	movs	r1, #1
 8005604:	2001      	movs	r0, #1
 8005606:	f000 fa8f 	bl	8005b28 <lcd_set_cursor>

		lcd_print_string("I2C ERROR DS1307");
 800560a:	4806      	ldr	r0, [pc, #24]	; (8005624 <ds1307_write+0x68>)
 800560c:	f000 fa6e 	bl	8005aec <lcd_print_string>

		Error_Handler();
 8005610:	f7fb fb74 	bl	8000cfc <Error_Handler>
		//  HAL_I2C_GetError(&hi2c1);
	}

	//HAL_I2C_Master_Seq_Transmit_IT(hi2c, DevAddress, pData, Size, XferOptions)(&hi2c1, DS1307_I2C_ADDR, &tx, 2, Timeout)
}
 8005614:	bf00      	nop
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	20000084 	.word	0x20000084
 8005620:	08006e10 	.word	0x08006e10
 8005624:	08006e28 	.word	0x08006e28

08005628 <ds1307_read>:
 * @Note              - none

 */

static uint8_t ds1307_read(uint8_t reg_addr)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af02      	add	r7, sp, #8
 800562e:	4603      	mov	r3, r0
 8005630:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret;
	uint8_t rx;
	// send pointer to register
	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(DS1307_I2C_ADDR), &reg_addr, 1, 1000);
 8005632:	1dfa      	adds	r2, r7, #7
 8005634:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	2301      	movs	r3, #1
 800563c:	21d0      	movs	r1, #208	; 0xd0
 800563e:	4820      	ldr	r0, [pc, #128]	; (80056c0 <ds1307_read+0x98>)
 8005640:	f7fd fb32 	bl	8002ca8 <HAL_I2C_Master_Transmit>
 8005644:	4603      	mov	r3, r0
 8005646:	73fb      	strb	r3, [r7, #15]
	//HAL_I2C_Master_Seq_Transmit_IT(&hi2c1, DS1307_I2C_ADDR, &reg_addr, 1, XferOptions)
	//I2C_MasterSendData(&g_ds1307I2CHandle, &reg_addr, 1, DS1307_I2C_ADDR, I2C_STOP);
	if(ret == HAL_ERROR)
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	2b01      	cmp	r3, #1
 800564c:	d110      	bne.n	8005670 <ds1307_read+0x48>
	{
		printf("I2C error: 0x%08lx\r\n", hi2c1.ErrorCode);
 800564e:	4b1c      	ldr	r3, [pc, #112]	; (80056c0 <ds1307_read+0x98>)
 8005650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005652:	4619      	mov	r1, r3
 8005654:	481b      	ldr	r0, [pc, #108]	; (80056c4 <ds1307_read+0x9c>)
 8005656:	f000 fd25 	bl	80060a4 <iprintf>

		lcd_display_clear();
 800565a:	f000 fa5b 	bl	8005b14 <lcd_display_clear>

		lcd_set_cursor(1, 1);
 800565e:	2101      	movs	r1, #1
 8005660:	2001      	movs	r0, #1
 8005662:	f000 fa61 	bl	8005b28 <lcd_set_cursor>

		lcd_print_string("I2C ERROR DS1307");
 8005666:	4818      	ldr	r0, [pc, #96]	; (80056c8 <ds1307_read+0xa0>)
 8005668:	f000 fa40 	bl	8005aec <lcd_print_string>

		Error_Handler();
 800566c:	f7fb fb46 	bl	8000cfc <Error_Handler>
		//  HAL_I2C_GetError(&hi2c1);
	}

	HAL_Delay(10);
 8005670:	200a      	movs	r0, #10
 8005672:	f7fb fdef 	bl	8001254 <HAL_Delay>

	// read from that register
	ret = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(DS1307_I2C_ADDR) | 0x01, &rx, 1, 1000);
 8005676:	f107 020e 	add.w	r2, r7, #14
 800567a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800567e:	9300      	str	r3, [sp, #0]
 8005680:	2301      	movs	r3, #1
 8005682:	21d1      	movs	r1, #209	; 0xd1
 8005684:	480e      	ldr	r0, [pc, #56]	; (80056c0 <ds1307_read+0x98>)
 8005686:	f7fd fc0d 	bl	8002ea4 <HAL_I2C_Master_Receive>
 800568a:	4603      	mov	r3, r0
 800568c:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_ERROR)
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d110      	bne.n	80056b6 <ds1307_read+0x8e>
	{
		printf("I2C error: 0x%08lx\r\n", hi2c1.ErrorCode);
 8005694:	4b0a      	ldr	r3, [pc, #40]	; (80056c0 <ds1307_read+0x98>)
 8005696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005698:	4619      	mov	r1, r3
 800569a:	480a      	ldr	r0, [pc, #40]	; (80056c4 <ds1307_read+0x9c>)
 800569c:	f000 fd02 	bl	80060a4 <iprintf>

		lcd_display_clear();
 80056a0:	f000 fa38 	bl	8005b14 <lcd_display_clear>

		lcd_set_cursor(1, 1);
 80056a4:	2101      	movs	r1, #1
 80056a6:	2001      	movs	r0, #1
 80056a8:	f000 fa3e 	bl	8005b28 <lcd_set_cursor>

		lcd_print_string("I2C ERROR DS1307");
 80056ac:	4806      	ldr	r0, [pc, #24]	; (80056c8 <ds1307_read+0xa0>)
 80056ae:	f000 fa1d 	bl	8005aec <lcd_print_string>

		Error_Handler();
 80056b2:	f7fb fb23 	bl	8000cfc <Error_Handler>
		//  HAL_I2C_GetError(&hi2c1);
	}

	//HAL_I2C_Master_Receive_IT(&DS1307_I2C_Handle, (DS1307_I2C_ADDR << 1), &rx, 1);

	return rx;
 80056b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3710      	adds	r7, #16
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	20000084 	.word	0x20000084
 80056c4:	08006e10 	.word	0x08006e10
 80056c8:	08006e28 	.word	0x08006e28

080056cc <binary_to_bcd>:
 * @Note              - none

 */

static uint8_t binary_to_bcd(uint8_t bin)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	4603      	mov	r3, r0
 80056d4:	71fb      	strb	r3, [r7, #7]
	uint8_t bcd, m, n;

	bcd = bin;
 80056d6:	79fb      	ldrb	r3, [r7, #7]
 80056d8:	73fb      	strb	r3, [r7, #15]

	if(bin >= 10)
 80056da:	79fb      	ldrb	r3, [r7, #7]
 80056dc:	2b09      	cmp	r3, #9
 80056de:	d916      	bls.n	800570e <binary_to_bcd+0x42>
	{
		m = bin / 10; // to get second number
 80056e0:	79fb      	ldrb	r3, [r7, #7]
 80056e2:	4a0e      	ldr	r2, [pc, #56]	; (800571c <binary_to_bcd+0x50>)
 80056e4:	fba2 2303 	umull	r2, r3, r2, r3
 80056e8:	08db      	lsrs	r3, r3, #3
 80056ea:	73bb      	strb	r3, [r7, #14]
		n = bin % 10; // to first second number
 80056ec:	79fa      	ldrb	r2, [r7, #7]
 80056ee:	4b0b      	ldr	r3, [pc, #44]	; (800571c <binary_to_bcd+0x50>)
 80056f0:	fba3 1302 	umull	r1, r3, r3, r2
 80056f4:	08d9      	lsrs	r1, r3, #3
 80056f6:	460b      	mov	r3, r1
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	440b      	add	r3, r1
 80056fc:	005b      	lsls	r3, r3, #1
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	737b      	strb	r3, [r7, #13]

		bcd = (uint8_t)(m << 4) | n; // number in bcd format
 8005702:	7bbb      	ldrb	r3, [r7, #14]
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	b2da      	uxtb	r2, r3
 8005708:	7b7b      	ldrb	r3, [r7, #13]
 800570a:	4313      	orrs	r3, r2
 800570c:	73fb      	strb	r3, [r7, #15]
	}

	return bcd;
 800570e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	cccccccd 	.word	0xcccccccd

08005720 <bcd_to_binary>:
 * @Note              - none

 */

static uint8_t bcd_to_binary(uint8_t bcd)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	4603      	mov	r3, r0
 8005728:	71fb      	strb	r3, [r7, #7]
	uint8_t bin;

	bin = (uint8_t)((bcd >> 4) * 10);
 800572a:	79fb      	ldrb	r3, [r7, #7]
 800572c:	091b      	lsrs	r3, r3, #4
 800572e:	b2db      	uxtb	r3, r3
 8005730:	461a      	mov	r2, r3
 8005732:	0092      	lsls	r2, r2, #2
 8005734:	4413      	add	r3, r2
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	73fb      	strb	r3, [r7, #15]
	bin += (bcd & (uint8_t)0x0F);
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	f003 030f 	and.w	r3, r3, #15
 8005740:	b2da      	uxtb	r2, r3
 8005742:	7bfb      	ldrb	r3, [r7, #15]
 8005744:	4413      	add	r3, r2
 8005746:	73fb      	strb	r3, [r7, #15]

	return bin;
 8005748:	7bfb      	ldrb	r3, [r7, #15]
}
 800574a:	4618      	mov	r0, r3
 800574c:	3714      	adds	r7, #20
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr

08005756 <ds1307_init>:
 * @Note              - none

 */

uint8_t ds1307_init(void)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0

	// 2. Initialize I2C peripheral
	ds1307_i2c_config();*/

	// 3. Make clock halt = 0
	ds1307_write(0x00, DS1307_ADDR_SEC);
 800575c:	2100      	movs	r1, #0
 800575e:	2000      	movs	r0, #0
 8005760:	f7ff ff2c 	bl	80055bc <ds1307_write>

	// 5. Read back clock halt bit
	uint8_t clock_state = ds1307_read(DS1307_ADDR_SEC);
 8005764:	2000      	movs	r0, #0
 8005766:	f7ff ff5f 	bl	8005628 <ds1307_read>
 800576a:	4603      	mov	r3, r0
 800576c:	71fb      	strb	r3, [r7, #7]

	return ((clock_state >> 7) & 0x1);
 800576e:	79fb      	ldrb	r3, [r7, #7]
 8005770:	09db      	lsrs	r3, r3, #7
 8005772:	b2db      	uxtb	r3, r3
}
 8005774:	4618      	mov	r0, r3
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <ds1307_set_current_time>:
 * @Note              - none

 */

void ds1307_set_current_time(RTC_time_t *rtc_time)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hours;

	// change format to bcd
	seconds = binary_to_bcd(rtc_time->seconds);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	4618      	mov	r0, r3
 800578a:	f7ff ff9f 	bl	80056cc <binary_to_bcd>
 800578e:	4603      	mov	r3, r0
 8005790:	73bb      	strb	r3, [r7, #14]
	hours = binary_to_bcd(rtc_time->hours);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	789b      	ldrb	r3, [r3, #2]
 8005796:	4618      	mov	r0, r3
 8005798:	f7ff ff98 	bl	80056cc <binary_to_bcd>
 800579c:	4603      	mov	r3, r0
 800579e:	73fb      	strb	r3, [r7, #15]

	// bit 1 should not be 1, otherwise clock will be halted
	seconds &= ~(1 << 7);
 80057a0:	7bbb      	ldrb	r3, [r7, #14]
 80057a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057a6:	73bb      	strb	r3, [r7, #14]

	// write time to clock
	ds1307_write(seconds, DS1307_ADDR_SEC);
 80057a8:	7bbb      	ldrb	r3, [r7, #14]
 80057aa:	2100      	movs	r1, #0
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7ff ff05 	bl	80055bc <ds1307_write>

	ds1307_write(binary_to_bcd(rtc_time->minutes), DS1307_ADDR_MIN);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	785b      	ldrb	r3, [r3, #1]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7ff ff88 	bl	80056cc <binary_to_bcd>
 80057bc:	4603      	mov	r3, r0
 80057be:	2101      	movs	r1, #1
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fefb 	bl	80055bc <ds1307_write>

	if(rtc_time->time_format == DS1307_TIME_FORMAT_24HOUR)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	78db      	ldrb	r3, [r3, #3]
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d104      	bne.n	80057d8 <ds1307_set_current_time+0x5c>
	{
		// set 24 hours format
		hours &= ~(1 << 6);
 80057ce:	7bfb      	ldrb	r3, [r7, #15]
 80057d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057d4:	73fb      	strb	r3, [r7, #15]
 80057d6:	e011      	b.n	80057fc <ds1307_set_current_time+0x80>
	}
	else
	{
		// set 12 hours format
		hours |= (1 << 6);
 80057d8:	7bfb      	ldrb	r3, [r7, #15]
 80057da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057de:	73fb      	strb	r3, [r7, #15]

		// set PM or AM
		hours = (rtc_time->time_format == DS1307_TIME_FORMAT_12HOUR_PM) ?
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	78db      	ldrb	r3, [r3, #3]
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d104      	bne.n	80057f2 <ds1307_set_current_time+0x76>
 80057e8:	7bfb      	ldrb	r3, [r7, #15]
 80057ea:	f043 0320 	orr.w	r3, r3, #32
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	e003      	b.n	80057fa <ds1307_set_current_time+0x7e>
 80057f2:	7bfb      	ldrb	r3, [r7, #15]
 80057f4:	f023 0320 	bic.w	r3, r3, #32
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	73fb      	strb	r3, [r7, #15]
				hours | (1 << 5) : hours & ~(1 << 5);
	}

	ds1307_write(hours, DS1307_ADDR_HOUR);
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
 80057fe:	2102      	movs	r1, #2
 8005800:	4618      	mov	r0, r3
 8005802:	f7ff fedb 	bl	80055bc <ds1307_write>
}
 8005806:	bf00      	nop
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <ds1307_get_current_time>:
 * @Note              - none

 */

void ds1307_get_current_time(RTC_time_t *rtc_time)
{
 800580e:	b580      	push	{r7, lr}
 8005810:	b084      	sub	sp, #16
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hours;

	seconds = ds1307_read(DS1307_ADDR_SEC);
 8005816:	2000      	movs	r0, #0
 8005818:	f7ff ff06 	bl	8005628 <ds1307_read>
 800581c:	4603      	mov	r3, r0
 800581e:	73bb      	strb	r3, [r7, #14]

	// this bit is not required
	seconds &= ~(1 << 7);
 8005820:	7bbb      	ldrb	r3, [r7, #14]
 8005822:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005826:	73bb      	strb	r3, [r7, #14]

	// get time from rtc
	rtc_time->seconds = bcd_to_binary(seconds);
 8005828:	7bbb      	ldrb	r3, [r7, #14]
 800582a:	4618      	mov	r0, r3
 800582c:	f7ff ff78 	bl	8005720 <bcd_to_binary>
 8005830:	4603      	mov	r3, r0
 8005832:	461a      	mov	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	701a      	strb	r2, [r3, #0]

	rtc_time->minutes = bcd_to_binary(ds1307_read(DS1307_ADDR_MIN));
 8005838:	2001      	movs	r0, #1
 800583a:	f7ff fef5 	bl	8005628 <ds1307_read>
 800583e:	4603      	mov	r3, r0
 8005840:	4618      	mov	r0, r3
 8005842:	f7ff ff6d 	bl	8005720 <bcd_to_binary>
 8005846:	4603      	mov	r3, r0
 8005848:	461a      	mov	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	705a      	strb	r2, [r3, #1]

	hours = ds1307_read(DS1307_ADDR_HOUR);
 800584e:	2002      	movs	r0, #2
 8005850:	f7ff feea 	bl	8005628 <ds1307_read>
 8005854:	4603      	mov	r3, r0
 8005856:	73fb      	strb	r3, [r7, #15]

	// check time format
	if((hours & (1 << 6)) == RESET)
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800585e:	2b00      	cmp	r3, #0
 8005860:	d103      	bne.n	800586a <ds1307_get_current_time+0x5c>
	{
		// 24 hours format
		rtc_time->time_format = DS1307_TIME_FORMAT_24HOUR;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2202      	movs	r2, #2
 8005866:	70da      	strb	r2, [r3, #3]
 8005868:	e00e      	b.n	8005888 <ds1307_get_current_time+0x7a>
	}
	else
	{
		// 12 hours format
		rtc_time->time_format = !((hours & (1 << 5)) == 0);
 800586a:	7bfb      	ldrb	r3, [r7, #15]
 800586c:	f003 0320 	and.w	r3, r3, #32
 8005870:	2b00      	cmp	r3, #0
 8005872:	bf14      	ite	ne
 8005874:	2301      	movne	r3, #1
 8005876:	2300      	moveq	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	461a      	mov	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	70da      	strb	r2, [r3, #3]
		hours &= ~(0x3 << 5); // clear 5 and 6 bit
 8005880:	7bfb      	ldrb	r3, [r7, #15]
 8005882:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005886:	73fb      	strb	r3, [r7, #15]
	}

	rtc_time->hours = bcd_to_binary(hours);
 8005888:	7bfb      	ldrb	r3, [r7, #15]
 800588a:	4618      	mov	r0, r3
 800588c:	f7ff ff48 	bl	8005720 <bcd_to_binary>
 8005890:	4603      	mov	r3, r0
 8005892:	461a      	mov	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	709a      	strb	r2, [r3, #2]
}
 8005898:	bf00      	nop
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <ds1307_set_current_date>:
 * @Note              - none

 */

void ds1307_set_current_date(RTC_date_t *rtc_date)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
	// change format to bcd and set the date
	ds1307_write(binary_to_bcd(rtc_date->day), DS1307_ADDR_DAY);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	78db      	ldrb	r3, [r3, #3]
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7ff ff0d 	bl	80056cc <binary_to_bcd>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2103      	movs	r1, #3
 80058b6:	4618      	mov	r0, r3
 80058b8:	f7ff fe80 	bl	80055bc <ds1307_write>

	ds1307_write(binary_to_bcd(rtc_date->date), DS1307_ADDR_DATA);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff ff03 	bl	80056cc <binary_to_bcd>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2104      	movs	r1, #4
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7ff fe76 	bl	80055bc <ds1307_write>

	ds1307_write(binary_to_bcd(rtc_date->month), DS1307_ADDR_MONTH);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	785b      	ldrb	r3, [r3, #1]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7ff fef9 	bl	80056cc <binary_to_bcd>
 80058da:	4603      	mov	r3, r0
 80058dc:	2105      	movs	r1, #5
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff fe6c 	bl	80055bc <ds1307_write>

	ds1307_write(binary_to_bcd(rtc_date->year), DS1307_ADDR_YEAR);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	789b      	ldrb	r3, [r3, #2]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff feef 	bl	80056cc <binary_to_bcd>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2106      	movs	r1, #6
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7ff fe62 	bl	80055bc <ds1307_write>
}
 80058f8:	bf00      	nop
 80058fa:	3708      	adds	r7, #8
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <ds1307_get_current_date>:
 * @Note              - none

 */

void ds1307_get_current_date(RTC_date_t *rtc_date)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
	// get date from rtc
	rtc_date->day = bcd_to_binary(ds1307_read(DS1307_ADDR_DAY));
 8005908:	2003      	movs	r0, #3
 800590a:	f7ff fe8d 	bl	8005628 <ds1307_read>
 800590e:	4603      	mov	r3, r0
 8005910:	4618      	mov	r0, r3
 8005912:	f7ff ff05 	bl	8005720 <bcd_to_binary>
 8005916:	4603      	mov	r3, r0
 8005918:	461a      	mov	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	70da      	strb	r2, [r3, #3]

	rtc_date->date = bcd_to_binary(ds1307_read(DS1307_ADDR_DATA));
 800591e:	2004      	movs	r0, #4
 8005920:	f7ff fe82 	bl	8005628 <ds1307_read>
 8005924:	4603      	mov	r3, r0
 8005926:	4618      	mov	r0, r3
 8005928:	f7ff fefa 	bl	8005720 <bcd_to_binary>
 800592c:	4603      	mov	r3, r0
 800592e:	461a      	mov	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	701a      	strb	r2, [r3, #0]

	rtc_date->month = bcd_to_binary(ds1307_read(DS1307_ADDR_MONTH));
 8005934:	2005      	movs	r0, #5
 8005936:	f7ff fe77 	bl	8005628 <ds1307_read>
 800593a:	4603      	mov	r3, r0
 800593c:	4618      	mov	r0, r3
 800593e:	f7ff feef 	bl	8005720 <bcd_to_binary>
 8005942:	4603      	mov	r3, r0
 8005944:	461a      	mov	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	705a      	strb	r2, [r3, #1]

	rtc_date->year = bcd_to_binary(ds1307_read(DS1307_ADDR_YEAR));
 800594a:	2006      	movs	r0, #6
 800594c:	f7ff fe6c 	bl	8005628 <ds1307_read>
 8005950:	4603      	mov	r3, r0
 8005952:	4618      	mov	r0, r3
 8005954:	f7ff fee4 	bl	8005720 <bcd_to_binary>
 8005958:	4603      	mov	r3, r0
 800595a:	461a      	mov	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	709a      	strb	r2, [r3, #2]
}
 8005960:	bf00      	nop
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <write_4_bits>:
 * @Note              - none

 */

static void write_4_bits(uint8_t num)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
 800596e:	4603      	mov	r3, r0
 8005970:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, ((num >> 0) & 0x1));
 8005972:	79fb      	ldrb	r3, [r7, #7]
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	b2db      	uxtb	r3, r3
 800597a:	461a      	mov	r2, r3
 800597c:	2108      	movs	r1, #8
 800597e:	4815      	ldr	r0, [pc, #84]	; (80059d4 <write_4_bits+0x6c>)
 8005980:	f7fb ff0a 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, ((num >> 1) & 0x1));
 8005984:	79fb      	ldrb	r3, [r7, #7]
 8005986:	085b      	lsrs	r3, r3, #1
 8005988:	b2db      	uxtb	r3, r3
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	b2db      	uxtb	r3, r3
 8005990:	461a      	mov	r2, r3
 8005992:	2110      	movs	r1, #16
 8005994:	480f      	ldr	r0, [pc, #60]	; (80059d4 <write_4_bits+0x6c>)
 8005996:	f7fb feff 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, ((num >> 2) & 0x1));
 800599a:	79fb      	ldrb	r3, [r7, #7]
 800599c:	089b      	lsrs	r3, r3, #2
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	461a      	mov	r2, r3
 80059a8:	2120      	movs	r1, #32
 80059aa:	480a      	ldr	r0, [pc, #40]	; (80059d4 <write_4_bits+0x6c>)
 80059ac:	f7fb fef4 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, ((num >> 3) & 0x1));
 80059b0:	79fb      	ldrb	r3, [r7, #7]
 80059b2:	08db      	lsrs	r3, r3, #3
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	461a      	mov	r2, r3
 80059be:	2140      	movs	r1, #64	; 0x40
 80059c0:	4804      	ldr	r0, [pc, #16]	; (80059d4 <write_4_bits+0x6c>)
 80059c2:	f7fb fee9 	bl	8001798 <HAL_GPIO_WritePin>

	lcd_enable();
 80059c6:	f000 f807 	bl	80059d8 <lcd_enable>
}
 80059ca:	bf00      	nop
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	40020c00 	.word	0x40020c00

080059d8 <lcd_enable>:
 * @Note              - none

 */

static void lcd_enable(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	af00      	add	r7, sp, #0
	// from low to high
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_SET);
 80059dc:	2201      	movs	r2, #1
 80059de:	2104      	movs	r1, #4
 80059e0:	4807      	ldr	r0, [pc, #28]	; (8005a00 <lcd_enable+0x28>)
 80059e2:	f7fb fed9 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80059e6:	2001      	movs	r0, #1
 80059e8:	f7fb fc34 	bl	8001254 <HAL_Delay>

	// from high to low
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 80059ec:	2200      	movs	r2, #0
 80059ee:	2104      	movs	r1, #4
 80059f0:	4803      	ldr	r0, [pc, #12]	; (8005a00 <lcd_enable+0x28>)
 80059f2:	f7fb fed1 	bl	8001798 <HAL_GPIO_WritePin>
	HAL_Delay(1); // execution time > 37 micro seconds
 80059f6:	2001      	movs	r0, #1
 80059f8:	f7fb fc2c 	bl	8001254 <HAL_Delay>
}
 80059fc:	bf00      	nop
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	40020c00 	.word	0x40020c00

08005a04 <lcd_init>:
 * @Note              - none

 */

void lcd_init(void)
{	// 2. Do the LCD initialization
 8005a04:	b580      	push	{r7, lr}
 8005a06:	af00      	add	r7, sp, #0
	HAL_Delay(40);
 8005a08:	2028      	movs	r0, #40	; 0x28
 8005a0a:	f7fb fc23 	bl	8001254 <HAL_Delay>

	/* RS = 0, for lcd command */
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8005a0e:	2200      	movs	r2, #0
 8005a10:	2101      	movs	r1, #1
 8005a12:	4813      	ldr	r0, [pc, #76]	; (8005a60 <lcd_init+0x5c>)
 8005a14:	f7fb fec0 	bl	8001798 <HAL_GPIO_WritePin>

	/* RW = 0, to write to LCD */
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2102      	movs	r1, #2
 8005a1c:	4810      	ldr	r0, [pc, #64]	; (8005a60 <lcd_init+0x5c>)
 8005a1e:	f7fb febb 	bl	8001798 <HAL_GPIO_WritePin>

	/* Command for initialization */
	write_4_bits(0x3);
 8005a22:	2003      	movs	r0, #3
 8005a24:	f7ff ffa0 	bl	8005968 <write_4_bits>

	HAL_Delay(5);
 8005a28:	2005      	movs	r0, #5
 8005a2a:	f7fb fc13 	bl	8001254 <HAL_Delay>

	/* Command for initialization */
	write_4_bits(0x3);
 8005a2e:	2003      	movs	r0, #3
 8005a30:	f7ff ff9a 	bl	8005968 <write_4_bits>

	HAL_Delay(1);
 8005a34:	2001      	movs	r0, #1
 8005a36:	f7fb fc0d 	bl	8001254 <HAL_Delay>

	/* Command for initialization */
	write_4_bits(0x3);
 8005a3a:	2003      	movs	r0, #3
 8005a3c:	f7ff ff94 	bl	8005968 <write_4_bits>
	write_4_bits(0x2);
 8005a40:	2002      	movs	r0, #2
 8005a42:	f7ff ff91 	bl	8005968 <write_4_bits>

	/*// Return home
	write_4_bits(LCD_CMD_DIS_RETURN_HOME);*/

	/* Function set command */
	lcd_send_command(LCD_CMD_4DL_2N_5X8F);
 8005a46:	2028      	movs	r0, #40	; 0x28
 8005a48:	f000 f80c 	bl	8005a64 <lcd_send_command>

	/* Display on cursor on */
	lcd_send_command(LCD_CMD_DON_CURON);
 8005a4c:	200e      	movs	r0, #14
 8005a4e:	f000 f809 	bl	8005a64 <lcd_send_command>

	/* Display clear */
	lcd_display_clear();
 8005a52:	f000 f85f 	bl	8005b14 <lcd_display_clear>

	/* Entry command */
	lcd_send_command(LCD_CMD_INCADD);
 8005a56:	2006      	movs	r0, #6
 8005a58:	f000 f804 	bl	8005a64 <lcd_send_command>
}
 8005a5c:	bf00      	nop
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	40020c00 	.word	0x40020c00

08005a64 <lcd_send_command>:
 * @Note              - none

 */

void lcd_send_command(uint8_t cmd)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	71fb      	strb	r3, [r7, #7]
	/* RS = 0 for LCD command */
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8005a6e:	2200      	movs	r2, #0
 8005a70:	2101      	movs	r1, #1
 8005a72:	480c      	ldr	r0, [pc, #48]	; (8005aa4 <lcd_send_command+0x40>)
 8005a74:	f7fb fe90 	bl	8001798 <HAL_GPIO_WritePin>

	/* RW = 0, to write to LCD */
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8005a78:	2200      	movs	r2, #0
 8005a7a:	2102      	movs	r1, #2
 8005a7c:	4809      	ldr	r0, [pc, #36]	; (8005aa4 <lcd_send_command+0x40>)
 8005a7e:	f7fb fe8b 	bl	8001798 <HAL_GPIO_WritePin>

	/* send higher 4 bits */
	write_4_bits((cmd >> 4) & 0x0F);
 8005a82:	79fb      	ldrb	r3, [r7, #7]
 8005a84:	091b      	lsrs	r3, r3, #4
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7ff ff6d 	bl	8005968 <write_4_bits>

	/* send lower 4 bits */
	write_4_bits(cmd & 0x0F);
 8005a8e:	79fb      	ldrb	r3, [r7, #7]
 8005a90:	f003 030f 	and.w	r3, r3, #15
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff ff66 	bl	8005968 <write_4_bits>
}
 8005a9c:	bf00      	nop
 8005a9e:	3708      	adds	r7, #8
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	40020c00 	.word	0x40020c00

08005aa8 <lcd_print_char>:
 * @Note              - none

 */

void lcd_print_char(uint8_t data)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	4603      	mov	r3, r0
 8005ab0:	71fb      	strb	r3, [r7, #7]
	/* RS = 1 for LCD user data */
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_SET);
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	480c      	ldr	r0, [pc, #48]	; (8005ae8 <lcd_print_char+0x40>)
 8005ab8:	f7fb fe6e 	bl	8001798 <HAL_GPIO_WritePin>

	/* RW = 0, to write to LCD */
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8005abc:	2200      	movs	r2, #0
 8005abe:	2102      	movs	r1, #2
 8005ac0:	4809      	ldr	r0, [pc, #36]	; (8005ae8 <lcd_print_char+0x40>)
 8005ac2:	f7fb fe69 	bl	8001798 <HAL_GPIO_WritePin>

	/* send higher 4 bits */
	write_4_bits(data >> 4);
 8005ac6:	79fb      	ldrb	r3, [r7, #7]
 8005ac8:	091b      	lsrs	r3, r3, #4
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	4618      	mov	r0, r3
 8005ace:	f7ff ff4b 	bl	8005968 <write_4_bits>

	/* send lower 4 bits */
	write_4_bits(data & 0x0F);
 8005ad2:	79fb      	ldrb	r3, [r7, #7]
 8005ad4:	f003 030f 	and.w	r3, r3, #15
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7ff ff44 	bl	8005968 <write_4_bits>
}
 8005ae0:	bf00      	nop
 8005ae2:	3708      	adds	r7, #8
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40020c00 	.word	0x40020c00

08005aec <lcd_print_string>:
 * @Note              - none

 */

void lcd_print_string(char* message)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
	do
	{
		lcd_print_char((uint8_t)*message++);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	607a      	str	r2, [r7, #4]
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7ff ffd3 	bl	8005aa8 <lcd_print_char>
	}
	while(*message != '\0');
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1f4      	bne.n	8005af4 <lcd_print_string+0x8>
}
 8005b0a:	bf00      	nop
 8005b0c:	bf00      	nop
 8005b0e:	3708      	adds	r7, #8
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <lcd_display_clear>:
 * @Note              - none

 */

void lcd_display_clear(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
	lcd_send_command(LCD_CMD_DIS_CLEAR);
 8005b18:	2001      	movs	r0, #1
 8005b1a:	f7ff ffa3 	bl	8005a64 <lcd_send_command>

	HAL_Delay(2);
 8005b1e:	2002      	movs	r0, #2
 8005b20:	f7fb fb98 	bl	8001254 <HAL_Delay>
}
 8005b24:	bf00      	nop
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <lcd_set_cursor>:
  *   Set Lcd to a specified location given by row and column information
  *   Row Number (1 to 2)
  *   Column Number (1 to 16) Assuming a 2 X 16 characters display
  */
void lcd_set_cursor(uint8_t row, uint8_t column)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	4603      	mov	r3, r0
 8005b30:	460a      	mov	r2, r1
 8005b32:	71fb      	strb	r3, [r7, #7]
 8005b34:	4613      	mov	r3, r2
 8005b36:	71bb      	strb	r3, [r7, #6]
  column--;
 8005b38:	79bb      	ldrb	r3, [r7, #6]
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	71bb      	strb	r3, [r7, #6]
  switch (row)
 8005b3e:	79fb      	ldrb	r3, [r7, #7]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d002      	beq.n	8005b4a <lcd_set_cursor+0x22>
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d009      	beq.n	8005b5c <lcd_set_cursor+0x34>
    case 2:
      /* Set cursor to 2nd row address and add index */
        lcd_send_command((column |= 0xC0));
      break;
    default:
      break;
 8005b48:	e011      	b.n	8005b6e <lcd_set_cursor+0x46>
      lcd_send_command((column |= 0x80));
 8005b4a:	79bb      	ldrb	r3, [r7, #6]
 8005b4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005b50:	71bb      	strb	r3, [r7, #6]
 8005b52:	79bb      	ldrb	r3, [r7, #6]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff ff85 	bl	8005a64 <lcd_send_command>
      break;
 8005b5a:	e008      	b.n	8005b6e <lcd_set_cursor+0x46>
        lcd_send_command((column |= 0xC0));
 8005b5c:	79bb      	ldrb	r3, [r7, #6]
 8005b5e:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8005b62:	71bb      	strb	r3, [r7, #6]
 8005b64:	79bb      	ldrb	r3, [r7, #6]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7ff ff7c 	bl	8005a64 <lcd_send_command>
      break;
 8005b6c:	bf00      	nop
  }
}
 8005b6e:	bf00      	nop
 8005b70:	3708      	adds	r7, #8
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b082      	sub	sp, #8
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8005b84:	1c5a      	adds	r2, r3, #1
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 f804 	bl	8005b9a <USBH_HandleSof>
}
 8005b92:	bf00      	nop
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b082      	sub	sp, #8
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b0b      	cmp	r3, #11
 8005baa:	d10a      	bne.n	8005bc2 <USBH_HandleSof+0x28>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	4798      	blx	r3
  }
}
 8005bc2:	bf00      	nop
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8005bda:	bf00      	nop
}
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8005bf6:	bf00      	nop
}
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b083      	sub	sp, #12
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f000 f883 	bl	8005d5c <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	791b      	ldrb	r3, [r3, #4]
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 f80b 	bl	8005c78 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	795b      	ldrb	r3, [r3, #5]
 8005c66:	4619      	mov	r1, r3
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 f805 	bl	8005c78 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	460b      	mov	r3, r1
 8005c82:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8005c84:	78fb      	ldrb	r3, [r7, #3]
 8005c86:	2b0f      	cmp	r3, #15
 8005c88:	d80d      	bhi.n	8005ca6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8005c8a:	78fb      	ldrb	r3, [r7, #3]
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	33e0      	adds	r3, #224	; 0xe0
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	78fb      	ldrb	r3, [r7, #3]
 8005c98:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8005c9c:	6879      	ldr	r1, [r7, #4]
 8005c9e:	33e0      	adds	r3, #224	; 0xe0
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	440b      	add	r3, r1
 8005ca4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff ff57 	bl	8005b76 <USBH_LL_IncTimer>
}
 8005cc8:	bf00      	nop
 8005cca:	3708      	adds	r7, #8
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7ff ff8f 	bl	8005c02 <USBH_LL_Connect>
}
 8005ce4:	bf00      	nop
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7ff ff98 	bl	8005c30 <USBH_LL_Disconnect>
}
 8005d00:	bf00      	nop
 8005d02:	3708      	adds	r7, #8
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	70fb      	strb	r3, [r7, #3]
 8005d14:	4613      	mov	r3, r2
 8005d16:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7ff ff49 	bl	8005bca <USBH_LL_PortEnabled>
}
 8005d38:	bf00      	nop
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7ff ff49 	bl	8005be6 <USBH_LL_PortDisabled>
}
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005d64:	2300      	movs	r3, #0
 8005d66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fb fe34 	bl	80019e0 <HAL_HCD_Stop>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8005d7c:	7bfb      	ldrb	r3, [r7, #15]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 f808 	bl	8005d94 <USBH_Get_USB_Status>
 8005d84:	4603      	mov	r3, r0
 8005d86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8005d88:	7bbb      	ldrb	r3, [r7, #14]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
	...

08005d94 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8005da2:	79fb      	ldrb	r3, [r7, #7]
 8005da4:	2b03      	cmp	r3, #3
 8005da6:	d817      	bhi.n	8005dd8 <USBH_Get_USB_Status+0x44>
 8005da8:	a201      	add	r2, pc, #4	; (adr r2, 8005db0 <USBH_Get_USB_Status+0x1c>)
 8005daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dae:	bf00      	nop
 8005db0:	08005dc1 	.word	0x08005dc1
 8005db4:	08005dc7 	.word	0x08005dc7
 8005db8:	08005dcd 	.word	0x08005dcd
 8005dbc:	08005dd3 	.word	0x08005dd3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	73fb      	strb	r3, [r7, #15]
    break;
 8005dc4:	e00b      	b.n	8005dde <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	73fb      	strb	r3, [r7, #15]
    break;
 8005dca:	e008      	b.n	8005dde <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	73fb      	strb	r3, [r7, #15]
    break;
 8005dd0:	e005      	b.n	8005dde <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	73fb      	strb	r3, [r7, #15]
    break;
 8005dd6:	e002      	b.n	8005dde <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8005dd8:	2302      	movs	r3, #2
 8005dda:	73fb      	strb	r3, [r7, #15]
    break;
 8005ddc:	bf00      	nop
  }
  return usb_status;
 8005dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <sbrk_aligned>:
 8005dec:	b570      	push	{r4, r5, r6, lr}
 8005dee:	4e0e      	ldr	r6, [pc, #56]	; (8005e28 <sbrk_aligned+0x3c>)
 8005df0:	460c      	mov	r4, r1
 8005df2:	6831      	ldr	r1, [r6, #0]
 8005df4:	4605      	mov	r5, r0
 8005df6:	b911      	cbnz	r1, 8005dfe <sbrk_aligned+0x12>
 8005df8:	f000 fad6 	bl	80063a8 <_sbrk_r>
 8005dfc:	6030      	str	r0, [r6, #0]
 8005dfe:	4621      	mov	r1, r4
 8005e00:	4628      	mov	r0, r5
 8005e02:	f000 fad1 	bl	80063a8 <_sbrk_r>
 8005e06:	1c43      	adds	r3, r0, #1
 8005e08:	d00a      	beq.n	8005e20 <sbrk_aligned+0x34>
 8005e0a:	1cc4      	adds	r4, r0, #3
 8005e0c:	f024 0403 	bic.w	r4, r4, #3
 8005e10:	42a0      	cmp	r0, r4
 8005e12:	d007      	beq.n	8005e24 <sbrk_aligned+0x38>
 8005e14:	1a21      	subs	r1, r4, r0
 8005e16:	4628      	mov	r0, r5
 8005e18:	f000 fac6 	bl	80063a8 <_sbrk_r>
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	d101      	bne.n	8005e24 <sbrk_aligned+0x38>
 8005e20:	f04f 34ff 	mov.w	r4, #4294967295
 8005e24:	4620      	mov	r0, r4
 8005e26:	bd70      	pop	{r4, r5, r6, pc}
 8005e28:	200014b0 	.word	0x200014b0

08005e2c <_malloc_r>:
 8005e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e30:	1ccd      	adds	r5, r1, #3
 8005e32:	f025 0503 	bic.w	r5, r5, #3
 8005e36:	3508      	adds	r5, #8
 8005e38:	2d0c      	cmp	r5, #12
 8005e3a:	bf38      	it	cc
 8005e3c:	250c      	movcc	r5, #12
 8005e3e:	2d00      	cmp	r5, #0
 8005e40:	4607      	mov	r7, r0
 8005e42:	db01      	blt.n	8005e48 <_malloc_r+0x1c>
 8005e44:	42a9      	cmp	r1, r5
 8005e46:	d905      	bls.n	8005e54 <_malloc_r+0x28>
 8005e48:	230c      	movs	r3, #12
 8005e4a:	603b      	str	r3, [r7, #0]
 8005e4c:	2600      	movs	r6, #0
 8005e4e:	4630      	mov	r0, r6
 8005e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005f28 <_malloc_r+0xfc>
 8005e58:	f000 f868 	bl	8005f2c <__malloc_lock>
 8005e5c:	f8d8 3000 	ldr.w	r3, [r8]
 8005e60:	461c      	mov	r4, r3
 8005e62:	bb5c      	cbnz	r4, 8005ebc <_malloc_r+0x90>
 8005e64:	4629      	mov	r1, r5
 8005e66:	4638      	mov	r0, r7
 8005e68:	f7ff ffc0 	bl	8005dec <sbrk_aligned>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	4604      	mov	r4, r0
 8005e70:	d155      	bne.n	8005f1e <_malloc_r+0xf2>
 8005e72:	f8d8 4000 	ldr.w	r4, [r8]
 8005e76:	4626      	mov	r6, r4
 8005e78:	2e00      	cmp	r6, #0
 8005e7a:	d145      	bne.n	8005f08 <_malloc_r+0xdc>
 8005e7c:	2c00      	cmp	r4, #0
 8005e7e:	d048      	beq.n	8005f12 <_malloc_r+0xe6>
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	4631      	mov	r1, r6
 8005e84:	4638      	mov	r0, r7
 8005e86:	eb04 0903 	add.w	r9, r4, r3
 8005e8a:	f000 fa8d 	bl	80063a8 <_sbrk_r>
 8005e8e:	4581      	cmp	r9, r0
 8005e90:	d13f      	bne.n	8005f12 <_malloc_r+0xe6>
 8005e92:	6821      	ldr	r1, [r4, #0]
 8005e94:	1a6d      	subs	r5, r5, r1
 8005e96:	4629      	mov	r1, r5
 8005e98:	4638      	mov	r0, r7
 8005e9a:	f7ff ffa7 	bl	8005dec <sbrk_aligned>
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	d037      	beq.n	8005f12 <_malloc_r+0xe6>
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	442b      	add	r3, r5
 8005ea6:	6023      	str	r3, [r4, #0]
 8005ea8:	f8d8 3000 	ldr.w	r3, [r8]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d038      	beq.n	8005f22 <_malloc_r+0xf6>
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	42a2      	cmp	r2, r4
 8005eb4:	d12b      	bne.n	8005f0e <_malloc_r+0xe2>
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	605a      	str	r2, [r3, #4]
 8005eba:	e00f      	b.n	8005edc <_malloc_r+0xb0>
 8005ebc:	6822      	ldr	r2, [r4, #0]
 8005ebe:	1b52      	subs	r2, r2, r5
 8005ec0:	d41f      	bmi.n	8005f02 <_malloc_r+0xd6>
 8005ec2:	2a0b      	cmp	r2, #11
 8005ec4:	d917      	bls.n	8005ef6 <_malloc_r+0xca>
 8005ec6:	1961      	adds	r1, r4, r5
 8005ec8:	42a3      	cmp	r3, r4
 8005eca:	6025      	str	r5, [r4, #0]
 8005ecc:	bf18      	it	ne
 8005ece:	6059      	strne	r1, [r3, #4]
 8005ed0:	6863      	ldr	r3, [r4, #4]
 8005ed2:	bf08      	it	eq
 8005ed4:	f8c8 1000 	streq.w	r1, [r8]
 8005ed8:	5162      	str	r2, [r4, r5]
 8005eda:	604b      	str	r3, [r1, #4]
 8005edc:	4638      	mov	r0, r7
 8005ede:	f104 060b 	add.w	r6, r4, #11
 8005ee2:	f000 f829 	bl	8005f38 <__malloc_unlock>
 8005ee6:	f026 0607 	bic.w	r6, r6, #7
 8005eea:	1d23      	adds	r3, r4, #4
 8005eec:	1af2      	subs	r2, r6, r3
 8005eee:	d0ae      	beq.n	8005e4e <_malloc_r+0x22>
 8005ef0:	1b9b      	subs	r3, r3, r6
 8005ef2:	50a3      	str	r3, [r4, r2]
 8005ef4:	e7ab      	b.n	8005e4e <_malloc_r+0x22>
 8005ef6:	42a3      	cmp	r3, r4
 8005ef8:	6862      	ldr	r2, [r4, #4]
 8005efa:	d1dd      	bne.n	8005eb8 <_malloc_r+0x8c>
 8005efc:	f8c8 2000 	str.w	r2, [r8]
 8005f00:	e7ec      	b.n	8005edc <_malloc_r+0xb0>
 8005f02:	4623      	mov	r3, r4
 8005f04:	6864      	ldr	r4, [r4, #4]
 8005f06:	e7ac      	b.n	8005e62 <_malloc_r+0x36>
 8005f08:	4634      	mov	r4, r6
 8005f0a:	6876      	ldr	r6, [r6, #4]
 8005f0c:	e7b4      	b.n	8005e78 <_malloc_r+0x4c>
 8005f0e:	4613      	mov	r3, r2
 8005f10:	e7cc      	b.n	8005eac <_malloc_r+0x80>
 8005f12:	230c      	movs	r3, #12
 8005f14:	603b      	str	r3, [r7, #0]
 8005f16:	4638      	mov	r0, r7
 8005f18:	f000 f80e 	bl	8005f38 <__malloc_unlock>
 8005f1c:	e797      	b.n	8005e4e <_malloc_r+0x22>
 8005f1e:	6025      	str	r5, [r4, #0]
 8005f20:	e7dc      	b.n	8005edc <_malloc_r+0xb0>
 8005f22:	605b      	str	r3, [r3, #4]
 8005f24:	deff      	udf	#255	; 0xff
 8005f26:	bf00      	nop
 8005f28:	200014ac 	.word	0x200014ac

08005f2c <__malloc_lock>:
 8005f2c:	4801      	ldr	r0, [pc, #4]	; (8005f34 <__malloc_lock+0x8>)
 8005f2e:	f000 ba87 	b.w	8006440 <__retarget_lock_acquire_recursive>
 8005f32:	bf00      	nop
 8005f34:	200015f4 	.word	0x200015f4

08005f38 <__malloc_unlock>:
 8005f38:	4801      	ldr	r0, [pc, #4]	; (8005f40 <__malloc_unlock+0x8>)
 8005f3a:	f000 ba82 	b.w	8006442 <__retarget_lock_release_recursive>
 8005f3e:	bf00      	nop
 8005f40:	200015f4 	.word	0x200015f4

08005f44 <std>:
 8005f44:	2300      	movs	r3, #0
 8005f46:	b510      	push	{r4, lr}
 8005f48:	4604      	mov	r4, r0
 8005f4a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f52:	6083      	str	r3, [r0, #8]
 8005f54:	8181      	strh	r1, [r0, #12]
 8005f56:	6643      	str	r3, [r0, #100]	; 0x64
 8005f58:	81c2      	strh	r2, [r0, #14]
 8005f5a:	6183      	str	r3, [r0, #24]
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	2208      	movs	r2, #8
 8005f60:	305c      	adds	r0, #92	; 0x5c
 8005f62:	f000 f9e5 	bl	8006330 <memset>
 8005f66:	4b05      	ldr	r3, [pc, #20]	; (8005f7c <std+0x38>)
 8005f68:	6263      	str	r3, [r4, #36]	; 0x24
 8005f6a:	4b05      	ldr	r3, [pc, #20]	; (8005f80 <std+0x3c>)
 8005f6c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005f6e:	4b05      	ldr	r3, [pc, #20]	; (8005f84 <std+0x40>)
 8005f70:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005f72:	4b05      	ldr	r3, [pc, #20]	; (8005f88 <std+0x44>)
 8005f74:	6224      	str	r4, [r4, #32]
 8005f76:	6323      	str	r3, [r4, #48]	; 0x30
 8005f78:	bd10      	pop	{r4, pc}
 8005f7a:	bf00      	nop
 8005f7c:	08006181 	.word	0x08006181
 8005f80:	080061a3 	.word	0x080061a3
 8005f84:	080061db 	.word	0x080061db
 8005f88:	080061ff 	.word	0x080061ff

08005f8c <stdio_exit_handler>:
 8005f8c:	4a02      	ldr	r2, [pc, #8]	; (8005f98 <stdio_exit_handler+0xc>)
 8005f8e:	4903      	ldr	r1, [pc, #12]	; (8005f9c <stdio_exit_handler+0x10>)
 8005f90:	4803      	ldr	r0, [pc, #12]	; (8005fa0 <stdio_exit_handler+0x14>)
 8005f92:	f000 b869 	b.w	8006068 <_fwalk_sglue>
 8005f96:	bf00      	nop
 8005f98:	2000000c 	.word	0x2000000c
 8005f9c:	08006bad 	.word	0x08006bad
 8005fa0:	20000018 	.word	0x20000018

08005fa4 <cleanup_stdio>:
 8005fa4:	6841      	ldr	r1, [r0, #4]
 8005fa6:	4b0c      	ldr	r3, [pc, #48]	; (8005fd8 <cleanup_stdio+0x34>)
 8005fa8:	4299      	cmp	r1, r3
 8005faa:	b510      	push	{r4, lr}
 8005fac:	4604      	mov	r4, r0
 8005fae:	d001      	beq.n	8005fb4 <cleanup_stdio+0x10>
 8005fb0:	f000 fdfc 	bl	8006bac <_fflush_r>
 8005fb4:	68a1      	ldr	r1, [r4, #8]
 8005fb6:	4b09      	ldr	r3, [pc, #36]	; (8005fdc <cleanup_stdio+0x38>)
 8005fb8:	4299      	cmp	r1, r3
 8005fba:	d002      	beq.n	8005fc2 <cleanup_stdio+0x1e>
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	f000 fdf5 	bl	8006bac <_fflush_r>
 8005fc2:	68e1      	ldr	r1, [r4, #12]
 8005fc4:	4b06      	ldr	r3, [pc, #24]	; (8005fe0 <cleanup_stdio+0x3c>)
 8005fc6:	4299      	cmp	r1, r3
 8005fc8:	d004      	beq.n	8005fd4 <cleanup_stdio+0x30>
 8005fca:	4620      	mov	r0, r4
 8005fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fd0:	f000 bdec 	b.w	8006bac <_fflush_r>
 8005fd4:	bd10      	pop	{r4, pc}
 8005fd6:	bf00      	nop
 8005fd8:	200014b4 	.word	0x200014b4
 8005fdc:	2000151c 	.word	0x2000151c
 8005fe0:	20001584 	.word	0x20001584

08005fe4 <global_stdio_init.part.0>:
 8005fe4:	b510      	push	{r4, lr}
 8005fe6:	4b0b      	ldr	r3, [pc, #44]	; (8006014 <global_stdio_init.part.0+0x30>)
 8005fe8:	4c0b      	ldr	r4, [pc, #44]	; (8006018 <global_stdio_init.part.0+0x34>)
 8005fea:	4a0c      	ldr	r2, [pc, #48]	; (800601c <global_stdio_init.part.0+0x38>)
 8005fec:	601a      	str	r2, [r3, #0]
 8005fee:	4620      	mov	r0, r4
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	2104      	movs	r1, #4
 8005ff4:	f7ff ffa6 	bl	8005f44 <std>
 8005ff8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	2109      	movs	r1, #9
 8006000:	f7ff ffa0 	bl	8005f44 <std>
 8006004:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006008:	2202      	movs	r2, #2
 800600a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800600e:	2112      	movs	r1, #18
 8006010:	f7ff bf98 	b.w	8005f44 <std>
 8006014:	200015ec 	.word	0x200015ec
 8006018:	200014b4 	.word	0x200014b4
 800601c:	08005f8d 	.word	0x08005f8d

08006020 <__sfp_lock_acquire>:
 8006020:	4801      	ldr	r0, [pc, #4]	; (8006028 <__sfp_lock_acquire+0x8>)
 8006022:	f000 ba0d 	b.w	8006440 <__retarget_lock_acquire_recursive>
 8006026:	bf00      	nop
 8006028:	200015f5 	.word	0x200015f5

0800602c <__sfp_lock_release>:
 800602c:	4801      	ldr	r0, [pc, #4]	; (8006034 <__sfp_lock_release+0x8>)
 800602e:	f000 ba08 	b.w	8006442 <__retarget_lock_release_recursive>
 8006032:	bf00      	nop
 8006034:	200015f5 	.word	0x200015f5

08006038 <__sinit>:
 8006038:	b510      	push	{r4, lr}
 800603a:	4604      	mov	r4, r0
 800603c:	f7ff fff0 	bl	8006020 <__sfp_lock_acquire>
 8006040:	6a23      	ldr	r3, [r4, #32]
 8006042:	b11b      	cbz	r3, 800604c <__sinit+0x14>
 8006044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006048:	f7ff bff0 	b.w	800602c <__sfp_lock_release>
 800604c:	4b04      	ldr	r3, [pc, #16]	; (8006060 <__sinit+0x28>)
 800604e:	6223      	str	r3, [r4, #32]
 8006050:	4b04      	ldr	r3, [pc, #16]	; (8006064 <__sinit+0x2c>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d1f5      	bne.n	8006044 <__sinit+0xc>
 8006058:	f7ff ffc4 	bl	8005fe4 <global_stdio_init.part.0>
 800605c:	e7f2      	b.n	8006044 <__sinit+0xc>
 800605e:	bf00      	nop
 8006060:	08005fa5 	.word	0x08005fa5
 8006064:	200015ec 	.word	0x200015ec

08006068 <_fwalk_sglue>:
 8006068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800606c:	4607      	mov	r7, r0
 800606e:	4688      	mov	r8, r1
 8006070:	4614      	mov	r4, r2
 8006072:	2600      	movs	r6, #0
 8006074:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006078:	f1b9 0901 	subs.w	r9, r9, #1
 800607c:	d505      	bpl.n	800608a <_fwalk_sglue+0x22>
 800607e:	6824      	ldr	r4, [r4, #0]
 8006080:	2c00      	cmp	r4, #0
 8006082:	d1f7      	bne.n	8006074 <_fwalk_sglue+0xc>
 8006084:	4630      	mov	r0, r6
 8006086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800608a:	89ab      	ldrh	r3, [r5, #12]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d907      	bls.n	80060a0 <_fwalk_sglue+0x38>
 8006090:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006094:	3301      	adds	r3, #1
 8006096:	d003      	beq.n	80060a0 <_fwalk_sglue+0x38>
 8006098:	4629      	mov	r1, r5
 800609a:	4638      	mov	r0, r7
 800609c:	47c0      	blx	r8
 800609e:	4306      	orrs	r6, r0
 80060a0:	3568      	adds	r5, #104	; 0x68
 80060a2:	e7e9      	b.n	8006078 <_fwalk_sglue+0x10>

080060a4 <iprintf>:
 80060a4:	b40f      	push	{r0, r1, r2, r3}
 80060a6:	b507      	push	{r0, r1, r2, lr}
 80060a8:	4906      	ldr	r1, [pc, #24]	; (80060c4 <iprintf+0x20>)
 80060aa:	ab04      	add	r3, sp, #16
 80060ac:	6808      	ldr	r0, [r1, #0]
 80060ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80060b2:	6881      	ldr	r1, [r0, #8]
 80060b4:	9301      	str	r3, [sp, #4]
 80060b6:	f000 fa49 	bl	800654c <_vfiprintf_r>
 80060ba:	b003      	add	sp, #12
 80060bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80060c0:	b004      	add	sp, #16
 80060c2:	4770      	bx	lr
 80060c4:	20000064 	.word	0x20000064

080060c8 <_puts_r>:
 80060c8:	6a03      	ldr	r3, [r0, #32]
 80060ca:	b570      	push	{r4, r5, r6, lr}
 80060cc:	6884      	ldr	r4, [r0, #8]
 80060ce:	4605      	mov	r5, r0
 80060d0:	460e      	mov	r6, r1
 80060d2:	b90b      	cbnz	r3, 80060d8 <_puts_r+0x10>
 80060d4:	f7ff ffb0 	bl	8006038 <__sinit>
 80060d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060da:	07db      	lsls	r3, r3, #31
 80060dc:	d405      	bmi.n	80060ea <_puts_r+0x22>
 80060de:	89a3      	ldrh	r3, [r4, #12]
 80060e0:	0598      	lsls	r0, r3, #22
 80060e2:	d402      	bmi.n	80060ea <_puts_r+0x22>
 80060e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060e6:	f000 f9ab 	bl	8006440 <__retarget_lock_acquire_recursive>
 80060ea:	89a3      	ldrh	r3, [r4, #12]
 80060ec:	0719      	lsls	r1, r3, #28
 80060ee:	d513      	bpl.n	8006118 <_puts_r+0x50>
 80060f0:	6923      	ldr	r3, [r4, #16]
 80060f2:	b18b      	cbz	r3, 8006118 <_puts_r+0x50>
 80060f4:	3e01      	subs	r6, #1
 80060f6:	68a3      	ldr	r3, [r4, #8]
 80060f8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80060fc:	3b01      	subs	r3, #1
 80060fe:	60a3      	str	r3, [r4, #8]
 8006100:	b9e9      	cbnz	r1, 800613e <_puts_r+0x76>
 8006102:	2b00      	cmp	r3, #0
 8006104:	da2e      	bge.n	8006164 <_puts_r+0x9c>
 8006106:	4622      	mov	r2, r4
 8006108:	210a      	movs	r1, #10
 800610a:	4628      	mov	r0, r5
 800610c:	f000 f87b 	bl	8006206 <__swbuf_r>
 8006110:	3001      	adds	r0, #1
 8006112:	d007      	beq.n	8006124 <_puts_r+0x5c>
 8006114:	250a      	movs	r5, #10
 8006116:	e007      	b.n	8006128 <_puts_r+0x60>
 8006118:	4621      	mov	r1, r4
 800611a:	4628      	mov	r0, r5
 800611c:	f000 f8b0 	bl	8006280 <__swsetup_r>
 8006120:	2800      	cmp	r0, #0
 8006122:	d0e7      	beq.n	80060f4 <_puts_r+0x2c>
 8006124:	f04f 35ff 	mov.w	r5, #4294967295
 8006128:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800612a:	07da      	lsls	r2, r3, #31
 800612c:	d405      	bmi.n	800613a <_puts_r+0x72>
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	059b      	lsls	r3, r3, #22
 8006132:	d402      	bmi.n	800613a <_puts_r+0x72>
 8006134:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006136:	f000 f984 	bl	8006442 <__retarget_lock_release_recursive>
 800613a:	4628      	mov	r0, r5
 800613c:	bd70      	pop	{r4, r5, r6, pc}
 800613e:	2b00      	cmp	r3, #0
 8006140:	da04      	bge.n	800614c <_puts_r+0x84>
 8006142:	69a2      	ldr	r2, [r4, #24]
 8006144:	429a      	cmp	r2, r3
 8006146:	dc06      	bgt.n	8006156 <_puts_r+0x8e>
 8006148:	290a      	cmp	r1, #10
 800614a:	d004      	beq.n	8006156 <_puts_r+0x8e>
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	1c5a      	adds	r2, r3, #1
 8006150:	6022      	str	r2, [r4, #0]
 8006152:	7019      	strb	r1, [r3, #0]
 8006154:	e7cf      	b.n	80060f6 <_puts_r+0x2e>
 8006156:	4622      	mov	r2, r4
 8006158:	4628      	mov	r0, r5
 800615a:	f000 f854 	bl	8006206 <__swbuf_r>
 800615e:	3001      	adds	r0, #1
 8006160:	d1c9      	bne.n	80060f6 <_puts_r+0x2e>
 8006162:	e7df      	b.n	8006124 <_puts_r+0x5c>
 8006164:	6823      	ldr	r3, [r4, #0]
 8006166:	250a      	movs	r5, #10
 8006168:	1c5a      	adds	r2, r3, #1
 800616a:	6022      	str	r2, [r4, #0]
 800616c:	701d      	strb	r5, [r3, #0]
 800616e:	e7db      	b.n	8006128 <_puts_r+0x60>

08006170 <puts>:
 8006170:	4b02      	ldr	r3, [pc, #8]	; (800617c <puts+0xc>)
 8006172:	4601      	mov	r1, r0
 8006174:	6818      	ldr	r0, [r3, #0]
 8006176:	f7ff bfa7 	b.w	80060c8 <_puts_r>
 800617a:	bf00      	nop
 800617c:	20000064 	.word	0x20000064

08006180 <__sread>:
 8006180:	b510      	push	{r4, lr}
 8006182:	460c      	mov	r4, r1
 8006184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006188:	f000 f8fc 	bl	8006384 <_read_r>
 800618c:	2800      	cmp	r0, #0
 800618e:	bfab      	itete	ge
 8006190:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006192:	89a3      	ldrhlt	r3, [r4, #12]
 8006194:	181b      	addge	r3, r3, r0
 8006196:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800619a:	bfac      	ite	ge
 800619c:	6563      	strge	r3, [r4, #84]	; 0x54
 800619e:	81a3      	strhlt	r3, [r4, #12]
 80061a0:	bd10      	pop	{r4, pc}

080061a2 <__swrite>:
 80061a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061a6:	461f      	mov	r7, r3
 80061a8:	898b      	ldrh	r3, [r1, #12]
 80061aa:	05db      	lsls	r3, r3, #23
 80061ac:	4605      	mov	r5, r0
 80061ae:	460c      	mov	r4, r1
 80061b0:	4616      	mov	r6, r2
 80061b2:	d505      	bpl.n	80061c0 <__swrite+0x1e>
 80061b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b8:	2302      	movs	r3, #2
 80061ba:	2200      	movs	r2, #0
 80061bc:	f000 f8d0 	bl	8006360 <_lseek_r>
 80061c0:	89a3      	ldrh	r3, [r4, #12]
 80061c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061ca:	81a3      	strh	r3, [r4, #12]
 80061cc:	4632      	mov	r2, r6
 80061ce:	463b      	mov	r3, r7
 80061d0:	4628      	mov	r0, r5
 80061d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061d6:	f000 b8f7 	b.w	80063c8 <_write_r>

080061da <__sseek>:
 80061da:	b510      	push	{r4, lr}
 80061dc:	460c      	mov	r4, r1
 80061de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e2:	f000 f8bd 	bl	8006360 <_lseek_r>
 80061e6:	1c43      	adds	r3, r0, #1
 80061e8:	89a3      	ldrh	r3, [r4, #12]
 80061ea:	bf15      	itete	ne
 80061ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80061ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061f6:	81a3      	strheq	r3, [r4, #12]
 80061f8:	bf18      	it	ne
 80061fa:	81a3      	strhne	r3, [r4, #12]
 80061fc:	bd10      	pop	{r4, pc}

080061fe <__sclose>:
 80061fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006202:	f000 b89d 	b.w	8006340 <_close_r>

08006206 <__swbuf_r>:
 8006206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006208:	460e      	mov	r6, r1
 800620a:	4614      	mov	r4, r2
 800620c:	4605      	mov	r5, r0
 800620e:	b118      	cbz	r0, 8006218 <__swbuf_r+0x12>
 8006210:	6a03      	ldr	r3, [r0, #32]
 8006212:	b90b      	cbnz	r3, 8006218 <__swbuf_r+0x12>
 8006214:	f7ff ff10 	bl	8006038 <__sinit>
 8006218:	69a3      	ldr	r3, [r4, #24]
 800621a:	60a3      	str	r3, [r4, #8]
 800621c:	89a3      	ldrh	r3, [r4, #12]
 800621e:	071a      	lsls	r2, r3, #28
 8006220:	d525      	bpl.n	800626e <__swbuf_r+0x68>
 8006222:	6923      	ldr	r3, [r4, #16]
 8006224:	b31b      	cbz	r3, 800626e <__swbuf_r+0x68>
 8006226:	6823      	ldr	r3, [r4, #0]
 8006228:	6922      	ldr	r2, [r4, #16]
 800622a:	1a98      	subs	r0, r3, r2
 800622c:	6963      	ldr	r3, [r4, #20]
 800622e:	b2f6      	uxtb	r6, r6
 8006230:	4283      	cmp	r3, r0
 8006232:	4637      	mov	r7, r6
 8006234:	dc04      	bgt.n	8006240 <__swbuf_r+0x3a>
 8006236:	4621      	mov	r1, r4
 8006238:	4628      	mov	r0, r5
 800623a:	f000 fcb7 	bl	8006bac <_fflush_r>
 800623e:	b9e0      	cbnz	r0, 800627a <__swbuf_r+0x74>
 8006240:	68a3      	ldr	r3, [r4, #8]
 8006242:	3b01      	subs	r3, #1
 8006244:	60a3      	str	r3, [r4, #8]
 8006246:	6823      	ldr	r3, [r4, #0]
 8006248:	1c5a      	adds	r2, r3, #1
 800624a:	6022      	str	r2, [r4, #0]
 800624c:	701e      	strb	r6, [r3, #0]
 800624e:	6962      	ldr	r2, [r4, #20]
 8006250:	1c43      	adds	r3, r0, #1
 8006252:	429a      	cmp	r2, r3
 8006254:	d004      	beq.n	8006260 <__swbuf_r+0x5a>
 8006256:	89a3      	ldrh	r3, [r4, #12]
 8006258:	07db      	lsls	r3, r3, #31
 800625a:	d506      	bpl.n	800626a <__swbuf_r+0x64>
 800625c:	2e0a      	cmp	r6, #10
 800625e:	d104      	bne.n	800626a <__swbuf_r+0x64>
 8006260:	4621      	mov	r1, r4
 8006262:	4628      	mov	r0, r5
 8006264:	f000 fca2 	bl	8006bac <_fflush_r>
 8006268:	b938      	cbnz	r0, 800627a <__swbuf_r+0x74>
 800626a:	4638      	mov	r0, r7
 800626c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800626e:	4621      	mov	r1, r4
 8006270:	4628      	mov	r0, r5
 8006272:	f000 f805 	bl	8006280 <__swsetup_r>
 8006276:	2800      	cmp	r0, #0
 8006278:	d0d5      	beq.n	8006226 <__swbuf_r+0x20>
 800627a:	f04f 37ff 	mov.w	r7, #4294967295
 800627e:	e7f4      	b.n	800626a <__swbuf_r+0x64>

08006280 <__swsetup_r>:
 8006280:	b538      	push	{r3, r4, r5, lr}
 8006282:	4b2a      	ldr	r3, [pc, #168]	; (800632c <__swsetup_r+0xac>)
 8006284:	4605      	mov	r5, r0
 8006286:	6818      	ldr	r0, [r3, #0]
 8006288:	460c      	mov	r4, r1
 800628a:	b118      	cbz	r0, 8006294 <__swsetup_r+0x14>
 800628c:	6a03      	ldr	r3, [r0, #32]
 800628e:	b90b      	cbnz	r3, 8006294 <__swsetup_r+0x14>
 8006290:	f7ff fed2 	bl	8006038 <__sinit>
 8006294:	89a3      	ldrh	r3, [r4, #12]
 8006296:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800629a:	0718      	lsls	r0, r3, #28
 800629c:	d422      	bmi.n	80062e4 <__swsetup_r+0x64>
 800629e:	06d9      	lsls	r1, r3, #27
 80062a0:	d407      	bmi.n	80062b2 <__swsetup_r+0x32>
 80062a2:	2309      	movs	r3, #9
 80062a4:	602b      	str	r3, [r5, #0]
 80062a6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062aa:	81a3      	strh	r3, [r4, #12]
 80062ac:	f04f 30ff 	mov.w	r0, #4294967295
 80062b0:	e034      	b.n	800631c <__swsetup_r+0x9c>
 80062b2:	0758      	lsls	r0, r3, #29
 80062b4:	d512      	bpl.n	80062dc <__swsetup_r+0x5c>
 80062b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062b8:	b141      	cbz	r1, 80062cc <__swsetup_r+0x4c>
 80062ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062be:	4299      	cmp	r1, r3
 80062c0:	d002      	beq.n	80062c8 <__swsetup_r+0x48>
 80062c2:	4628      	mov	r0, r5
 80062c4:	f000 f8cc 	bl	8006460 <_free_r>
 80062c8:	2300      	movs	r3, #0
 80062ca:	6363      	str	r3, [r4, #52]	; 0x34
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80062d2:	81a3      	strh	r3, [r4, #12]
 80062d4:	2300      	movs	r3, #0
 80062d6:	6063      	str	r3, [r4, #4]
 80062d8:	6923      	ldr	r3, [r4, #16]
 80062da:	6023      	str	r3, [r4, #0]
 80062dc:	89a3      	ldrh	r3, [r4, #12]
 80062de:	f043 0308 	orr.w	r3, r3, #8
 80062e2:	81a3      	strh	r3, [r4, #12]
 80062e4:	6923      	ldr	r3, [r4, #16]
 80062e6:	b94b      	cbnz	r3, 80062fc <__swsetup_r+0x7c>
 80062e8:	89a3      	ldrh	r3, [r4, #12]
 80062ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80062ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062f2:	d003      	beq.n	80062fc <__swsetup_r+0x7c>
 80062f4:	4621      	mov	r1, r4
 80062f6:	4628      	mov	r0, r5
 80062f8:	f000 fca6 	bl	8006c48 <__smakebuf_r>
 80062fc:	89a0      	ldrh	r0, [r4, #12]
 80062fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006302:	f010 0301 	ands.w	r3, r0, #1
 8006306:	d00a      	beq.n	800631e <__swsetup_r+0x9e>
 8006308:	2300      	movs	r3, #0
 800630a:	60a3      	str	r3, [r4, #8]
 800630c:	6963      	ldr	r3, [r4, #20]
 800630e:	425b      	negs	r3, r3
 8006310:	61a3      	str	r3, [r4, #24]
 8006312:	6923      	ldr	r3, [r4, #16]
 8006314:	b943      	cbnz	r3, 8006328 <__swsetup_r+0xa8>
 8006316:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800631a:	d1c4      	bne.n	80062a6 <__swsetup_r+0x26>
 800631c:	bd38      	pop	{r3, r4, r5, pc}
 800631e:	0781      	lsls	r1, r0, #30
 8006320:	bf58      	it	pl
 8006322:	6963      	ldrpl	r3, [r4, #20]
 8006324:	60a3      	str	r3, [r4, #8]
 8006326:	e7f4      	b.n	8006312 <__swsetup_r+0x92>
 8006328:	2000      	movs	r0, #0
 800632a:	e7f7      	b.n	800631c <__swsetup_r+0x9c>
 800632c:	20000064 	.word	0x20000064

08006330 <memset>:
 8006330:	4402      	add	r2, r0
 8006332:	4603      	mov	r3, r0
 8006334:	4293      	cmp	r3, r2
 8006336:	d100      	bne.n	800633a <memset+0xa>
 8006338:	4770      	bx	lr
 800633a:	f803 1b01 	strb.w	r1, [r3], #1
 800633e:	e7f9      	b.n	8006334 <memset+0x4>

08006340 <_close_r>:
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	4d06      	ldr	r5, [pc, #24]	; (800635c <_close_r+0x1c>)
 8006344:	2300      	movs	r3, #0
 8006346:	4604      	mov	r4, r0
 8006348:	4608      	mov	r0, r1
 800634a:	602b      	str	r3, [r5, #0]
 800634c:	f7fa fe99 	bl	8001082 <_close>
 8006350:	1c43      	adds	r3, r0, #1
 8006352:	d102      	bne.n	800635a <_close_r+0x1a>
 8006354:	682b      	ldr	r3, [r5, #0]
 8006356:	b103      	cbz	r3, 800635a <_close_r+0x1a>
 8006358:	6023      	str	r3, [r4, #0]
 800635a:	bd38      	pop	{r3, r4, r5, pc}
 800635c:	200015f0 	.word	0x200015f0

08006360 <_lseek_r>:
 8006360:	b538      	push	{r3, r4, r5, lr}
 8006362:	4d07      	ldr	r5, [pc, #28]	; (8006380 <_lseek_r+0x20>)
 8006364:	4604      	mov	r4, r0
 8006366:	4608      	mov	r0, r1
 8006368:	4611      	mov	r1, r2
 800636a:	2200      	movs	r2, #0
 800636c:	602a      	str	r2, [r5, #0]
 800636e:	461a      	mov	r2, r3
 8006370:	f7fa feae 	bl	80010d0 <_lseek>
 8006374:	1c43      	adds	r3, r0, #1
 8006376:	d102      	bne.n	800637e <_lseek_r+0x1e>
 8006378:	682b      	ldr	r3, [r5, #0]
 800637a:	b103      	cbz	r3, 800637e <_lseek_r+0x1e>
 800637c:	6023      	str	r3, [r4, #0]
 800637e:	bd38      	pop	{r3, r4, r5, pc}
 8006380:	200015f0 	.word	0x200015f0

08006384 <_read_r>:
 8006384:	b538      	push	{r3, r4, r5, lr}
 8006386:	4d07      	ldr	r5, [pc, #28]	; (80063a4 <_read_r+0x20>)
 8006388:	4604      	mov	r4, r0
 800638a:	4608      	mov	r0, r1
 800638c:	4611      	mov	r1, r2
 800638e:	2200      	movs	r2, #0
 8006390:	602a      	str	r2, [r5, #0]
 8006392:	461a      	mov	r2, r3
 8006394:	f7fa fe3c 	bl	8001010 <_read>
 8006398:	1c43      	adds	r3, r0, #1
 800639a:	d102      	bne.n	80063a2 <_read_r+0x1e>
 800639c:	682b      	ldr	r3, [r5, #0]
 800639e:	b103      	cbz	r3, 80063a2 <_read_r+0x1e>
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	bd38      	pop	{r3, r4, r5, pc}
 80063a4:	200015f0 	.word	0x200015f0

080063a8 <_sbrk_r>:
 80063a8:	b538      	push	{r3, r4, r5, lr}
 80063aa:	4d06      	ldr	r5, [pc, #24]	; (80063c4 <_sbrk_r+0x1c>)
 80063ac:	2300      	movs	r3, #0
 80063ae:	4604      	mov	r4, r0
 80063b0:	4608      	mov	r0, r1
 80063b2:	602b      	str	r3, [r5, #0]
 80063b4:	f7fa fe9a 	bl	80010ec <_sbrk>
 80063b8:	1c43      	adds	r3, r0, #1
 80063ba:	d102      	bne.n	80063c2 <_sbrk_r+0x1a>
 80063bc:	682b      	ldr	r3, [r5, #0]
 80063be:	b103      	cbz	r3, 80063c2 <_sbrk_r+0x1a>
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	bd38      	pop	{r3, r4, r5, pc}
 80063c4:	200015f0 	.word	0x200015f0

080063c8 <_write_r>:
 80063c8:	b538      	push	{r3, r4, r5, lr}
 80063ca:	4d07      	ldr	r5, [pc, #28]	; (80063e8 <_write_r+0x20>)
 80063cc:	4604      	mov	r4, r0
 80063ce:	4608      	mov	r0, r1
 80063d0:	4611      	mov	r1, r2
 80063d2:	2200      	movs	r2, #0
 80063d4:	602a      	str	r2, [r5, #0]
 80063d6:	461a      	mov	r2, r3
 80063d8:	f7fa fe37 	bl	800104a <_write>
 80063dc:	1c43      	adds	r3, r0, #1
 80063de:	d102      	bne.n	80063e6 <_write_r+0x1e>
 80063e0:	682b      	ldr	r3, [r5, #0]
 80063e2:	b103      	cbz	r3, 80063e6 <_write_r+0x1e>
 80063e4:	6023      	str	r3, [r4, #0]
 80063e6:	bd38      	pop	{r3, r4, r5, pc}
 80063e8:	200015f0 	.word	0x200015f0

080063ec <__errno>:
 80063ec:	4b01      	ldr	r3, [pc, #4]	; (80063f4 <__errno+0x8>)
 80063ee:	6818      	ldr	r0, [r3, #0]
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	20000064 	.word	0x20000064

080063f8 <__libc_init_array>:
 80063f8:	b570      	push	{r4, r5, r6, lr}
 80063fa:	4d0d      	ldr	r5, [pc, #52]	; (8006430 <__libc_init_array+0x38>)
 80063fc:	4c0d      	ldr	r4, [pc, #52]	; (8006434 <__libc_init_array+0x3c>)
 80063fe:	1b64      	subs	r4, r4, r5
 8006400:	10a4      	asrs	r4, r4, #2
 8006402:	2600      	movs	r6, #0
 8006404:	42a6      	cmp	r6, r4
 8006406:	d109      	bne.n	800641c <__libc_init_array+0x24>
 8006408:	4d0b      	ldr	r5, [pc, #44]	; (8006438 <__libc_init_array+0x40>)
 800640a:	4c0c      	ldr	r4, [pc, #48]	; (800643c <__libc_init_array+0x44>)
 800640c:	f000 fc7a 	bl	8006d04 <_init>
 8006410:	1b64      	subs	r4, r4, r5
 8006412:	10a4      	asrs	r4, r4, #2
 8006414:	2600      	movs	r6, #0
 8006416:	42a6      	cmp	r6, r4
 8006418:	d105      	bne.n	8006426 <__libc_init_array+0x2e>
 800641a:	bd70      	pop	{r4, r5, r6, pc}
 800641c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006420:	4798      	blx	r3
 8006422:	3601      	adds	r6, #1
 8006424:	e7ee      	b.n	8006404 <__libc_init_array+0xc>
 8006426:	f855 3b04 	ldr.w	r3, [r5], #4
 800642a:	4798      	blx	r3
 800642c:	3601      	adds	r6, #1
 800642e:	e7f2      	b.n	8006416 <__libc_init_array+0x1e>
 8006430:	08006e90 	.word	0x08006e90
 8006434:	08006e90 	.word	0x08006e90
 8006438:	08006e90 	.word	0x08006e90
 800643c:	08006e94 	.word	0x08006e94

08006440 <__retarget_lock_acquire_recursive>:
 8006440:	4770      	bx	lr

08006442 <__retarget_lock_release_recursive>:
 8006442:	4770      	bx	lr

08006444 <memcpy>:
 8006444:	440a      	add	r2, r1
 8006446:	4291      	cmp	r1, r2
 8006448:	f100 33ff 	add.w	r3, r0, #4294967295
 800644c:	d100      	bne.n	8006450 <memcpy+0xc>
 800644e:	4770      	bx	lr
 8006450:	b510      	push	{r4, lr}
 8006452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006456:	f803 4f01 	strb.w	r4, [r3, #1]!
 800645a:	4291      	cmp	r1, r2
 800645c:	d1f9      	bne.n	8006452 <memcpy+0xe>
 800645e:	bd10      	pop	{r4, pc}

08006460 <_free_r>:
 8006460:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006462:	2900      	cmp	r1, #0
 8006464:	d044      	beq.n	80064f0 <_free_r+0x90>
 8006466:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800646a:	9001      	str	r0, [sp, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	f1a1 0404 	sub.w	r4, r1, #4
 8006472:	bfb8      	it	lt
 8006474:	18e4      	addlt	r4, r4, r3
 8006476:	f7ff fd59 	bl	8005f2c <__malloc_lock>
 800647a:	4a1e      	ldr	r2, [pc, #120]	; (80064f4 <_free_r+0x94>)
 800647c:	9801      	ldr	r0, [sp, #4]
 800647e:	6813      	ldr	r3, [r2, #0]
 8006480:	b933      	cbnz	r3, 8006490 <_free_r+0x30>
 8006482:	6063      	str	r3, [r4, #4]
 8006484:	6014      	str	r4, [r2, #0]
 8006486:	b003      	add	sp, #12
 8006488:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800648c:	f7ff bd54 	b.w	8005f38 <__malloc_unlock>
 8006490:	42a3      	cmp	r3, r4
 8006492:	d908      	bls.n	80064a6 <_free_r+0x46>
 8006494:	6825      	ldr	r5, [r4, #0]
 8006496:	1961      	adds	r1, r4, r5
 8006498:	428b      	cmp	r3, r1
 800649a:	bf01      	itttt	eq
 800649c:	6819      	ldreq	r1, [r3, #0]
 800649e:	685b      	ldreq	r3, [r3, #4]
 80064a0:	1949      	addeq	r1, r1, r5
 80064a2:	6021      	streq	r1, [r4, #0]
 80064a4:	e7ed      	b.n	8006482 <_free_r+0x22>
 80064a6:	461a      	mov	r2, r3
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	b10b      	cbz	r3, 80064b0 <_free_r+0x50>
 80064ac:	42a3      	cmp	r3, r4
 80064ae:	d9fa      	bls.n	80064a6 <_free_r+0x46>
 80064b0:	6811      	ldr	r1, [r2, #0]
 80064b2:	1855      	adds	r5, r2, r1
 80064b4:	42a5      	cmp	r5, r4
 80064b6:	d10b      	bne.n	80064d0 <_free_r+0x70>
 80064b8:	6824      	ldr	r4, [r4, #0]
 80064ba:	4421      	add	r1, r4
 80064bc:	1854      	adds	r4, r2, r1
 80064be:	42a3      	cmp	r3, r4
 80064c0:	6011      	str	r1, [r2, #0]
 80064c2:	d1e0      	bne.n	8006486 <_free_r+0x26>
 80064c4:	681c      	ldr	r4, [r3, #0]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	6053      	str	r3, [r2, #4]
 80064ca:	440c      	add	r4, r1
 80064cc:	6014      	str	r4, [r2, #0]
 80064ce:	e7da      	b.n	8006486 <_free_r+0x26>
 80064d0:	d902      	bls.n	80064d8 <_free_r+0x78>
 80064d2:	230c      	movs	r3, #12
 80064d4:	6003      	str	r3, [r0, #0]
 80064d6:	e7d6      	b.n	8006486 <_free_r+0x26>
 80064d8:	6825      	ldr	r5, [r4, #0]
 80064da:	1961      	adds	r1, r4, r5
 80064dc:	428b      	cmp	r3, r1
 80064de:	bf04      	itt	eq
 80064e0:	6819      	ldreq	r1, [r3, #0]
 80064e2:	685b      	ldreq	r3, [r3, #4]
 80064e4:	6063      	str	r3, [r4, #4]
 80064e6:	bf04      	itt	eq
 80064e8:	1949      	addeq	r1, r1, r5
 80064ea:	6021      	streq	r1, [r4, #0]
 80064ec:	6054      	str	r4, [r2, #4]
 80064ee:	e7ca      	b.n	8006486 <_free_r+0x26>
 80064f0:	b003      	add	sp, #12
 80064f2:	bd30      	pop	{r4, r5, pc}
 80064f4:	200014ac 	.word	0x200014ac

080064f8 <__sfputc_r>:
 80064f8:	6893      	ldr	r3, [r2, #8]
 80064fa:	3b01      	subs	r3, #1
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	b410      	push	{r4}
 8006500:	6093      	str	r3, [r2, #8]
 8006502:	da08      	bge.n	8006516 <__sfputc_r+0x1e>
 8006504:	6994      	ldr	r4, [r2, #24]
 8006506:	42a3      	cmp	r3, r4
 8006508:	db01      	blt.n	800650e <__sfputc_r+0x16>
 800650a:	290a      	cmp	r1, #10
 800650c:	d103      	bne.n	8006516 <__sfputc_r+0x1e>
 800650e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006512:	f7ff be78 	b.w	8006206 <__swbuf_r>
 8006516:	6813      	ldr	r3, [r2, #0]
 8006518:	1c58      	adds	r0, r3, #1
 800651a:	6010      	str	r0, [r2, #0]
 800651c:	7019      	strb	r1, [r3, #0]
 800651e:	4608      	mov	r0, r1
 8006520:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006524:	4770      	bx	lr

08006526 <__sfputs_r>:
 8006526:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006528:	4606      	mov	r6, r0
 800652a:	460f      	mov	r7, r1
 800652c:	4614      	mov	r4, r2
 800652e:	18d5      	adds	r5, r2, r3
 8006530:	42ac      	cmp	r4, r5
 8006532:	d101      	bne.n	8006538 <__sfputs_r+0x12>
 8006534:	2000      	movs	r0, #0
 8006536:	e007      	b.n	8006548 <__sfputs_r+0x22>
 8006538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800653c:	463a      	mov	r2, r7
 800653e:	4630      	mov	r0, r6
 8006540:	f7ff ffda 	bl	80064f8 <__sfputc_r>
 8006544:	1c43      	adds	r3, r0, #1
 8006546:	d1f3      	bne.n	8006530 <__sfputs_r+0xa>
 8006548:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800654c <_vfiprintf_r>:
 800654c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006550:	460d      	mov	r5, r1
 8006552:	b09d      	sub	sp, #116	; 0x74
 8006554:	4614      	mov	r4, r2
 8006556:	4698      	mov	r8, r3
 8006558:	4606      	mov	r6, r0
 800655a:	b118      	cbz	r0, 8006564 <_vfiprintf_r+0x18>
 800655c:	6a03      	ldr	r3, [r0, #32]
 800655e:	b90b      	cbnz	r3, 8006564 <_vfiprintf_r+0x18>
 8006560:	f7ff fd6a 	bl	8006038 <__sinit>
 8006564:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006566:	07d9      	lsls	r1, r3, #31
 8006568:	d405      	bmi.n	8006576 <_vfiprintf_r+0x2a>
 800656a:	89ab      	ldrh	r3, [r5, #12]
 800656c:	059a      	lsls	r2, r3, #22
 800656e:	d402      	bmi.n	8006576 <_vfiprintf_r+0x2a>
 8006570:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006572:	f7ff ff65 	bl	8006440 <__retarget_lock_acquire_recursive>
 8006576:	89ab      	ldrh	r3, [r5, #12]
 8006578:	071b      	lsls	r3, r3, #28
 800657a:	d501      	bpl.n	8006580 <_vfiprintf_r+0x34>
 800657c:	692b      	ldr	r3, [r5, #16]
 800657e:	b99b      	cbnz	r3, 80065a8 <_vfiprintf_r+0x5c>
 8006580:	4629      	mov	r1, r5
 8006582:	4630      	mov	r0, r6
 8006584:	f7ff fe7c 	bl	8006280 <__swsetup_r>
 8006588:	b170      	cbz	r0, 80065a8 <_vfiprintf_r+0x5c>
 800658a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800658c:	07dc      	lsls	r4, r3, #31
 800658e:	d504      	bpl.n	800659a <_vfiprintf_r+0x4e>
 8006590:	f04f 30ff 	mov.w	r0, #4294967295
 8006594:	b01d      	add	sp, #116	; 0x74
 8006596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800659a:	89ab      	ldrh	r3, [r5, #12]
 800659c:	0598      	lsls	r0, r3, #22
 800659e:	d4f7      	bmi.n	8006590 <_vfiprintf_r+0x44>
 80065a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065a2:	f7ff ff4e 	bl	8006442 <__retarget_lock_release_recursive>
 80065a6:	e7f3      	b.n	8006590 <_vfiprintf_r+0x44>
 80065a8:	2300      	movs	r3, #0
 80065aa:	9309      	str	r3, [sp, #36]	; 0x24
 80065ac:	2320      	movs	r3, #32
 80065ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80065b6:	2330      	movs	r3, #48	; 0x30
 80065b8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800676c <_vfiprintf_r+0x220>
 80065bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065c0:	f04f 0901 	mov.w	r9, #1
 80065c4:	4623      	mov	r3, r4
 80065c6:	469a      	mov	sl, r3
 80065c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065cc:	b10a      	cbz	r2, 80065d2 <_vfiprintf_r+0x86>
 80065ce:	2a25      	cmp	r2, #37	; 0x25
 80065d0:	d1f9      	bne.n	80065c6 <_vfiprintf_r+0x7a>
 80065d2:	ebba 0b04 	subs.w	fp, sl, r4
 80065d6:	d00b      	beq.n	80065f0 <_vfiprintf_r+0xa4>
 80065d8:	465b      	mov	r3, fp
 80065da:	4622      	mov	r2, r4
 80065dc:	4629      	mov	r1, r5
 80065de:	4630      	mov	r0, r6
 80065e0:	f7ff ffa1 	bl	8006526 <__sfputs_r>
 80065e4:	3001      	adds	r0, #1
 80065e6:	f000 80a9 	beq.w	800673c <_vfiprintf_r+0x1f0>
 80065ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065ec:	445a      	add	r2, fp
 80065ee:	9209      	str	r2, [sp, #36]	; 0x24
 80065f0:	f89a 3000 	ldrb.w	r3, [sl]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 80a1 	beq.w	800673c <_vfiprintf_r+0x1f0>
 80065fa:	2300      	movs	r3, #0
 80065fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006600:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006604:	f10a 0a01 	add.w	sl, sl, #1
 8006608:	9304      	str	r3, [sp, #16]
 800660a:	9307      	str	r3, [sp, #28]
 800660c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006610:	931a      	str	r3, [sp, #104]	; 0x68
 8006612:	4654      	mov	r4, sl
 8006614:	2205      	movs	r2, #5
 8006616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800661a:	4854      	ldr	r0, [pc, #336]	; (800676c <_vfiprintf_r+0x220>)
 800661c:	f7f9 fde0 	bl	80001e0 <memchr>
 8006620:	9a04      	ldr	r2, [sp, #16]
 8006622:	b9d8      	cbnz	r0, 800665c <_vfiprintf_r+0x110>
 8006624:	06d1      	lsls	r1, r2, #27
 8006626:	bf44      	itt	mi
 8006628:	2320      	movmi	r3, #32
 800662a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800662e:	0713      	lsls	r3, r2, #28
 8006630:	bf44      	itt	mi
 8006632:	232b      	movmi	r3, #43	; 0x2b
 8006634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006638:	f89a 3000 	ldrb.w	r3, [sl]
 800663c:	2b2a      	cmp	r3, #42	; 0x2a
 800663e:	d015      	beq.n	800666c <_vfiprintf_r+0x120>
 8006640:	9a07      	ldr	r2, [sp, #28]
 8006642:	4654      	mov	r4, sl
 8006644:	2000      	movs	r0, #0
 8006646:	f04f 0c0a 	mov.w	ip, #10
 800664a:	4621      	mov	r1, r4
 800664c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006650:	3b30      	subs	r3, #48	; 0x30
 8006652:	2b09      	cmp	r3, #9
 8006654:	d94d      	bls.n	80066f2 <_vfiprintf_r+0x1a6>
 8006656:	b1b0      	cbz	r0, 8006686 <_vfiprintf_r+0x13a>
 8006658:	9207      	str	r2, [sp, #28]
 800665a:	e014      	b.n	8006686 <_vfiprintf_r+0x13a>
 800665c:	eba0 0308 	sub.w	r3, r0, r8
 8006660:	fa09 f303 	lsl.w	r3, r9, r3
 8006664:	4313      	orrs	r3, r2
 8006666:	9304      	str	r3, [sp, #16]
 8006668:	46a2      	mov	sl, r4
 800666a:	e7d2      	b.n	8006612 <_vfiprintf_r+0xc6>
 800666c:	9b03      	ldr	r3, [sp, #12]
 800666e:	1d19      	adds	r1, r3, #4
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	9103      	str	r1, [sp, #12]
 8006674:	2b00      	cmp	r3, #0
 8006676:	bfbb      	ittet	lt
 8006678:	425b      	neglt	r3, r3
 800667a:	f042 0202 	orrlt.w	r2, r2, #2
 800667e:	9307      	strge	r3, [sp, #28]
 8006680:	9307      	strlt	r3, [sp, #28]
 8006682:	bfb8      	it	lt
 8006684:	9204      	strlt	r2, [sp, #16]
 8006686:	7823      	ldrb	r3, [r4, #0]
 8006688:	2b2e      	cmp	r3, #46	; 0x2e
 800668a:	d10c      	bne.n	80066a6 <_vfiprintf_r+0x15a>
 800668c:	7863      	ldrb	r3, [r4, #1]
 800668e:	2b2a      	cmp	r3, #42	; 0x2a
 8006690:	d134      	bne.n	80066fc <_vfiprintf_r+0x1b0>
 8006692:	9b03      	ldr	r3, [sp, #12]
 8006694:	1d1a      	adds	r2, r3, #4
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	9203      	str	r2, [sp, #12]
 800669a:	2b00      	cmp	r3, #0
 800669c:	bfb8      	it	lt
 800669e:	f04f 33ff 	movlt.w	r3, #4294967295
 80066a2:	3402      	adds	r4, #2
 80066a4:	9305      	str	r3, [sp, #20]
 80066a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800677c <_vfiprintf_r+0x230>
 80066aa:	7821      	ldrb	r1, [r4, #0]
 80066ac:	2203      	movs	r2, #3
 80066ae:	4650      	mov	r0, sl
 80066b0:	f7f9 fd96 	bl	80001e0 <memchr>
 80066b4:	b138      	cbz	r0, 80066c6 <_vfiprintf_r+0x17a>
 80066b6:	9b04      	ldr	r3, [sp, #16]
 80066b8:	eba0 000a 	sub.w	r0, r0, sl
 80066bc:	2240      	movs	r2, #64	; 0x40
 80066be:	4082      	lsls	r2, r0
 80066c0:	4313      	orrs	r3, r2
 80066c2:	3401      	adds	r4, #1
 80066c4:	9304      	str	r3, [sp, #16]
 80066c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066ca:	4829      	ldr	r0, [pc, #164]	; (8006770 <_vfiprintf_r+0x224>)
 80066cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066d0:	2206      	movs	r2, #6
 80066d2:	f7f9 fd85 	bl	80001e0 <memchr>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d03f      	beq.n	800675a <_vfiprintf_r+0x20e>
 80066da:	4b26      	ldr	r3, [pc, #152]	; (8006774 <_vfiprintf_r+0x228>)
 80066dc:	bb1b      	cbnz	r3, 8006726 <_vfiprintf_r+0x1da>
 80066de:	9b03      	ldr	r3, [sp, #12]
 80066e0:	3307      	adds	r3, #7
 80066e2:	f023 0307 	bic.w	r3, r3, #7
 80066e6:	3308      	adds	r3, #8
 80066e8:	9303      	str	r3, [sp, #12]
 80066ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066ec:	443b      	add	r3, r7
 80066ee:	9309      	str	r3, [sp, #36]	; 0x24
 80066f0:	e768      	b.n	80065c4 <_vfiprintf_r+0x78>
 80066f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80066f6:	460c      	mov	r4, r1
 80066f8:	2001      	movs	r0, #1
 80066fa:	e7a6      	b.n	800664a <_vfiprintf_r+0xfe>
 80066fc:	2300      	movs	r3, #0
 80066fe:	3401      	adds	r4, #1
 8006700:	9305      	str	r3, [sp, #20]
 8006702:	4619      	mov	r1, r3
 8006704:	f04f 0c0a 	mov.w	ip, #10
 8006708:	4620      	mov	r0, r4
 800670a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800670e:	3a30      	subs	r2, #48	; 0x30
 8006710:	2a09      	cmp	r2, #9
 8006712:	d903      	bls.n	800671c <_vfiprintf_r+0x1d0>
 8006714:	2b00      	cmp	r3, #0
 8006716:	d0c6      	beq.n	80066a6 <_vfiprintf_r+0x15a>
 8006718:	9105      	str	r1, [sp, #20]
 800671a:	e7c4      	b.n	80066a6 <_vfiprintf_r+0x15a>
 800671c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006720:	4604      	mov	r4, r0
 8006722:	2301      	movs	r3, #1
 8006724:	e7f0      	b.n	8006708 <_vfiprintf_r+0x1bc>
 8006726:	ab03      	add	r3, sp, #12
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	462a      	mov	r2, r5
 800672c:	4b12      	ldr	r3, [pc, #72]	; (8006778 <_vfiprintf_r+0x22c>)
 800672e:	a904      	add	r1, sp, #16
 8006730:	4630      	mov	r0, r6
 8006732:	f3af 8000 	nop.w
 8006736:	4607      	mov	r7, r0
 8006738:	1c78      	adds	r0, r7, #1
 800673a:	d1d6      	bne.n	80066ea <_vfiprintf_r+0x19e>
 800673c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800673e:	07d9      	lsls	r1, r3, #31
 8006740:	d405      	bmi.n	800674e <_vfiprintf_r+0x202>
 8006742:	89ab      	ldrh	r3, [r5, #12]
 8006744:	059a      	lsls	r2, r3, #22
 8006746:	d402      	bmi.n	800674e <_vfiprintf_r+0x202>
 8006748:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800674a:	f7ff fe7a 	bl	8006442 <__retarget_lock_release_recursive>
 800674e:	89ab      	ldrh	r3, [r5, #12]
 8006750:	065b      	lsls	r3, r3, #25
 8006752:	f53f af1d 	bmi.w	8006590 <_vfiprintf_r+0x44>
 8006756:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006758:	e71c      	b.n	8006594 <_vfiprintf_r+0x48>
 800675a:	ab03      	add	r3, sp, #12
 800675c:	9300      	str	r3, [sp, #0]
 800675e:	462a      	mov	r2, r5
 8006760:	4b05      	ldr	r3, [pc, #20]	; (8006778 <_vfiprintf_r+0x22c>)
 8006762:	a904      	add	r1, sp, #16
 8006764:	4630      	mov	r0, r6
 8006766:	f000 f879 	bl	800685c <_printf_i>
 800676a:	e7e4      	b.n	8006736 <_vfiprintf_r+0x1ea>
 800676c:	08006e54 	.word	0x08006e54
 8006770:	08006e5e 	.word	0x08006e5e
 8006774:	00000000 	.word	0x00000000
 8006778:	08006527 	.word	0x08006527
 800677c:	08006e5a 	.word	0x08006e5a

08006780 <_printf_common>:
 8006780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006784:	4616      	mov	r6, r2
 8006786:	4699      	mov	r9, r3
 8006788:	688a      	ldr	r2, [r1, #8]
 800678a:	690b      	ldr	r3, [r1, #16]
 800678c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006790:	4293      	cmp	r3, r2
 8006792:	bfb8      	it	lt
 8006794:	4613      	movlt	r3, r2
 8006796:	6033      	str	r3, [r6, #0]
 8006798:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800679c:	4607      	mov	r7, r0
 800679e:	460c      	mov	r4, r1
 80067a0:	b10a      	cbz	r2, 80067a6 <_printf_common+0x26>
 80067a2:	3301      	adds	r3, #1
 80067a4:	6033      	str	r3, [r6, #0]
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	0699      	lsls	r1, r3, #26
 80067aa:	bf42      	ittt	mi
 80067ac:	6833      	ldrmi	r3, [r6, #0]
 80067ae:	3302      	addmi	r3, #2
 80067b0:	6033      	strmi	r3, [r6, #0]
 80067b2:	6825      	ldr	r5, [r4, #0]
 80067b4:	f015 0506 	ands.w	r5, r5, #6
 80067b8:	d106      	bne.n	80067c8 <_printf_common+0x48>
 80067ba:	f104 0a19 	add.w	sl, r4, #25
 80067be:	68e3      	ldr	r3, [r4, #12]
 80067c0:	6832      	ldr	r2, [r6, #0]
 80067c2:	1a9b      	subs	r3, r3, r2
 80067c4:	42ab      	cmp	r3, r5
 80067c6:	dc26      	bgt.n	8006816 <_printf_common+0x96>
 80067c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067cc:	1e13      	subs	r3, r2, #0
 80067ce:	6822      	ldr	r2, [r4, #0]
 80067d0:	bf18      	it	ne
 80067d2:	2301      	movne	r3, #1
 80067d4:	0692      	lsls	r2, r2, #26
 80067d6:	d42b      	bmi.n	8006830 <_printf_common+0xb0>
 80067d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067dc:	4649      	mov	r1, r9
 80067de:	4638      	mov	r0, r7
 80067e0:	47c0      	blx	r8
 80067e2:	3001      	adds	r0, #1
 80067e4:	d01e      	beq.n	8006824 <_printf_common+0xa4>
 80067e6:	6823      	ldr	r3, [r4, #0]
 80067e8:	6922      	ldr	r2, [r4, #16]
 80067ea:	f003 0306 	and.w	r3, r3, #6
 80067ee:	2b04      	cmp	r3, #4
 80067f0:	bf02      	ittt	eq
 80067f2:	68e5      	ldreq	r5, [r4, #12]
 80067f4:	6833      	ldreq	r3, [r6, #0]
 80067f6:	1aed      	subeq	r5, r5, r3
 80067f8:	68a3      	ldr	r3, [r4, #8]
 80067fa:	bf0c      	ite	eq
 80067fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006800:	2500      	movne	r5, #0
 8006802:	4293      	cmp	r3, r2
 8006804:	bfc4      	itt	gt
 8006806:	1a9b      	subgt	r3, r3, r2
 8006808:	18ed      	addgt	r5, r5, r3
 800680a:	2600      	movs	r6, #0
 800680c:	341a      	adds	r4, #26
 800680e:	42b5      	cmp	r5, r6
 8006810:	d11a      	bne.n	8006848 <_printf_common+0xc8>
 8006812:	2000      	movs	r0, #0
 8006814:	e008      	b.n	8006828 <_printf_common+0xa8>
 8006816:	2301      	movs	r3, #1
 8006818:	4652      	mov	r2, sl
 800681a:	4649      	mov	r1, r9
 800681c:	4638      	mov	r0, r7
 800681e:	47c0      	blx	r8
 8006820:	3001      	adds	r0, #1
 8006822:	d103      	bne.n	800682c <_printf_common+0xac>
 8006824:	f04f 30ff 	mov.w	r0, #4294967295
 8006828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800682c:	3501      	adds	r5, #1
 800682e:	e7c6      	b.n	80067be <_printf_common+0x3e>
 8006830:	18e1      	adds	r1, r4, r3
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	2030      	movs	r0, #48	; 0x30
 8006836:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800683a:	4422      	add	r2, r4
 800683c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006840:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006844:	3302      	adds	r3, #2
 8006846:	e7c7      	b.n	80067d8 <_printf_common+0x58>
 8006848:	2301      	movs	r3, #1
 800684a:	4622      	mov	r2, r4
 800684c:	4649      	mov	r1, r9
 800684e:	4638      	mov	r0, r7
 8006850:	47c0      	blx	r8
 8006852:	3001      	adds	r0, #1
 8006854:	d0e6      	beq.n	8006824 <_printf_common+0xa4>
 8006856:	3601      	adds	r6, #1
 8006858:	e7d9      	b.n	800680e <_printf_common+0x8e>
	...

0800685c <_printf_i>:
 800685c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006860:	7e0f      	ldrb	r7, [r1, #24]
 8006862:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006864:	2f78      	cmp	r7, #120	; 0x78
 8006866:	4691      	mov	r9, r2
 8006868:	4680      	mov	r8, r0
 800686a:	460c      	mov	r4, r1
 800686c:	469a      	mov	sl, r3
 800686e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006872:	d807      	bhi.n	8006884 <_printf_i+0x28>
 8006874:	2f62      	cmp	r7, #98	; 0x62
 8006876:	d80a      	bhi.n	800688e <_printf_i+0x32>
 8006878:	2f00      	cmp	r7, #0
 800687a:	f000 80d4 	beq.w	8006a26 <_printf_i+0x1ca>
 800687e:	2f58      	cmp	r7, #88	; 0x58
 8006880:	f000 80c0 	beq.w	8006a04 <_printf_i+0x1a8>
 8006884:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006888:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800688c:	e03a      	b.n	8006904 <_printf_i+0xa8>
 800688e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006892:	2b15      	cmp	r3, #21
 8006894:	d8f6      	bhi.n	8006884 <_printf_i+0x28>
 8006896:	a101      	add	r1, pc, #4	; (adr r1, 800689c <_printf_i+0x40>)
 8006898:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800689c:	080068f5 	.word	0x080068f5
 80068a0:	08006909 	.word	0x08006909
 80068a4:	08006885 	.word	0x08006885
 80068a8:	08006885 	.word	0x08006885
 80068ac:	08006885 	.word	0x08006885
 80068b0:	08006885 	.word	0x08006885
 80068b4:	08006909 	.word	0x08006909
 80068b8:	08006885 	.word	0x08006885
 80068bc:	08006885 	.word	0x08006885
 80068c0:	08006885 	.word	0x08006885
 80068c4:	08006885 	.word	0x08006885
 80068c8:	08006a0d 	.word	0x08006a0d
 80068cc:	08006935 	.word	0x08006935
 80068d0:	080069c7 	.word	0x080069c7
 80068d4:	08006885 	.word	0x08006885
 80068d8:	08006885 	.word	0x08006885
 80068dc:	08006a2f 	.word	0x08006a2f
 80068e0:	08006885 	.word	0x08006885
 80068e4:	08006935 	.word	0x08006935
 80068e8:	08006885 	.word	0x08006885
 80068ec:	08006885 	.word	0x08006885
 80068f0:	080069cf 	.word	0x080069cf
 80068f4:	682b      	ldr	r3, [r5, #0]
 80068f6:	1d1a      	adds	r2, r3, #4
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	602a      	str	r2, [r5, #0]
 80068fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006900:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006904:	2301      	movs	r3, #1
 8006906:	e09f      	b.n	8006a48 <_printf_i+0x1ec>
 8006908:	6820      	ldr	r0, [r4, #0]
 800690a:	682b      	ldr	r3, [r5, #0]
 800690c:	0607      	lsls	r7, r0, #24
 800690e:	f103 0104 	add.w	r1, r3, #4
 8006912:	6029      	str	r1, [r5, #0]
 8006914:	d501      	bpl.n	800691a <_printf_i+0xbe>
 8006916:	681e      	ldr	r6, [r3, #0]
 8006918:	e003      	b.n	8006922 <_printf_i+0xc6>
 800691a:	0646      	lsls	r6, r0, #25
 800691c:	d5fb      	bpl.n	8006916 <_printf_i+0xba>
 800691e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006922:	2e00      	cmp	r6, #0
 8006924:	da03      	bge.n	800692e <_printf_i+0xd2>
 8006926:	232d      	movs	r3, #45	; 0x2d
 8006928:	4276      	negs	r6, r6
 800692a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800692e:	485a      	ldr	r0, [pc, #360]	; (8006a98 <_printf_i+0x23c>)
 8006930:	230a      	movs	r3, #10
 8006932:	e012      	b.n	800695a <_printf_i+0xfe>
 8006934:	682b      	ldr	r3, [r5, #0]
 8006936:	6820      	ldr	r0, [r4, #0]
 8006938:	1d19      	adds	r1, r3, #4
 800693a:	6029      	str	r1, [r5, #0]
 800693c:	0605      	lsls	r5, r0, #24
 800693e:	d501      	bpl.n	8006944 <_printf_i+0xe8>
 8006940:	681e      	ldr	r6, [r3, #0]
 8006942:	e002      	b.n	800694a <_printf_i+0xee>
 8006944:	0641      	lsls	r1, r0, #25
 8006946:	d5fb      	bpl.n	8006940 <_printf_i+0xe4>
 8006948:	881e      	ldrh	r6, [r3, #0]
 800694a:	4853      	ldr	r0, [pc, #332]	; (8006a98 <_printf_i+0x23c>)
 800694c:	2f6f      	cmp	r7, #111	; 0x6f
 800694e:	bf0c      	ite	eq
 8006950:	2308      	moveq	r3, #8
 8006952:	230a      	movne	r3, #10
 8006954:	2100      	movs	r1, #0
 8006956:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800695a:	6865      	ldr	r5, [r4, #4]
 800695c:	60a5      	str	r5, [r4, #8]
 800695e:	2d00      	cmp	r5, #0
 8006960:	bfa2      	ittt	ge
 8006962:	6821      	ldrge	r1, [r4, #0]
 8006964:	f021 0104 	bicge.w	r1, r1, #4
 8006968:	6021      	strge	r1, [r4, #0]
 800696a:	b90e      	cbnz	r6, 8006970 <_printf_i+0x114>
 800696c:	2d00      	cmp	r5, #0
 800696e:	d04b      	beq.n	8006a08 <_printf_i+0x1ac>
 8006970:	4615      	mov	r5, r2
 8006972:	fbb6 f1f3 	udiv	r1, r6, r3
 8006976:	fb03 6711 	mls	r7, r3, r1, r6
 800697a:	5dc7      	ldrb	r7, [r0, r7]
 800697c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006980:	4637      	mov	r7, r6
 8006982:	42bb      	cmp	r3, r7
 8006984:	460e      	mov	r6, r1
 8006986:	d9f4      	bls.n	8006972 <_printf_i+0x116>
 8006988:	2b08      	cmp	r3, #8
 800698a:	d10b      	bne.n	80069a4 <_printf_i+0x148>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	07de      	lsls	r6, r3, #31
 8006990:	d508      	bpl.n	80069a4 <_printf_i+0x148>
 8006992:	6923      	ldr	r3, [r4, #16]
 8006994:	6861      	ldr	r1, [r4, #4]
 8006996:	4299      	cmp	r1, r3
 8006998:	bfde      	ittt	le
 800699a:	2330      	movle	r3, #48	; 0x30
 800699c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069a4:	1b52      	subs	r2, r2, r5
 80069a6:	6122      	str	r2, [r4, #16]
 80069a8:	f8cd a000 	str.w	sl, [sp]
 80069ac:	464b      	mov	r3, r9
 80069ae:	aa03      	add	r2, sp, #12
 80069b0:	4621      	mov	r1, r4
 80069b2:	4640      	mov	r0, r8
 80069b4:	f7ff fee4 	bl	8006780 <_printf_common>
 80069b8:	3001      	adds	r0, #1
 80069ba:	d14a      	bne.n	8006a52 <_printf_i+0x1f6>
 80069bc:	f04f 30ff 	mov.w	r0, #4294967295
 80069c0:	b004      	add	sp, #16
 80069c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	f043 0320 	orr.w	r3, r3, #32
 80069cc:	6023      	str	r3, [r4, #0]
 80069ce:	4833      	ldr	r0, [pc, #204]	; (8006a9c <_printf_i+0x240>)
 80069d0:	2778      	movs	r7, #120	; 0x78
 80069d2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80069d6:	6823      	ldr	r3, [r4, #0]
 80069d8:	6829      	ldr	r1, [r5, #0]
 80069da:	061f      	lsls	r7, r3, #24
 80069dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80069e0:	d402      	bmi.n	80069e8 <_printf_i+0x18c>
 80069e2:	065f      	lsls	r7, r3, #25
 80069e4:	bf48      	it	mi
 80069e6:	b2b6      	uxthmi	r6, r6
 80069e8:	07df      	lsls	r7, r3, #31
 80069ea:	bf48      	it	mi
 80069ec:	f043 0320 	orrmi.w	r3, r3, #32
 80069f0:	6029      	str	r1, [r5, #0]
 80069f2:	bf48      	it	mi
 80069f4:	6023      	strmi	r3, [r4, #0]
 80069f6:	b91e      	cbnz	r6, 8006a00 <_printf_i+0x1a4>
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	f023 0320 	bic.w	r3, r3, #32
 80069fe:	6023      	str	r3, [r4, #0]
 8006a00:	2310      	movs	r3, #16
 8006a02:	e7a7      	b.n	8006954 <_printf_i+0xf8>
 8006a04:	4824      	ldr	r0, [pc, #144]	; (8006a98 <_printf_i+0x23c>)
 8006a06:	e7e4      	b.n	80069d2 <_printf_i+0x176>
 8006a08:	4615      	mov	r5, r2
 8006a0a:	e7bd      	b.n	8006988 <_printf_i+0x12c>
 8006a0c:	682b      	ldr	r3, [r5, #0]
 8006a0e:	6826      	ldr	r6, [r4, #0]
 8006a10:	6961      	ldr	r1, [r4, #20]
 8006a12:	1d18      	adds	r0, r3, #4
 8006a14:	6028      	str	r0, [r5, #0]
 8006a16:	0635      	lsls	r5, r6, #24
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	d501      	bpl.n	8006a20 <_printf_i+0x1c4>
 8006a1c:	6019      	str	r1, [r3, #0]
 8006a1e:	e002      	b.n	8006a26 <_printf_i+0x1ca>
 8006a20:	0670      	lsls	r0, r6, #25
 8006a22:	d5fb      	bpl.n	8006a1c <_printf_i+0x1c0>
 8006a24:	8019      	strh	r1, [r3, #0]
 8006a26:	2300      	movs	r3, #0
 8006a28:	6123      	str	r3, [r4, #16]
 8006a2a:	4615      	mov	r5, r2
 8006a2c:	e7bc      	b.n	80069a8 <_printf_i+0x14c>
 8006a2e:	682b      	ldr	r3, [r5, #0]
 8006a30:	1d1a      	adds	r2, r3, #4
 8006a32:	602a      	str	r2, [r5, #0]
 8006a34:	681d      	ldr	r5, [r3, #0]
 8006a36:	6862      	ldr	r2, [r4, #4]
 8006a38:	2100      	movs	r1, #0
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	f7f9 fbd0 	bl	80001e0 <memchr>
 8006a40:	b108      	cbz	r0, 8006a46 <_printf_i+0x1ea>
 8006a42:	1b40      	subs	r0, r0, r5
 8006a44:	6060      	str	r0, [r4, #4]
 8006a46:	6863      	ldr	r3, [r4, #4]
 8006a48:	6123      	str	r3, [r4, #16]
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a50:	e7aa      	b.n	80069a8 <_printf_i+0x14c>
 8006a52:	6923      	ldr	r3, [r4, #16]
 8006a54:	462a      	mov	r2, r5
 8006a56:	4649      	mov	r1, r9
 8006a58:	4640      	mov	r0, r8
 8006a5a:	47d0      	blx	sl
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d0ad      	beq.n	80069bc <_printf_i+0x160>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	079b      	lsls	r3, r3, #30
 8006a64:	d413      	bmi.n	8006a8e <_printf_i+0x232>
 8006a66:	68e0      	ldr	r0, [r4, #12]
 8006a68:	9b03      	ldr	r3, [sp, #12]
 8006a6a:	4298      	cmp	r0, r3
 8006a6c:	bfb8      	it	lt
 8006a6e:	4618      	movlt	r0, r3
 8006a70:	e7a6      	b.n	80069c0 <_printf_i+0x164>
 8006a72:	2301      	movs	r3, #1
 8006a74:	4632      	mov	r2, r6
 8006a76:	4649      	mov	r1, r9
 8006a78:	4640      	mov	r0, r8
 8006a7a:	47d0      	blx	sl
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	d09d      	beq.n	80069bc <_printf_i+0x160>
 8006a80:	3501      	adds	r5, #1
 8006a82:	68e3      	ldr	r3, [r4, #12]
 8006a84:	9903      	ldr	r1, [sp, #12]
 8006a86:	1a5b      	subs	r3, r3, r1
 8006a88:	42ab      	cmp	r3, r5
 8006a8a:	dcf2      	bgt.n	8006a72 <_printf_i+0x216>
 8006a8c:	e7eb      	b.n	8006a66 <_printf_i+0x20a>
 8006a8e:	2500      	movs	r5, #0
 8006a90:	f104 0619 	add.w	r6, r4, #25
 8006a94:	e7f5      	b.n	8006a82 <_printf_i+0x226>
 8006a96:	bf00      	nop
 8006a98:	08006e65 	.word	0x08006e65
 8006a9c:	08006e76 	.word	0x08006e76

08006aa0 <__sflush_r>:
 8006aa0:	898a      	ldrh	r2, [r1, #12]
 8006aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	0710      	lsls	r0, r2, #28
 8006aaa:	460c      	mov	r4, r1
 8006aac:	d458      	bmi.n	8006b60 <__sflush_r+0xc0>
 8006aae:	684b      	ldr	r3, [r1, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	dc05      	bgt.n	8006ac0 <__sflush_r+0x20>
 8006ab4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	dc02      	bgt.n	8006ac0 <__sflush_r+0x20>
 8006aba:	2000      	movs	r0, #0
 8006abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ac2:	2e00      	cmp	r6, #0
 8006ac4:	d0f9      	beq.n	8006aba <__sflush_r+0x1a>
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006acc:	682f      	ldr	r7, [r5, #0]
 8006ace:	6a21      	ldr	r1, [r4, #32]
 8006ad0:	602b      	str	r3, [r5, #0]
 8006ad2:	d032      	beq.n	8006b3a <__sflush_r+0x9a>
 8006ad4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ad6:	89a3      	ldrh	r3, [r4, #12]
 8006ad8:	075a      	lsls	r2, r3, #29
 8006ada:	d505      	bpl.n	8006ae8 <__sflush_r+0x48>
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	1ac0      	subs	r0, r0, r3
 8006ae0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ae2:	b10b      	cbz	r3, 8006ae8 <__sflush_r+0x48>
 8006ae4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ae6:	1ac0      	subs	r0, r0, r3
 8006ae8:	2300      	movs	r3, #0
 8006aea:	4602      	mov	r2, r0
 8006aec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006aee:	6a21      	ldr	r1, [r4, #32]
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b0      	blx	r6
 8006af4:	1c43      	adds	r3, r0, #1
 8006af6:	89a3      	ldrh	r3, [r4, #12]
 8006af8:	d106      	bne.n	8006b08 <__sflush_r+0x68>
 8006afa:	6829      	ldr	r1, [r5, #0]
 8006afc:	291d      	cmp	r1, #29
 8006afe:	d82b      	bhi.n	8006b58 <__sflush_r+0xb8>
 8006b00:	4a29      	ldr	r2, [pc, #164]	; (8006ba8 <__sflush_r+0x108>)
 8006b02:	410a      	asrs	r2, r1
 8006b04:	07d6      	lsls	r6, r2, #31
 8006b06:	d427      	bmi.n	8006b58 <__sflush_r+0xb8>
 8006b08:	2200      	movs	r2, #0
 8006b0a:	6062      	str	r2, [r4, #4]
 8006b0c:	04d9      	lsls	r1, r3, #19
 8006b0e:	6922      	ldr	r2, [r4, #16]
 8006b10:	6022      	str	r2, [r4, #0]
 8006b12:	d504      	bpl.n	8006b1e <__sflush_r+0x7e>
 8006b14:	1c42      	adds	r2, r0, #1
 8006b16:	d101      	bne.n	8006b1c <__sflush_r+0x7c>
 8006b18:	682b      	ldr	r3, [r5, #0]
 8006b1a:	b903      	cbnz	r3, 8006b1e <__sflush_r+0x7e>
 8006b1c:	6560      	str	r0, [r4, #84]	; 0x54
 8006b1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b20:	602f      	str	r7, [r5, #0]
 8006b22:	2900      	cmp	r1, #0
 8006b24:	d0c9      	beq.n	8006aba <__sflush_r+0x1a>
 8006b26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b2a:	4299      	cmp	r1, r3
 8006b2c:	d002      	beq.n	8006b34 <__sflush_r+0x94>
 8006b2e:	4628      	mov	r0, r5
 8006b30:	f7ff fc96 	bl	8006460 <_free_r>
 8006b34:	2000      	movs	r0, #0
 8006b36:	6360      	str	r0, [r4, #52]	; 0x34
 8006b38:	e7c0      	b.n	8006abc <__sflush_r+0x1c>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	47b0      	blx	r6
 8006b40:	1c41      	adds	r1, r0, #1
 8006b42:	d1c8      	bne.n	8006ad6 <__sflush_r+0x36>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0c5      	beq.n	8006ad6 <__sflush_r+0x36>
 8006b4a:	2b1d      	cmp	r3, #29
 8006b4c:	d001      	beq.n	8006b52 <__sflush_r+0xb2>
 8006b4e:	2b16      	cmp	r3, #22
 8006b50:	d101      	bne.n	8006b56 <__sflush_r+0xb6>
 8006b52:	602f      	str	r7, [r5, #0]
 8006b54:	e7b1      	b.n	8006aba <__sflush_r+0x1a>
 8006b56:	89a3      	ldrh	r3, [r4, #12]
 8006b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b5c:	81a3      	strh	r3, [r4, #12]
 8006b5e:	e7ad      	b.n	8006abc <__sflush_r+0x1c>
 8006b60:	690f      	ldr	r7, [r1, #16]
 8006b62:	2f00      	cmp	r7, #0
 8006b64:	d0a9      	beq.n	8006aba <__sflush_r+0x1a>
 8006b66:	0793      	lsls	r3, r2, #30
 8006b68:	680e      	ldr	r6, [r1, #0]
 8006b6a:	bf08      	it	eq
 8006b6c:	694b      	ldreq	r3, [r1, #20]
 8006b6e:	600f      	str	r7, [r1, #0]
 8006b70:	bf18      	it	ne
 8006b72:	2300      	movne	r3, #0
 8006b74:	eba6 0807 	sub.w	r8, r6, r7
 8006b78:	608b      	str	r3, [r1, #8]
 8006b7a:	f1b8 0f00 	cmp.w	r8, #0
 8006b7e:	dd9c      	ble.n	8006aba <__sflush_r+0x1a>
 8006b80:	6a21      	ldr	r1, [r4, #32]
 8006b82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b84:	4643      	mov	r3, r8
 8006b86:	463a      	mov	r2, r7
 8006b88:	4628      	mov	r0, r5
 8006b8a:	47b0      	blx	r6
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	dc06      	bgt.n	8006b9e <__sflush_r+0xfe>
 8006b90:	89a3      	ldrh	r3, [r4, #12]
 8006b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b96:	81a3      	strh	r3, [r4, #12]
 8006b98:	f04f 30ff 	mov.w	r0, #4294967295
 8006b9c:	e78e      	b.n	8006abc <__sflush_r+0x1c>
 8006b9e:	4407      	add	r7, r0
 8006ba0:	eba8 0800 	sub.w	r8, r8, r0
 8006ba4:	e7e9      	b.n	8006b7a <__sflush_r+0xda>
 8006ba6:	bf00      	nop
 8006ba8:	dfbffffe 	.word	0xdfbffffe

08006bac <_fflush_r>:
 8006bac:	b538      	push	{r3, r4, r5, lr}
 8006bae:	690b      	ldr	r3, [r1, #16]
 8006bb0:	4605      	mov	r5, r0
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	b913      	cbnz	r3, 8006bbc <_fflush_r+0x10>
 8006bb6:	2500      	movs	r5, #0
 8006bb8:	4628      	mov	r0, r5
 8006bba:	bd38      	pop	{r3, r4, r5, pc}
 8006bbc:	b118      	cbz	r0, 8006bc6 <_fflush_r+0x1a>
 8006bbe:	6a03      	ldr	r3, [r0, #32]
 8006bc0:	b90b      	cbnz	r3, 8006bc6 <_fflush_r+0x1a>
 8006bc2:	f7ff fa39 	bl	8006038 <__sinit>
 8006bc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d0f3      	beq.n	8006bb6 <_fflush_r+0xa>
 8006bce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bd0:	07d0      	lsls	r0, r2, #31
 8006bd2:	d404      	bmi.n	8006bde <_fflush_r+0x32>
 8006bd4:	0599      	lsls	r1, r3, #22
 8006bd6:	d402      	bmi.n	8006bde <_fflush_r+0x32>
 8006bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bda:	f7ff fc31 	bl	8006440 <__retarget_lock_acquire_recursive>
 8006bde:	4628      	mov	r0, r5
 8006be0:	4621      	mov	r1, r4
 8006be2:	f7ff ff5d 	bl	8006aa0 <__sflush_r>
 8006be6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006be8:	07da      	lsls	r2, r3, #31
 8006bea:	4605      	mov	r5, r0
 8006bec:	d4e4      	bmi.n	8006bb8 <_fflush_r+0xc>
 8006bee:	89a3      	ldrh	r3, [r4, #12]
 8006bf0:	059b      	lsls	r3, r3, #22
 8006bf2:	d4e1      	bmi.n	8006bb8 <_fflush_r+0xc>
 8006bf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bf6:	f7ff fc24 	bl	8006442 <__retarget_lock_release_recursive>
 8006bfa:	e7dd      	b.n	8006bb8 <_fflush_r+0xc>

08006bfc <__swhatbuf_r>:
 8006bfc:	b570      	push	{r4, r5, r6, lr}
 8006bfe:	460c      	mov	r4, r1
 8006c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c04:	2900      	cmp	r1, #0
 8006c06:	b096      	sub	sp, #88	; 0x58
 8006c08:	4615      	mov	r5, r2
 8006c0a:	461e      	mov	r6, r3
 8006c0c:	da0d      	bge.n	8006c2a <__swhatbuf_r+0x2e>
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006c14:	f04f 0100 	mov.w	r1, #0
 8006c18:	bf0c      	ite	eq
 8006c1a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006c1e:	2340      	movne	r3, #64	; 0x40
 8006c20:	2000      	movs	r0, #0
 8006c22:	6031      	str	r1, [r6, #0]
 8006c24:	602b      	str	r3, [r5, #0]
 8006c26:	b016      	add	sp, #88	; 0x58
 8006c28:	bd70      	pop	{r4, r5, r6, pc}
 8006c2a:	466a      	mov	r2, sp
 8006c2c:	f000 f848 	bl	8006cc0 <_fstat_r>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	dbec      	blt.n	8006c0e <__swhatbuf_r+0x12>
 8006c34:	9901      	ldr	r1, [sp, #4]
 8006c36:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006c3a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006c3e:	4259      	negs	r1, r3
 8006c40:	4159      	adcs	r1, r3
 8006c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c46:	e7eb      	b.n	8006c20 <__swhatbuf_r+0x24>

08006c48 <__smakebuf_r>:
 8006c48:	898b      	ldrh	r3, [r1, #12]
 8006c4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006c4c:	079d      	lsls	r5, r3, #30
 8006c4e:	4606      	mov	r6, r0
 8006c50:	460c      	mov	r4, r1
 8006c52:	d507      	bpl.n	8006c64 <__smakebuf_r+0x1c>
 8006c54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006c58:	6023      	str	r3, [r4, #0]
 8006c5a:	6123      	str	r3, [r4, #16]
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	6163      	str	r3, [r4, #20]
 8006c60:	b002      	add	sp, #8
 8006c62:	bd70      	pop	{r4, r5, r6, pc}
 8006c64:	ab01      	add	r3, sp, #4
 8006c66:	466a      	mov	r2, sp
 8006c68:	f7ff ffc8 	bl	8006bfc <__swhatbuf_r>
 8006c6c:	9900      	ldr	r1, [sp, #0]
 8006c6e:	4605      	mov	r5, r0
 8006c70:	4630      	mov	r0, r6
 8006c72:	f7ff f8db 	bl	8005e2c <_malloc_r>
 8006c76:	b948      	cbnz	r0, 8006c8c <__smakebuf_r+0x44>
 8006c78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c7c:	059a      	lsls	r2, r3, #22
 8006c7e:	d4ef      	bmi.n	8006c60 <__smakebuf_r+0x18>
 8006c80:	f023 0303 	bic.w	r3, r3, #3
 8006c84:	f043 0302 	orr.w	r3, r3, #2
 8006c88:	81a3      	strh	r3, [r4, #12]
 8006c8a:	e7e3      	b.n	8006c54 <__smakebuf_r+0xc>
 8006c8c:	89a3      	ldrh	r3, [r4, #12]
 8006c8e:	6020      	str	r0, [r4, #0]
 8006c90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c94:	81a3      	strh	r3, [r4, #12]
 8006c96:	9b00      	ldr	r3, [sp, #0]
 8006c98:	6163      	str	r3, [r4, #20]
 8006c9a:	9b01      	ldr	r3, [sp, #4]
 8006c9c:	6120      	str	r0, [r4, #16]
 8006c9e:	b15b      	cbz	r3, 8006cb8 <__smakebuf_r+0x70>
 8006ca0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	f000 f81d 	bl	8006ce4 <_isatty_r>
 8006caa:	b128      	cbz	r0, 8006cb8 <__smakebuf_r+0x70>
 8006cac:	89a3      	ldrh	r3, [r4, #12]
 8006cae:	f023 0303 	bic.w	r3, r3, #3
 8006cb2:	f043 0301 	orr.w	r3, r3, #1
 8006cb6:	81a3      	strh	r3, [r4, #12]
 8006cb8:	89a3      	ldrh	r3, [r4, #12]
 8006cba:	431d      	orrs	r5, r3
 8006cbc:	81a5      	strh	r5, [r4, #12]
 8006cbe:	e7cf      	b.n	8006c60 <__smakebuf_r+0x18>

08006cc0 <_fstat_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	4d07      	ldr	r5, [pc, #28]	; (8006ce0 <_fstat_r+0x20>)
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	4604      	mov	r4, r0
 8006cc8:	4608      	mov	r0, r1
 8006cca:	4611      	mov	r1, r2
 8006ccc:	602b      	str	r3, [r5, #0]
 8006cce:	f7fa f9e4 	bl	800109a <_fstat>
 8006cd2:	1c43      	adds	r3, r0, #1
 8006cd4:	d102      	bne.n	8006cdc <_fstat_r+0x1c>
 8006cd6:	682b      	ldr	r3, [r5, #0]
 8006cd8:	b103      	cbz	r3, 8006cdc <_fstat_r+0x1c>
 8006cda:	6023      	str	r3, [r4, #0]
 8006cdc:	bd38      	pop	{r3, r4, r5, pc}
 8006cde:	bf00      	nop
 8006ce0:	200015f0 	.word	0x200015f0

08006ce4 <_isatty_r>:
 8006ce4:	b538      	push	{r3, r4, r5, lr}
 8006ce6:	4d06      	ldr	r5, [pc, #24]	; (8006d00 <_isatty_r+0x1c>)
 8006ce8:	2300      	movs	r3, #0
 8006cea:	4604      	mov	r4, r0
 8006cec:	4608      	mov	r0, r1
 8006cee:	602b      	str	r3, [r5, #0]
 8006cf0:	f7fa f9e3 	bl	80010ba <_isatty>
 8006cf4:	1c43      	adds	r3, r0, #1
 8006cf6:	d102      	bne.n	8006cfe <_isatty_r+0x1a>
 8006cf8:	682b      	ldr	r3, [r5, #0]
 8006cfa:	b103      	cbz	r3, 8006cfe <_isatty_r+0x1a>
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	bd38      	pop	{r3, r4, r5, pc}
 8006d00:	200015f0 	.word	0x200015f0

08006d04 <_init>:
 8006d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d06:	bf00      	nop
 8006d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d0a:	bc08      	pop	{r3}
 8006d0c:	469e      	mov	lr, r3
 8006d0e:	4770      	bx	lr

08006d10 <_fini>:
 8006d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d12:	bf00      	nop
 8006d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d16:	bc08      	pop	{r3}
 8006d18:	469e      	mov	lr, r3
 8006d1a:	4770      	bx	lr
