

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Sat Nov 30 21:04:41 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57601|    57601| 0.576 ms | 0.576 ms |  57601|  57601|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2   |    57600|    57600|       150|          -|          -|   384|    no    |
        | + LINEAR_FORWARD_NO_MUL_LOOP_3  |       72|       72|        12|          -|          -|     6|    no    |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 15 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 3 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %w_scale_V)" [./layer.h:153]   --->   Operation 91 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %scales_0_V_read)" [./layer.h:153]   --->   Operation 92 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i22 %w_scale_V_read to i61" [./layer.h:160]   --->   Operation 93 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1835)" [./layer.h:160]   --->   Operation 94 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %scales_0_V_read_1 to i61" [./layer.h:175]   --->   Operation 95 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (8.51ns)   --->   "%mul_ln1148 = mul i61 %zext_ln160, %sext_ln1148" [./layer.h:175]   --->   Operation 96 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i61 %mul_ln1148 to i72" [./layer.h:161]   --->   Operation 97 'sext' 'sext_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:161]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln161, %LINEAR_FORWARD_NO_MUL_LOOP_2_end ]" [./layer.h:161]   --->   Operation 99 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.66ns)   --->   "%icmp_ln161 = icmp eq i9 %j_0_0, -128" [./layer.h:161]   --->   Operation 100 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 101 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln161 = add i9 %j_0_0, 1" [./layer.h:161]   --->   Operation 102 'add' 'add_ln161' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_2_begin" [./layer.h:161]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1836) nounwind" [./layer.h:161]   --->   Operation 104 'specloopname' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:161]   --->   Operation 105 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i9 %j_0_0 to i64" [./layer.h:165]   --->   Operation 106 'zext' 'zext_ln165' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i9 %j_0_0 to i17" [./layer.h:171]   --->   Operation 107 'zext' 'zext_ln1265' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [384 x i40]* %output_0_V, i64 0, i64 %zext_ln165" [./layer.h:171]   --->   Operation 108 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:162]   --->   Operation 109 'br' <Predicate = (!icmp_ln161)> <Delay = 1.76>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1835, i32 %tmp)" [./layer.h:177]   --->   Operation 110 'specregionend' 'empty' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "ret void" [./layer.h:178]   --->   Operation 111 'ret' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_2_begin ], [ %add_ln162, %_ifconv ]" [./layer.h:162]   --->   Operation 112 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln162 = icmp eq i3 %ko_0_0, -2" [./layer.h:162]   --->   Operation 113 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 114 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.65ns)   --->   "%add_ln162 = add i3 %ko_0_0, 1" [./layer.h:162]   --->   Operation 115 'add' 'add_ln162' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %LINEAR_FORWARD_NO_MUL_LOOP_2_end, label %_ifconv" [./layer.h:162]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln2 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %ko_0_0, i4 0)" [./layer.h:164]   --->   Operation 117 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i7 %shl_ln2 to i64" [./layer.h:165]   --->   Operation 118 'zext' 'zext_ln165_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_56 = call i16 @_ssdm_op_BitConcatenate.i16.i3.i13(i3 %ko_0_0, i13 0)" [./layer.h:165]   --->   Operation 119 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln165_17 = zext i16 %tmp_56 to i17" [./layer.h:165]   --->   Operation 120 'zext' 'zext_ln165_17' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_57 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %ko_0_0, i11 0)" [./layer.h:165]   --->   Operation 121 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln165_18 = zext i14 %tmp_57 to i17" [./layer.h:165]   --->   Operation 122 'zext' 'zext_ln165_18' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.07ns)   --->   "%sub_ln165 = sub i17 %zext_ln165_17, %zext_ln165_18" [./layer.h:165]   --->   Operation 123 'sub' 'sub_ln165' <Predicate = (!icmp_ln162)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i17 %sub_ln165 to i9" [./layer.h:165]   --->   Operation 124 'trunc' 'trunc_ln165' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.99ns)   --->   "%or_ln165 = or i9 %trunc_ln165, %j_0_0" [./layer.h:165]   --->   Operation 125 'or' 'or_ln165' <Predicate = (!icmp_ln162)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %sub_ln165, i32 9, i32 16)" [./layer.h:165]   --->   Operation 126 'partselect' 'tmp_86' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_87 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_86, i9 %or_ln165)" [./layer.h:165]   --->   Operation 127 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i17 %tmp_87 to i64" [./layer.h:165]   --->   Operation 128 'sext' 'sext_ln165' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%packed_weights_addr = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165" [./layer.h:165]   --->   Operation 129 'getelementptr' 'packed_weights_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:165]   --->   Operation 130 'load' 'packed_weights_load' <Predicate = (!icmp_ln162)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%input_0_0_V_addr = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_1" [./layer.h:169]   --->   Operation 131 'getelementptr' 'input_0_0_V_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (2.30ns)   --->   "%input_0_0_V_load = load i8* %input_0_0_V_addr, align 1" [./layer.h:169]   --->   Operation 132 'load' 'input_0_0_V_load' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_1" [./layer.h:169]   --->   Operation 133 'getelementptr' 'input_1_0_V_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (2.30ns)   --->   "%input_1_0_V_load = load i8* %input_1_0_V_addr, align 1" [./layer.h:169]   --->   Operation 134 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_1" [./layer.h:169]   --->   Operation 135 'getelementptr' 'input_2_0_V_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (2.30ns)   --->   "%input_2_0_V_load = load i8* %input_2_0_V_addr, align 1" [./layer.h:169]   --->   Operation 136 'load' 'input_2_0_V_load' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%input_3_0_V_addr = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_1" [./layer.h:169]   --->   Operation 137 'getelementptr' 'input_3_0_V_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (2.30ns)   --->   "%input_3_0_V_load = load i8* %input_3_0_V_addr, align 1" [./layer.h:169]   --->   Operation 138 'load' 'input_3_0_V_load' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln164 = or i7 %shl_ln2, 1" [./layer.h:164]   --->   Operation 139 'or' 'or_ln164' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln165_2 = zext i7 %or_ln164 to i64" [./layer.h:165]   --->   Operation 140 'zext' 'zext_ln165_2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_58 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164, i9 0)" [./layer.h:165]   --->   Operation 141 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln165_19 = zext i16 %tmp_58 to i17" [./layer.h:165]   --->   Operation 142 'zext' 'zext_ln165_19' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_59 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164, i7 0)" [./layer.h:165]   --->   Operation 143 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln165_20 = zext i14 %tmp_59 to i17" [./layer.h:165]   --->   Operation 144 'zext' 'zext_ln165_20' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_1 = sub i17 %zext_ln165_19, %zext_ln165_20" [./layer.h:165]   --->   Operation 145 'sub' 'sub_ln165_1' <Predicate = (!icmp_ln162)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165 = add i17 %zext_ln1265, %sub_ln165_1" [./layer.h:165]   --->   Operation 146 'add' 'add_ln165' <Predicate = (!icmp_ln162)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln165_1 = sext i17 %add_ln165 to i64" [./layer.h:165]   --->   Operation 147 'sext' 'sext_ln165_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%packed_weights_addr_1 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_1" [./layer.h:165]   --->   Operation 148 'getelementptr' 'packed_weights_addr_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (3.25ns)   --->   "%packed_weights_load_1 = load i8* %packed_weights_addr_1, align 1" [./layer.h:165]   --->   Operation 149 'load' 'packed_weights_load_1' <Predicate = (!icmp_ln162)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_1 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_2" [./layer.h:169]   --->   Operation 150 'getelementptr' 'input_0_0_V_addr_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (2.30ns)   --->   "%input_0_0_V_load_1 = load i8* %input_0_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 151 'load' 'input_0_0_V_load_1' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_1 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_2" [./layer.h:169]   --->   Operation 152 'getelementptr' 'input_1_0_V_addr_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (2.30ns)   --->   "%input_1_0_V_load_1 = load i8* %input_1_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 153 'load' 'input_1_0_V_load_1' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_1 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_2" [./layer.h:169]   --->   Operation 154 'getelementptr' 'input_2_0_V_addr_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 155 [2/2] (2.30ns)   --->   "%input_2_0_V_load_1 = load i8* %input_2_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 155 'load' 'input_2_0_V_load_1' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_1 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_2" [./layer.h:169]   --->   Operation 156 'getelementptr' 'input_3_0_V_addr_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 157 [2/2] (2.30ns)   --->   "%input_3_0_V_load_1 = load i8* %input_3_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 157 'load' 'input_3_0_V_load_1' <Predicate = (!icmp_ln162)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 158 [2/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:175]   --->   Operation 158 'load' 'output_0_V_load' <Predicate = (icmp_ln162)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 159 [1/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:165]   --->   Operation 159 'load' 'packed_weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i8 %packed_weights_load to i2" [./layer.h:167]   --->   Operation 160 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.95ns)   --->   "%icmp_ln169 = icmp eq i2 %trunc_ln167, 1" [./layer.h:169]   --->   Operation 161 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/2] (2.30ns)   --->   "%input_0_0_V_load = load i8* %input_0_0_V_addr, align 1" [./layer.h:169]   --->   Operation 162 'load' 'input_0_0_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 163 [1/1] (0.95ns)   --->   "%icmp_ln170 = icmp eq i2 %trunc_ln167, -2" [./layer.h:170]   --->   Operation 163 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_0_V_load" [./layer.h:170]   --->   Operation 164 'sub' 'sub_ln701' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%xor_ln169 = xor i1 %icmp_ln169, true" [./layer.h:169]   --->   Operation 165 'xor' 'xor_ln169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170 = and i1 %icmp_ln170, %xor_ln169" [./layer.h:170]   --->   Operation 166 'and' 'and_ln170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%select_ln169 = select i1 %icmp_ln169, i8 %input_0_0_V_load, i8 0" [./layer.h:169]   --->   Operation 167 'select' 'select_ln169' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln170 = select i1 %and_ln170, i8 %sub_ln701, i8 %select_ln169" [./layer.h:170]   --->   Operation 168 'select' 'select_ln170' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln167_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load, i32 2, i32 3)" [./layer.h:167]   --->   Operation 169 'partselect' 'trunc_ln167_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/2] (2.30ns)   --->   "%input_1_0_V_load = load i8* %input_1_0_V_addr, align 1" [./layer.h:169]   --->   Operation 170 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln167_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load, i32 4, i32 5)" [./layer.h:167]   --->   Operation 171 'partselect' 'trunc_ln167_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/2] (2.30ns)   --->   "%input_2_0_V_load = load i8* %input_2_0_V_addr, align 1" [./layer.h:169]   --->   Operation 172 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load, i32 6, i32 7)" [./layer.h:169]   --->   Operation 173 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/2] (2.30ns)   --->   "%input_3_0_V_load = load i8* %input_3_0_V_addr, align 1" [./layer.h:169]   --->   Operation 174 'load' 'input_3_0_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 175 [1/2] (3.25ns)   --->   "%packed_weights_load_1 = load i8* %packed_weights_addr_1, align 1" [./layer.h:165]   --->   Operation 175 'load' 'packed_weights_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln167_2 = trunc i8 %packed_weights_load_1 to i2" [./layer.h:167]   --->   Operation 176 'trunc' 'trunc_ln167_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/2] (2.30ns)   --->   "%input_0_0_V_load_1 = load i8* %input_0_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 177 'load' 'input_0_0_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln167_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_1, i32 2, i32 3)" [./layer.h:167]   --->   Operation 178 'partselect' 'trunc_ln167_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/2] (2.30ns)   --->   "%input_1_0_V_load_1 = load i8* %input_1_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 179 'load' 'input_1_0_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln167_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_1, i32 4, i32 5)" [./layer.h:167]   --->   Operation 180 'partselect' 'trunc_ln167_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/2] (2.30ns)   --->   "%input_2_0_V_load_1 = load i8* %input_2_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 181 'load' 'input_2_0_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_1, i32 6, i32 7)" [./layer.h:169]   --->   Operation 182 'partselect' 'trunc_ln169_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/2] (2.30ns)   --->   "%input_3_0_V_load_1 = load i8* %input_3_0_V_addr_1, align 1" [./layer.h:169]   --->   Operation 183 'load' 'input_3_0_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln164_1 = or i7 %shl_ln2, 2" [./layer.h:164]   --->   Operation 184 'or' 'or_ln164_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln165_3 = zext i7 %or_ln164_1 to i64" [./layer.h:165]   --->   Operation 185 'zext' 'zext_ln165_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_60 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_1, i9 0)" [./layer.h:165]   --->   Operation 186 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln165_21 = zext i16 %tmp_60 to i17" [./layer.h:165]   --->   Operation 187 'zext' 'zext_ln165_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_61 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_1, i7 0)" [./layer.h:165]   --->   Operation 188 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln165_22 = zext i14 %tmp_61 to i17" [./layer.h:165]   --->   Operation 189 'zext' 'zext_ln165_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_2 = sub i17 %zext_ln165_21, %zext_ln165_22" [./layer.h:165]   --->   Operation 190 'sub' 'sub_ln165_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 191 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_1 = add i17 %zext_ln1265, %sub_ln165_2" [./layer.h:165]   --->   Operation 191 'add' 'add_ln165_1' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln165_2 = sext i17 %add_ln165_1 to i64" [./layer.h:165]   --->   Operation 192 'sext' 'sext_ln165_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%packed_weights_addr_2 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_2" [./layer.h:165]   --->   Operation 193 'getelementptr' 'packed_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [2/2] (3.25ns)   --->   "%packed_weights_load_2 = load i8* %packed_weights_addr_2, align 1" [./layer.h:165]   --->   Operation 194 'load' 'packed_weights_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_2 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_3" [./layer.h:169]   --->   Operation 195 'getelementptr' 'input_0_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (2.30ns)   --->   "%input_0_0_V_load_2 = load i8* %input_0_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 196 'load' 'input_0_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_2 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_3" [./layer.h:169]   --->   Operation 197 'getelementptr' 'input_1_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (2.30ns)   --->   "%input_1_0_V_load_2 = load i8* %input_1_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 198 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_2 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_3" [./layer.h:169]   --->   Operation 199 'getelementptr' 'input_2_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [2/2] (2.30ns)   --->   "%input_2_0_V_load_2 = load i8* %input_2_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 200 'load' 'input_2_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_2 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_3" [./layer.h:169]   --->   Operation 201 'getelementptr' 'input_3_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [2/2] (2.30ns)   --->   "%input_3_0_V_load_2 = load i8* %input_3_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 202 'load' 'input_3_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln164_2 = or i7 %shl_ln2, 3" [./layer.h:164]   --->   Operation 203 'or' 'or_ln164_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln165_4 = zext i7 %or_ln164_2 to i64" [./layer.h:165]   --->   Operation 204 'zext' 'zext_ln165_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_62 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_2, i9 0)" [./layer.h:165]   --->   Operation 205 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln165_23 = zext i16 %tmp_62 to i17" [./layer.h:165]   --->   Operation 206 'zext' 'zext_ln165_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_63 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_2, i7 0)" [./layer.h:165]   --->   Operation 207 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln165_24 = zext i14 %tmp_63 to i17" [./layer.h:165]   --->   Operation 208 'zext' 'zext_ln165_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_3 = sub i17 %zext_ln165_23, %zext_ln165_24" [./layer.h:165]   --->   Operation 209 'sub' 'sub_ln165_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_2 = add i17 %zext_ln1265, %sub_ln165_3" [./layer.h:165]   --->   Operation 210 'add' 'add_ln165_2' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln165_3 = sext i17 %add_ln165_2 to i64" [./layer.h:165]   --->   Operation 211 'sext' 'sext_ln165_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%packed_weights_addr_3 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_3" [./layer.h:165]   --->   Operation 212 'getelementptr' 'packed_weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [2/2] (3.25ns)   --->   "%packed_weights_load_3 = load i8* %packed_weights_addr_3, align 1" [./layer.h:165]   --->   Operation 213 'load' 'packed_weights_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_3 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_4" [./layer.h:169]   --->   Operation 214 'getelementptr' 'input_0_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [2/2] (2.30ns)   --->   "%input_0_0_V_load_3 = load i8* %input_0_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 215 'load' 'input_0_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_3 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_4" [./layer.h:169]   --->   Operation 216 'getelementptr' 'input_1_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [2/2] (2.30ns)   --->   "%input_1_0_V_load_3 = load i8* %input_1_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 217 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_3 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_4" [./layer.h:169]   --->   Operation 218 'getelementptr' 'input_2_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [2/2] (2.30ns)   --->   "%input_2_0_V_load_3 = load i8* %input_2_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 219 'load' 'input_2_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_3 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_4" [./layer.h:169]   --->   Operation 220 'getelementptr' 'input_3_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [2/2] (2.30ns)   --->   "%input_3_0_V_load_3 = load i8* %input_3_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 221 'load' 'input_3_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 5 <SV = 4> <Delay = 7.82>
ST_5 : Operation 222 [2/2] (3.25ns)   --->   "%output_0_V_load_1 = load i40* %output_0_V_addr, align 8" [./layer.h:171]   --->   Operation 222 'load' 'output_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 223 [1/1] (0.95ns)   --->   "%icmp_ln169_1 = icmp eq i2 %trunc_ln167_3, 1" [./layer.h:169]   --->   Operation 223 'icmp' 'icmp_ln169_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.95ns)   --->   "%icmp_ln170_1 = icmp eq i2 %trunc_ln167_3, -2" [./layer.h:170]   --->   Operation 224 'icmp' 'icmp_ln170_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (1.91ns)   --->   "%sub_ln701_1 = sub i8 0, %input_1_0_V_load" [./layer.h:170]   --->   Operation 225 'sub' 'sub_ln701_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%xor_ln169_1 = xor i1 %icmp_ln169_1, true" [./layer.h:169]   --->   Operation 226 'xor' 'xor_ln169_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%and_ln170_1 = and i1 %icmp_ln170_1, %xor_ln169_1" [./layer.h:170]   --->   Operation 227 'and' 'and_ln170_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln169_1 = select i1 %icmp_ln169_1, i8 %input_1_0_V_load, i8 0" [./layer.h:169]   --->   Operation 228 'select' 'select_ln169_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln170_1 = select i1 %and_ln170_1, i8 %sub_ln701_1, i8 %select_ln169_1" [./layer.h:170]   --->   Operation 229 'select' 'select_ln170_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%shl_ln703_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_1, i16 0)" [./layer.h:171]   --->   Operation 230 'bitconcatenate' 'shl_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_1 = sext i24 %shl_ln703_1 to i25" [./layer.h:171]   --->   Operation 231 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.95ns)   --->   "%icmp_ln169_2 = icmp eq i2 %trunc_ln167_4, 1" [./layer.h:169]   --->   Operation 232 'icmp' 'icmp_ln169_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.95ns)   --->   "%icmp_ln170_2 = icmp eq i2 %trunc_ln167_4, -2" [./layer.h:170]   --->   Operation 233 'icmp' 'icmp_ln170_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (1.91ns)   --->   "%sub_ln701_2 = sub i8 0, %input_2_0_V_load" [./layer.h:170]   --->   Operation 234 'sub' 'sub_ln701_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%xor_ln169_2 = xor i1 %icmp_ln169_2, true" [./layer.h:169]   --->   Operation 235 'xor' 'xor_ln169_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%and_ln170_2 = and i1 %icmp_ln170_2, %xor_ln169_2" [./layer.h:170]   --->   Operation 236 'and' 'and_ln170_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln169_2 = select i1 %icmp_ln169_2, i8 %input_2_0_V_load, i8 0" [./layer.h:169]   --->   Operation 237 'select' 'select_ln169_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln170_2 = select i1 %and_ln170_2, i8 %sub_ln701_2, i8 %select_ln169_2" [./layer.h:170]   --->   Operation 238 'select' 'select_ln170_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_2, i16 0)" [./layer.h:171]   --->   Operation 239 'bitconcatenate' 'shl_ln703_2' <Predicate = true> <Delay = 1.24>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_2 = sext i24 %shl_ln703_2 to i25" [./layer.h:171]   --->   Operation 240 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.95ns)   --->   "%icmp_ln169_3 = icmp eq i2 %trunc_ln3, 1" [./layer.h:169]   --->   Operation 241 'icmp' 'icmp_ln169_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.95ns)   --->   "%icmp_ln170_3 = icmp eq i2 %trunc_ln3, -2" [./layer.h:170]   --->   Operation 242 'icmp' 'icmp_ln170_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (1.91ns)   --->   "%sub_ln701_3 = sub i8 0, %input_3_0_V_load" [./layer.h:170]   --->   Operation 243 'sub' 'sub_ln701_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%xor_ln169_3 = xor i1 %icmp_ln169_3, true" [./layer.h:169]   --->   Operation 244 'xor' 'xor_ln169_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%and_ln170_3 = and i1 %icmp_ln170_3, %xor_ln169_3" [./layer.h:170]   --->   Operation 245 'and' 'and_ln170_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln169_3 = select i1 %icmp_ln169_3, i8 %input_3_0_V_load, i8 0" [./layer.h:169]   --->   Operation 246 'select' 'select_ln169_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln170_3 = select i1 %and_ln170_3, i8 %sub_ln701_3, i8 %select_ln169_3" [./layer.h:170]   --->   Operation 247 'select' 'select_ln170_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%shl_ln703_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_3, i16 0)" [./layer.h:171]   --->   Operation 248 'bitconcatenate' 'shl_ln703_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_3 = sext i24 %shl_ln703_3 to i25" [./layer.h:171]   --->   Operation 249 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.95ns)   --->   "%icmp_ln169_4 = icmp eq i2 %trunc_ln167_2, 1" [./layer.h:169]   --->   Operation 250 'icmp' 'icmp_ln169_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.95ns)   --->   "%icmp_ln170_4 = icmp eq i2 %trunc_ln167_2, -2" [./layer.h:170]   --->   Operation 251 'icmp' 'icmp_ln170_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (1.91ns)   --->   "%sub_ln701_4 = sub i8 0, %input_0_0_V_load_1" [./layer.h:170]   --->   Operation 252 'sub' 'sub_ln701_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%xor_ln169_4 = xor i1 %icmp_ln169_4, true" [./layer.h:169]   --->   Operation 253 'xor' 'xor_ln169_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%and_ln170_4 = and i1 %icmp_ln170_4, %xor_ln169_4" [./layer.h:170]   --->   Operation 254 'and' 'and_ln170_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln169_4 = select i1 %icmp_ln169_4, i8 %input_0_0_V_load_1, i8 0" [./layer.h:169]   --->   Operation 255 'select' 'select_ln169_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln170_4 = select i1 %and_ln170_4, i8 %sub_ln701_4, i8 %select_ln169_4" [./layer.h:170]   --->   Operation 256 'select' 'select_ln170_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_4 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_4, i16 0)" [./layer.h:171]   --->   Operation 257 'bitconcatenate' 'shl_ln703_4' <Predicate = true> <Delay = 1.24>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_4 = sext i24 %shl_ln703_4 to i25" [./layer.h:171]   --->   Operation 258 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.95ns)   --->   "%icmp_ln169_5 = icmp eq i2 %trunc_ln167_8, 1" [./layer.h:169]   --->   Operation 259 'icmp' 'icmp_ln169_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.95ns)   --->   "%icmp_ln170_5 = icmp eq i2 %trunc_ln167_8, -2" [./layer.h:170]   --->   Operation 260 'icmp' 'icmp_ln170_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (1.91ns)   --->   "%sub_ln701_5 = sub i8 0, %input_1_0_V_load_1" [./layer.h:170]   --->   Operation 261 'sub' 'sub_ln701_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%xor_ln169_5 = xor i1 %icmp_ln169_5, true" [./layer.h:169]   --->   Operation 262 'xor' 'xor_ln169_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%and_ln170_5 = and i1 %icmp_ln170_5, %xor_ln169_5" [./layer.h:170]   --->   Operation 263 'and' 'and_ln170_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln169_5 = select i1 %icmp_ln169_5, i8 %input_1_0_V_load_1, i8 0" [./layer.h:169]   --->   Operation 264 'select' 'select_ln169_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln170_5 = select i1 %and_ln170_5, i8 %sub_ln701_5, i8 %select_ln169_5" [./layer.h:170]   --->   Operation 265 'select' 'select_ln170_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%shl_ln703_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_5, i16 0)" [./layer.h:171]   --->   Operation 266 'bitconcatenate' 'shl_ln703_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_5 = sext i24 %shl_ln703_5 to i25" [./layer.h:171]   --->   Operation 267 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.95ns)   --->   "%icmp_ln169_6 = icmp eq i2 %trunc_ln167_9, 1" [./layer.h:169]   --->   Operation 268 'icmp' 'icmp_ln169_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.95ns)   --->   "%icmp_ln170_6 = icmp eq i2 %trunc_ln167_9, -2" [./layer.h:170]   --->   Operation 269 'icmp' 'icmp_ln170_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (1.91ns)   --->   "%sub_ln701_6 = sub i8 0, %input_2_0_V_load_1" [./layer.h:170]   --->   Operation 270 'sub' 'sub_ln701_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%xor_ln169_6 = xor i1 %icmp_ln169_6, true" [./layer.h:169]   --->   Operation 271 'xor' 'xor_ln169_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%and_ln170_6 = and i1 %icmp_ln170_6, %xor_ln169_6" [./layer.h:170]   --->   Operation 272 'and' 'and_ln170_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln169_6 = select i1 %icmp_ln169_6, i8 %input_2_0_V_load_1, i8 0" [./layer.h:169]   --->   Operation 273 'select' 'select_ln169_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln170_6 = select i1 %and_ln170_6, i8 %sub_ln701_6, i8 %select_ln169_6" [./layer.h:170]   --->   Operation 274 'select' 'select_ln170_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_6 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_6, i16 0)" [./layer.h:171]   --->   Operation 275 'bitconcatenate' 'shl_ln703_6' <Predicate = true> <Delay = 1.24>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_6 = sext i24 %shl_ln703_6 to i25" [./layer.h:171]   --->   Operation 276 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.95ns)   --->   "%icmp_ln169_7 = icmp eq i2 %trunc_ln169_1, 1" [./layer.h:169]   --->   Operation 277 'icmp' 'icmp_ln169_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.95ns)   --->   "%icmp_ln170_7 = icmp eq i2 %trunc_ln169_1, -2" [./layer.h:170]   --->   Operation 278 'icmp' 'icmp_ln170_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (1.91ns)   --->   "%sub_ln701_7 = sub i8 0, %input_3_0_V_load_1" [./layer.h:170]   --->   Operation 279 'sub' 'sub_ln701_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%xor_ln169_7 = xor i1 %icmp_ln169_7, true" [./layer.h:169]   --->   Operation 280 'xor' 'xor_ln169_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%and_ln170_7 = and i1 %icmp_ln170_7, %xor_ln169_7" [./layer.h:170]   --->   Operation 281 'and' 'and_ln170_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln169_7 = select i1 %icmp_ln169_7, i8 %input_3_0_V_load_1, i8 0" [./layer.h:169]   --->   Operation 282 'select' 'select_ln169_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln170_7 = select i1 %and_ln170_7, i8 %sub_ln701_7, i8 %select_ln169_7" [./layer.h:170]   --->   Operation 283 'select' 'select_ln170_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%shl_ln703_7 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_7, i16 0)" [./layer.h:171]   --->   Operation 284 'bitconcatenate' 'shl_ln703_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_7 = sext i24 %shl_ln703_7 to i25" [./layer.h:171]   --->   Operation 285 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/2] (3.25ns)   --->   "%packed_weights_load_2 = load i8* %packed_weights_addr_2, align 1" [./layer.h:165]   --->   Operation 286 'load' 'packed_weights_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln167_6 = trunc i8 %packed_weights_load_2 to i2" [./layer.h:167]   --->   Operation 287 'trunc' 'trunc_ln167_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.95ns)   --->   "%icmp_ln169_8 = icmp eq i2 %trunc_ln167_6, 1" [./layer.h:169]   --->   Operation 288 'icmp' 'icmp_ln169_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/2] (2.30ns)   --->   "%input_0_0_V_load_2 = load i8* %input_0_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 289 'load' 'input_0_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 290 [1/1] (0.95ns)   --->   "%icmp_ln170_8 = icmp eq i2 %trunc_ln167_6, -2" [./layer.h:170]   --->   Operation 290 'icmp' 'icmp_ln170_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (1.91ns)   --->   "%sub_ln701_8 = sub i8 0, %input_0_0_V_load_2" [./layer.h:170]   --->   Operation 291 'sub' 'sub_ln701_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%xor_ln169_8 = xor i1 %icmp_ln169_8, true" [./layer.h:169]   --->   Operation 292 'xor' 'xor_ln169_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%and_ln170_8 = and i1 %icmp_ln170_8, %xor_ln169_8" [./layer.h:170]   --->   Operation 293 'and' 'and_ln170_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln169_8 = select i1 %icmp_ln169_8, i8 %input_0_0_V_load_2, i8 0" [./layer.h:169]   --->   Operation 294 'select' 'select_ln169_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln170_8 = select i1 %and_ln170_8, i8 %sub_ln701_8, i8 %select_ln169_8" [./layer.h:170]   --->   Operation 295 'select' 'select_ln170_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_8 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_8, i16 0)" [./layer.h:171]   --->   Operation 296 'bitconcatenate' 'shl_ln703_8' <Predicate = true> <Delay = 1.24>
ST_5 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_8 = sext i24 %shl_ln703_8 to i25" [./layer.h:171]   --->   Operation 297 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln167_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_2, i32 2, i32 3)" [./layer.h:167]   --->   Operation 298 'partselect' 'trunc_ln167_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.95ns)   --->   "%icmp_ln169_9 = icmp eq i2 %trunc_ln167_1, 1" [./layer.h:169]   --->   Operation 299 'icmp' 'icmp_ln169_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/2] (2.30ns)   --->   "%input_1_0_V_load_2 = load i8* %input_1_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 300 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 301 [1/1] (0.95ns)   --->   "%icmp_ln170_9 = icmp eq i2 %trunc_ln167_1, -2" [./layer.h:170]   --->   Operation 301 'icmp' 'icmp_ln170_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (1.91ns)   --->   "%sub_ln701_9 = sub i8 0, %input_1_0_V_load_2" [./layer.h:170]   --->   Operation 302 'sub' 'sub_ln701_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%xor_ln169_9 = xor i1 %icmp_ln169_9, true" [./layer.h:169]   --->   Operation 303 'xor' 'xor_ln169_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%and_ln170_9 = and i1 %icmp_ln170_9, %xor_ln169_9" [./layer.h:170]   --->   Operation 304 'and' 'and_ln170_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln169_9 = select i1 %icmp_ln169_9, i8 %input_1_0_V_load_2, i8 0" [./layer.h:169]   --->   Operation 305 'select' 'select_ln169_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln170_9 = select i1 %and_ln170_9, i8 %sub_ln701_9, i8 %select_ln169_9" [./layer.h:170]   --->   Operation 306 'select' 'select_ln170_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%shl_ln703_9 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_9, i16 0)" [./layer.h:171]   --->   Operation 307 'bitconcatenate' 'shl_ln703_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_9 = sext i24 %shl_ln703_9 to i25" [./layer.h:171]   --->   Operation 308 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln167_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_2, i32 4, i32 5)" [./layer.h:167]   --->   Operation 309 'partselect' 'trunc_ln167_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.95ns)   --->   "%icmp_ln169_10 = icmp eq i2 %trunc_ln167_5, 1" [./layer.h:169]   --->   Operation 310 'icmp' 'icmp_ln169_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/2] (2.30ns)   --->   "%input_2_0_V_load_2 = load i8* %input_2_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 311 'load' 'input_2_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 312 [1/1] (0.95ns)   --->   "%icmp_ln170_10 = icmp eq i2 %trunc_ln167_5, -2" [./layer.h:170]   --->   Operation 312 'icmp' 'icmp_ln170_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (1.91ns)   --->   "%sub_ln701_10 = sub i8 0, %input_2_0_V_load_2" [./layer.h:170]   --->   Operation 313 'sub' 'sub_ln701_10' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%xor_ln169_10 = xor i1 %icmp_ln169_10, true" [./layer.h:169]   --->   Operation 314 'xor' 'xor_ln169_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%and_ln170_10 = and i1 %icmp_ln170_10, %xor_ln169_10" [./layer.h:170]   --->   Operation 315 'and' 'and_ln170_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln169_10 = select i1 %icmp_ln169_10, i8 %input_2_0_V_load_2, i8 0" [./layer.h:169]   --->   Operation 316 'select' 'select_ln169_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln170_10 = select i1 %and_ln170_10, i8 %sub_ln701_10, i8 %select_ln169_10" [./layer.h:170]   --->   Operation 317 'select' 'select_ln170_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_10, i16 0)" [./layer.h:171]   --->   Operation 318 'bitconcatenate' 'shl_ln703_s' <Predicate = true> <Delay = 1.24>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_10 = sext i24 %shl_ln703_s to i25" [./layer.h:171]   --->   Operation 319 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_2, i32 6, i32 7)" [./layer.h:169]   --->   Operation 320 'partselect' 'trunc_ln169_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.95ns)   --->   "%icmp_ln169_11 = icmp eq i2 %trunc_ln169_2, 1" [./layer.h:169]   --->   Operation 321 'icmp' 'icmp_ln169_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/2] (2.30ns)   --->   "%input_3_0_V_load_2 = load i8* %input_3_0_V_addr_2, align 1" [./layer.h:169]   --->   Operation 322 'load' 'input_3_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 323 [1/1] (0.95ns)   --->   "%icmp_ln170_11 = icmp eq i2 %trunc_ln169_2, -2" [./layer.h:170]   --->   Operation 323 'icmp' 'icmp_ln170_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (1.91ns)   --->   "%sub_ln701_11 = sub i8 0, %input_3_0_V_load_2" [./layer.h:170]   --->   Operation 324 'sub' 'sub_ln701_11' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%xor_ln169_11 = xor i1 %icmp_ln169_11, true" [./layer.h:169]   --->   Operation 325 'xor' 'xor_ln169_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%and_ln170_11 = and i1 %icmp_ln170_11, %xor_ln169_11" [./layer.h:170]   --->   Operation 326 'and' 'and_ln170_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln169_11 = select i1 %icmp_ln169_11, i8 %input_3_0_V_load_2, i8 0" [./layer.h:169]   --->   Operation 327 'select' 'select_ln169_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln170_11 = select i1 %and_ln170_11, i8 %sub_ln701_11, i8 %select_ln169_11" [./layer.h:170]   --->   Operation 328 'select' 'select_ln170_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%shl_ln703_10 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_11, i16 0)" [./layer.h:171]   --->   Operation 329 'bitconcatenate' 'shl_ln703_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_11 = sext i24 %shl_ln703_10 to i25" [./layer.h:171]   --->   Operation 330 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [1/2] (3.25ns)   --->   "%packed_weights_load_3 = load i8* %packed_weights_addr_3, align 1" [./layer.h:165]   --->   Operation 331 'load' 'packed_weights_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln167_7 = trunc i8 %packed_weights_load_3 to i2" [./layer.h:167]   --->   Operation 332 'trunc' 'trunc_ln167_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.95ns)   --->   "%icmp_ln169_12 = icmp eq i2 %trunc_ln167_7, 1" [./layer.h:169]   --->   Operation 333 'icmp' 'icmp_ln169_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/2] (2.30ns)   --->   "%input_0_0_V_load_3 = load i8* %input_0_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 334 'load' 'input_0_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 335 [1/1] (0.95ns)   --->   "%icmp_ln170_12 = icmp eq i2 %trunc_ln167_7, -2" [./layer.h:170]   --->   Operation 335 'icmp' 'icmp_ln170_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (1.91ns)   --->   "%sub_ln701_12 = sub i8 0, %input_0_0_V_load_3" [./layer.h:170]   --->   Operation 336 'sub' 'sub_ln701_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%xor_ln169_12 = xor i1 %icmp_ln169_12, true" [./layer.h:169]   --->   Operation 337 'xor' 'xor_ln169_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%and_ln170_12 = and i1 %icmp_ln170_12, %xor_ln169_12" [./layer.h:170]   --->   Operation 338 'and' 'and_ln170_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln169_12 = select i1 %icmp_ln169_12, i8 %input_0_0_V_load_3, i8 0" [./layer.h:169]   --->   Operation 339 'select' 'select_ln169_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln170_12 = select i1 %and_ln170_12, i8 %sub_ln701_12, i8 %select_ln169_12" [./layer.h:170]   --->   Operation 340 'select' 'select_ln170_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_12, i16 0)" [./layer.h:171]   --->   Operation 341 'bitconcatenate' 'shl_ln703_11' <Predicate = true> <Delay = 1.24>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_12 = sext i24 %shl_ln703_11 to i25" [./layer.h:171]   --->   Operation 342 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln167_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_3, i32 2, i32 3)" [./layer.h:167]   --->   Operation 343 'partselect' 'trunc_ln167_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.95ns)   --->   "%icmp_ln169_13 = icmp eq i2 %trunc_ln167_s, 1" [./layer.h:169]   --->   Operation 344 'icmp' 'icmp_ln169_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/2] (2.30ns)   --->   "%input_1_0_V_load_3 = load i8* %input_1_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 345 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 346 [1/1] (0.95ns)   --->   "%icmp_ln170_13 = icmp eq i2 %trunc_ln167_s, -2" [./layer.h:170]   --->   Operation 346 'icmp' 'icmp_ln170_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (1.91ns)   --->   "%sub_ln701_13 = sub i8 0, %input_1_0_V_load_3" [./layer.h:170]   --->   Operation 347 'sub' 'sub_ln701_13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%xor_ln169_13 = xor i1 %icmp_ln169_13, true" [./layer.h:169]   --->   Operation 348 'xor' 'xor_ln169_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%and_ln170_13 = and i1 %icmp_ln170_13, %xor_ln169_13" [./layer.h:170]   --->   Operation 349 'and' 'and_ln170_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln169_13 = select i1 %icmp_ln169_13, i8 %input_1_0_V_load_3, i8 0" [./layer.h:169]   --->   Operation 350 'select' 'select_ln169_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln170_13 = select i1 %and_ln170_13, i8 %sub_ln701_13, i8 %select_ln169_13" [./layer.h:170]   --->   Operation 351 'select' 'select_ln170_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%shl_ln703_12 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_13, i16 0)" [./layer.h:171]   --->   Operation 352 'bitconcatenate' 'shl_ln703_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_13 = sext i24 %shl_ln703_12 to i25" [./layer.h:171]   --->   Operation 353 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln167_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_3, i32 4, i32 5)" [./layer.h:167]   --->   Operation 354 'partselect' 'trunc_ln167_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.95ns)   --->   "%icmp_ln169_14 = icmp eq i2 %trunc_ln167_10, 1" [./layer.h:169]   --->   Operation 355 'icmp' 'icmp_ln169_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/2] (2.30ns)   --->   "%input_2_0_V_load_3 = load i8* %input_2_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 356 'load' 'input_2_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 357 [1/1] (0.95ns)   --->   "%icmp_ln170_14 = icmp eq i2 %trunc_ln167_10, -2" [./layer.h:170]   --->   Operation 357 'icmp' 'icmp_ln170_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (1.91ns)   --->   "%sub_ln701_14 = sub i8 0, %input_2_0_V_load_3" [./layer.h:170]   --->   Operation 358 'sub' 'sub_ln701_14' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%xor_ln169_14 = xor i1 %icmp_ln169_14, true" [./layer.h:169]   --->   Operation 359 'xor' 'xor_ln169_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%and_ln170_14 = and i1 %icmp_ln170_14, %xor_ln169_14" [./layer.h:170]   --->   Operation 360 'and' 'and_ln170_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%select_ln169_14 = select i1 %icmp_ln169_14, i8 %input_2_0_V_load_3, i8 0" [./layer.h:169]   --->   Operation 361 'select' 'select_ln169_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%select_ln170_14 = select i1 %and_ln170_14, i8 %sub_ln701_14, i8 %select_ln169_14" [./layer.h:170]   --->   Operation 362 'select' 'select_ln170_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_13 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_14, i16 0)" [./layer.h:171]   --->   Operation 363 'bitconcatenate' 'shl_ln703_13' <Predicate = true> <Delay = 1.24>
ST_5 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_14 = sext i24 %shl_ln703_13 to i25" [./layer.h:171]   --->   Operation 364 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln169_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_3, i32 6, i32 7)" [./layer.h:169]   --->   Operation 365 'partselect' 'trunc_ln169_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/2] (2.30ns)   --->   "%input_3_0_V_load_3 = load i8* %input_3_0_V_addr_3, align 1" [./layer.h:169]   --->   Operation 366 'load' 'input_3_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln164_3 = or i7 %shl_ln2, 4" [./layer.h:164]   --->   Operation 367 'or' 'or_ln164_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln165_5 = zext i7 %or_ln164_3 to i64" [./layer.h:165]   --->   Operation 368 'zext' 'zext_ln165_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_64 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_3, i9 0)" [./layer.h:165]   --->   Operation 369 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln165_25 = zext i16 %tmp_64 to i17" [./layer.h:165]   --->   Operation 370 'zext' 'zext_ln165_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_65 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_3, i7 0)" [./layer.h:165]   --->   Operation 371 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln165_26 = zext i14 %tmp_65 to i17" [./layer.h:165]   --->   Operation 372 'zext' 'zext_ln165_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (2.07ns)   --->   "%sub_ln165_4 = sub i17 %zext_ln165_25, %zext_ln165_26" [./layer.h:165]   --->   Operation 373 'sub' 'sub_ln165_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = trunc i17 %sub_ln165_4 to i9" [./layer.h:165]   --->   Operation 374 'trunc' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.99ns)   --->   "%or_ln165_1 = or i9 %trunc_ln165_1, %j_0_0" [./layer.h:165]   --->   Operation 375 'or' 'or_ln165_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %sub_ln165_4, i32 9, i32 16)" [./layer.h:165]   --->   Operation 376 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_98 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_97, i9 %or_ln165_1)" [./layer.h:165]   --->   Operation 377 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln165_4 = sext i17 %tmp_98 to i64" [./layer.h:165]   --->   Operation 378 'sext' 'sext_ln165_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%packed_weights_addr_4 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_4" [./layer.h:165]   --->   Operation 379 'getelementptr' 'packed_weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [2/2] (3.25ns)   --->   "%packed_weights_load_4 = load i8* %packed_weights_addr_4, align 1" [./layer.h:165]   --->   Operation 380 'load' 'packed_weights_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_4 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_5" [./layer.h:169]   --->   Operation 381 'getelementptr' 'input_0_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [2/2] (2.30ns)   --->   "%input_0_0_V_load_4 = load i8* %input_0_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 382 'load' 'input_0_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_4 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_5" [./layer.h:169]   --->   Operation 383 'getelementptr' 'input_1_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [2/2] (2.30ns)   --->   "%input_1_0_V_load_4 = load i8* %input_1_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 384 'load' 'input_1_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_4 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_5" [./layer.h:169]   --->   Operation 385 'getelementptr' 'input_2_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [2/2] (2.30ns)   --->   "%input_2_0_V_load_4 = load i8* %input_2_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 386 'load' 'input_2_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_4 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_5" [./layer.h:169]   --->   Operation 387 'getelementptr' 'input_3_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [2/2] (2.30ns)   --->   "%input_3_0_V_load_4 = load i8* %input_3_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 388 'load' 'input_3_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln164_4 = or i7 %shl_ln2, 5" [./layer.h:164]   --->   Operation 389 'or' 'or_ln164_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln165_6 = zext i7 %or_ln164_4 to i64" [./layer.h:165]   --->   Operation 390 'zext' 'zext_ln165_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_66 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_4, i9 0)" [./layer.h:165]   --->   Operation 391 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln165_27 = zext i16 %tmp_66 to i17" [./layer.h:165]   --->   Operation 392 'zext' 'zext_ln165_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_67 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_4, i7 0)" [./layer.h:165]   --->   Operation 393 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln165_28 = zext i14 %tmp_67 to i17" [./layer.h:165]   --->   Operation 394 'zext' 'zext_ln165_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_5 = sub i17 %zext_ln165_27, %zext_ln165_28" [./layer.h:165]   --->   Operation 395 'sub' 'sub_ln165_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 396 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_3 = add i17 %zext_ln1265, %sub_ln165_5" [./layer.h:165]   --->   Operation 396 'add' 'add_ln165_3' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln165_5 = sext i17 %add_ln165_3 to i64" [./layer.h:165]   --->   Operation 397 'sext' 'sext_ln165_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%packed_weights_addr_5 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_5" [./layer.h:165]   --->   Operation 398 'getelementptr' 'packed_weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [2/2] (3.25ns)   --->   "%packed_weights_load_5 = load i8* %packed_weights_addr_5, align 1" [./layer.h:165]   --->   Operation 399 'load' 'packed_weights_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_5 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_6" [./layer.h:169]   --->   Operation 400 'getelementptr' 'input_0_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [2/2] (2.30ns)   --->   "%input_0_0_V_load_5 = load i8* %input_0_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 401 'load' 'input_0_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_5 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_6" [./layer.h:169]   --->   Operation 402 'getelementptr' 'input_1_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [2/2] (2.30ns)   --->   "%input_1_0_V_load_5 = load i8* %input_1_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 403 'load' 'input_1_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_5 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_6" [./layer.h:169]   --->   Operation 404 'getelementptr' 'input_2_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [2/2] (2.30ns)   --->   "%input_2_0_V_load_5 = load i8* %input_2_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 405 'load' 'input_2_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_5 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_6" [./layer.h:169]   --->   Operation 406 'getelementptr' 'input_3_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [2/2] (2.30ns)   --->   "%input_3_0_V_load_5 = load i8* %input_3_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 407 'load' 'input_3_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 408 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_27 = add i25 %sext_ln703_1, %sext_ln703_2" [./layer.h:171]   --->   Operation 408 'add' 'add_ln703_27' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_29 = add i25 %sext_ln703_3, %sext_ln703_4" [./layer.h:171]   --->   Operation 409 'add' 'add_ln703_29' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i25 %add_ln703_29 to i26" [./layer.h:171]   --->   Operation 410 'sext' 'sext_ln703_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_30 = add i25 %sext_ln703_5, %sext_ln703_6" [./layer.h:171]   --->   Operation 411 'add' 'add_ln703_30' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln703_66 = sext i25 %add_ln703_30 to i26" [./layer.h:171]   --->   Operation 412 'sext' 'sext_ln703_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (2.34ns)   --->   "%add_ln703_31 = add i26 %sext_ln703_66, %sext_ln703_65" [./layer.h:171]   --->   Operation 413 'add' 'add_ln703_31' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_33 = add i25 %sext_ln703_7, %sext_ln703_8" [./layer.h:171]   --->   Operation 414 'add' 'add_ln703_33' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_34 = add i25 %sext_ln703_9, %sext_ln703_10" [./layer.h:171]   --->   Operation 415 'add' 'add_ln703_34' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_36 = add i25 %sext_ln703_11, %sext_ln703_12" [./layer.h:171]   --->   Operation 416 'add' 'add_ln703_36' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_37 = add i25 %sext_ln703_13, %sext_ln703_14" [./layer.h:171]   --->   Operation 417 'add' 'add_ln703_37' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.85>
ST_6 : Operation 418 [1/2] (3.25ns)   --->   "%output_0_V_load_1 = load i40* %output_0_V_addr, align 8" [./layer.h:171]   --->   Operation 418 'load' 'output_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170, i16 0)" [./layer.h:171]   --->   Operation 419 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %shl_ln3 to i40" [./layer.h:171]   --->   Operation 420 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.95ns)   --->   "%icmp_ln169_15 = icmp eq i2 %trunc_ln169_3, 1" [./layer.h:169]   --->   Operation 421 'icmp' 'icmp_ln169_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.95ns)   --->   "%icmp_ln170_15 = icmp eq i2 %trunc_ln169_3, -2" [./layer.h:170]   --->   Operation 422 'icmp' 'icmp_ln170_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (1.91ns)   --->   "%sub_ln701_15 = sub i8 0, %input_3_0_V_load_3" [./layer.h:170]   --->   Operation 423 'sub' 'sub_ln701_15' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%xor_ln169_15 = xor i1 %icmp_ln169_15, true" [./layer.h:169]   --->   Operation 424 'xor' 'xor_ln169_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%and_ln170_15 = and i1 %icmp_ln170_15, %xor_ln169_15" [./layer.h:170]   --->   Operation 425 'and' 'and_ln170_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%select_ln169_15 = select i1 %icmp_ln169_15, i8 %input_3_0_V_load_3, i8 0" [./layer.h:169]   --->   Operation 426 'select' 'select_ln169_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%select_ln170_15 = select i1 %and_ln170_15, i8 %sub_ln701_15, i8 %select_ln169_15" [./layer.h:170]   --->   Operation 427 'select' 'select_ln170_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%shl_ln703_14 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_15, i16 0)" [./layer.h:171]   --->   Operation 428 'bitconcatenate' 'shl_ln703_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%sext_ln703_15 = sext i24 %shl_ln703_14 to i25" [./layer.h:171]   --->   Operation 429 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 430 [1/2] (3.25ns)   --->   "%packed_weights_load_4 = load i8* %packed_weights_addr_4, align 1" [./layer.h:165]   --->   Operation 430 'load' 'packed_weights_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln167_11 = trunc i8 %packed_weights_load_4 to i2" [./layer.h:167]   --->   Operation 431 'trunc' 'trunc_ln167_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.95ns)   --->   "%icmp_ln169_16 = icmp eq i2 %trunc_ln167_11, 1" [./layer.h:169]   --->   Operation 432 'icmp' 'icmp_ln169_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/2] (2.30ns)   --->   "%input_0_0_V_load_4 = load i8* %input_0_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 433 'load' 'input_0_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 434 [1/1] (0.95ns)   --->   "%icmp_ln170_16 = icmp eq i2 %trunc_ln167_11, -2" [./layer.h:170]   --->   Operation 434 'icmp' 'icmp_ln170_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (1.91ns)   --->   "%sub_ln701_16 = sub i8 0, %input_0_0_V_load_4" [./layer.h:170]   --->   Operation 435 'sub' 'sub_ln701_16' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%xor_ln169_16 = xor i1 %icmp_ln169_16, true" [./layer.h:169]   --->   Operation 436 'xor' 'xor_ln169_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%and_ln170_16 = and i1 %icmp_ln170_16, %xor_ln169_16" [./layer.h:170]   --->   Operation 437 'and' 'and_ln170_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%select_ln169_16 = select i1 %icmp_ln169_16, i8 %input_0_0_V_load_4, i8 0" [./layer.h:169]   --->   Operation 438 'select' 'select_ln169_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%select_ln170_16 = select i1 %and_ln170_16, i8 %sub_ln701_16, i8 %select_ln169_16" [./layer.h:170]   --->   Operation 439 'select' 'select_ln170_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_15 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_16, i16 0)" [./layer.h:171]   --->   Operation 440 'bitconcatenate' 'shl_ln703_15' <Predicate = true> <Delay = 1.24>
ST_6 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%sext_ln703_16 = sext i24 %shl_ln703_15 to i25" [./layer.h:171]   --->   Operation 441 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln167_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_4, i32 2, i32 3)" [./layer.h:167]   --->   Operation 442 'partselect' 'trunc_ln167_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.95ns)   --->   "%icmp_ln169_17 = icmp eq i2 %trunc_ln167_12, 1" [./layer.h:169]   --->   Operation 443 'icmp' 'icmp_ln169_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 444 [1/2] (2.30ns)   --->   "%input_1_0_V_load_4 = load i8* %input_1_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 444 'load' 'input_1_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 445 [1/1] (0.95ns)   --->   "%icmp_ln170_17 = icmp eq i2 %trunc_ln167_12, -2" [./layer.h:170]   --->   Operation 445 'icmp' 'icmp_ln170_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [1/1] (1.91ns)   --->   "%sub_ln701_17 = sub i8 0, %input_1_0_V_load_4" [./layer.h:170]   --->   Operation 446 'sub' 'sub_ln701_17' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%xor_ln169_17 = xor i1 %icmp_ln169_17, true" [./layer.h:169]   --->   Operation 447 'xor' 'xor_ln169_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%and_ln170_17 = and i1 %icmp_ln170_17, %xor_ln169_17" [./layer.h:170]   --->   Operation 448 'and' 'and_ln170_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln169_17 = select i1 %icmp_ln169_17, i8 %input_1_0_V_load_4, i8 0" [./layer.h:169]   --->   Operation 449 'select' 'select_ln169_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln170_17 = select i1 %and_ln170_17, i8 %sub_ln701_17, i8 %select_ln169_17" [./layer.h:170]   --->   Operation 450 'select' 'select_ln170_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%shl_ln703_16 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_17, i16 0)" [./layer.h:171]   --->   Operation 451 'bitconcatenate' 'shl_ln703_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_17 = sext i24 %shl_ln703_16 to i25" [./layer.h:171]   --->   Operation 452 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln167_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_4, i32 4, i32 5)" [./layer.h:167]   --->   Operation 453 'partselect' 'trunc_ln167_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.95ns)   --->   "%icmp_ln169_18 = icmp eq i2 %trunc_ln167_13, 1" [./layer.h:169]   --->   Operation 454 'icmp' 'icmp_ln169_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/2] (2.30ns)   --->   "%input_2_0_V_load_4 = load i8* %input_2_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 455 'load' 'input_2_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 456 [1/1] (0.95ns)   --->   "%icmp_ln170_18 = icmp eq i2 %trunc_ln167_13, -2" [./layer.h:170]   --->   Operation 456 'icmp' 'icmp_ln170_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 457 [1/1] (1.91ns)   --->   "%sub_ln701_18 = sub i8 0, %input_2_0_V_load_4" [./layer.h:170]   --->   Operation 457 'sub' 'sub_ln701_18' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%xor_ln169_18 = xor i1 %icmp_ln169_18, true" [./layer.h:169]   --->   Operation 458 'xor' 'xor_ln169_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%and_ln170_18 = and i1 %icmp_ln170_18, %xor_ln169_18" [./layer.h:170]   --->   Operation 459 'and' 'and_ln170_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%select_ln169_18 = select i1 %icmp_ln169_18, i8 %input_2_0_V_load_4, i8 0" [./layer.h:169]   --->   Operation 460 'select' 'select_ln169_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%select_ln170_18 = select i1 %and_ln170_18, i8 %sub_ln701_18, i8 %select_ln169_18" [./layer.h:170]   --->   Operation 461 'select' 'select_ln170_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 462 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_17 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_18, i16 0)" [./layer.h:171]   --->   Operation 462 'bitconcatenate' 'shl_ln703_17' <Predicate = true> <Delay = 1.24>
ST_6 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_18 = sext i24 %shl_ln703_17 to i25" [./layer.h:171]   --->   Operation 463 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln169_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_4, i32 6, i32 7)" [./layer.h:169]   --->   Operation 464 'partselect' 'trunc_ln169_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 465 [1/1] (0.95ns)   --->   "%icmp_ln169_19 = icmp eq i2 %trunc_ln169_4, 1" [./layer.h:169]   --->   Operation 465 'icmp' 'icmp_ln169_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [1/2] (2.30ns)   --->   "%input_3_0_V_load_4 = load i8* %input_3_0_V_addr_4, align 1" [./layer.h:169]   --->   Operation 466 'load' 'input_3_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 467 [1/1] (0.95ns)   --->   "%icmp_ln170_19 = icmp eq i2 %trunc_ln169_4, -2" [./layer.h:170]   --->   Operation 467 'icmp' 'icmp_ln170_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [1/1] (1.91ns)   --->   "%sub_ln701_19 = sub i8 0, %input_3_0_V_load_4" [./layer.h:170]   --->   Operation 468 'sub' 'sub_ln701_19' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%xor_ln169_19 = xor i1 %icmp_ln169_19, true" [./layer.h:169]   --->   Operation 469 'xor' 'xor_ln169_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%and_ln170_19 = and i1 %icmp_ln170_19, %xor_ln169_19" [./layer.h:170]   --->   Operation 470 'and' 'and_ln170_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln169_19 = select i1 %icmp_ln169_19, i8 %input_3_0_V_load_4, i8 0" [./layer.h:169]   --->   Operation 471 'select' 'select_ln169_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln170_19 = select i1 %and_ln170_19, i8 %sub_ln701_19, i8 %select_ln169_19" [./layer.h:170]   --->   Operation 472 'select' 'select_ln170_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%shl_ln703_18 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_19, i16 0)" [./layer.h:171]   --->   Operation 473 'bitconcatenate' 'shl_ln703_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_19 = sext i24 %shl_ln703_18 to i25" [./layer.h:171]   --->   Operation 474 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 475 [1/2] (3.25ns)   --->   "%packed_weights_load_5 = load i8* %packed_weights_addr_5, align 1" [./layer.h:165]   --->   Operation 475 'load' 'packed_weights_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln167_14 = trunc i8 %packed_weights_load_5 to i2" [./layer.h:167]   --->   Operation 476 'trunc' 'trunc_ln167_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.95ns)   --->   "%icmp_ln169_20 = icmp eq i2 %trunc_ln167_14, 1" [./layer.h:169]   --->   Operation 477 'icmp' 'icmp_ln169_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [1/2] (2.30ns)   --->   "%input_0_0_V_load_5 = load i8* %input_0_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 478 'load' 'input_0_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 479 [1/1] (0.95ns)   --->   "%icmp_ln170_20 = icmp eq i2 %trunc_ln167_14, -2" [./layer.h:170]   --->   Operation 479 'icmp' 'icmp_ln170_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [1/1] (1.91ns)   --->   "%sub_ln701_20 = sub i8 0, %input_0_0_V_load_5" [./layer.h:170]   --->   Operation 480 'sub' 'sub_ln701_20' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%xor_ln169_20 = xor i1 %icmp_ln169_20, true" [./layer.h:169]   --->   Operation 481 'xor' 'xor_ln169_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%and_ln170_20 = and i1 %icmp_ln170_20, %xor_ln169_20" [./layer.h:170]   --->   Operation 482 'and' 'and_ln170_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%select_ln169_20 = select i1 %icmp_ln169_20, i8 %input_0_0_V_load_5, i8 0" [./layer.h:169]   --->   Operation 483 'select' 'select_ln169_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%select_ln170_20 = select i1 %and_ln170_20, i8 %sub_ln701_20, i8 %select_ln169_20" [./layer.h:170]   --->   Operation 484 'select' 'select_ln170_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_19 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_20, i16 0)" [./layer.h:171]   --->   Operation 485 'bitconcatenate' 'shl_ln703_19' <Predicate = true> <Delay = 1.24>
ST_6 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_20 = sext i24 %shl_ln703_19 to i25" [./layer.h:171]   --->   Operation 486 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln167_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_5, i32 2, i32 3)" [./layer.h:167]   --->   Operation 487 'partselect' 'trunc_ln167_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (0.95ns)   --->   "%icmp_ln169_21 = icmp eq i2 %trunc_ln167_15, 1" [./layer.h:169]   --->   Operation 488 'icmp' 'icmp_ln169_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 489 [1/2] (2.30ns)   --->   "%input_1_0_V_load_5 = load i8* %input_1_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 489 'load' 'input_1_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 490 [1/1] (0.95ns)   --->   "%icmp_ln170_21 = icmp eq i2 %trunc_ln167_15, -2" [./layer.h:170]   --->   Operation 490 'icmp' 'icmp_ln170_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (1.91ns)   --->   "%sub_ln701_21 = sub i8 0, %input_1_0_V_load_5" [./layer.h:170]   --->   Operation 491 'sub' 'sub_ln701_21' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%xor_ln169_21 = xor i1 %icmp_ln169_21, true" [./layer.h:169]   --->   Operation 492 'xor' 'xor_ln169_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%and_ln170_21 = and i1 %icmp_ln170_21, %xor_ln169_21" [./layer.h:170]   --->   Operation 493 'and' 'and_ln170_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%select_ln169_21 = select i1 %icmp_ln169_21, i8 %input_1_0_V_load_5, i8 0" [./layer.h:169]   --->   Operation 494 'select' 'select_ln169_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%select_ln170_21 = select i1 %and_ln170_21, i8 %sub_ln701_21, i8 %select_ln169_21" [./layer.h:170]   --->   Operation 495 'select' 'select_ln170_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%shl_ln703_20 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_21, i16 0)" [./layer.h:171]   --->   Operation 496 'bitconcatenate' 'shl_ln703_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%sext_ln703_21 = sext i24 %shl_ln703_20 to i25" [./layer.h:171]   --->   Operation 497 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln167_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_5, i32 4, i32 5)" [./layer.h:167]   --->   Operation 498 'partselect' 'trunc_ln167_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.95ns)   --->   "%icmp_ln169_22 = icmp eq i2 %trunc_ln167_16, 1" [./layer.h:169]   --->   Operation 499 'icmp' 'icmp_ln169_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/2] (2.30ns)   --->   "%input_2_0_V_load_5 = load i8* %input_2_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 500 'load' 'input_2_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 501 [1/1] (0.95ns)   --->   "%icmp_ln170_22 = icmp eq i2 %trunc_ln167_16, -2" [./layer.h:170]   --->   Operation 501 'icmp' 'icmp_ln170_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/1] (1.91ns)   --->   "%sub_ln701_22 = sub i8 0, %input_2_0_V_load_5" [./layer.h:170]   --->   Operation 502 'sub' 'sub_ln701_22' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%xor_ln169_22 = xor i1 %icmp_ln169_22, true" [./layer.h:169]   --->   Operation 503 'xor' 'xor_ln169_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%and_ln170_22 = and i1 %icmp_ln170_22, %xor_ln169_22" [./layer.h:170]   --->   Operation 504 'and' 'and_ln170_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%select_ln169_22 = select i1 %icmp_ln169_22, i8 %input_2_0_V_load_5, i8 0" [./layer.h:169]   --->   Operation 505 'select' 'select_ln169_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%select_ln170_22 = select i1 %and_ln170_22, i8 %sub_ln701_22, i8 %select_ln169_22" [./layer.h:170]   --->   Operation 506 'select' 'select_ln170_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_21 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_22, i16 0)" [./layer.h:171]   --->   Operation 507 'bitconcatenate' 'shl_ln703_21' <Predicate = true> <Delay = 1.24>
ST_6 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%sext_ln703_22 = sext i24 %shl_ln703_21 to i25" [./layer.h:171]   --->   Operation 508 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln169_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_5, i32 6, i32 7)" [./layer.h:169]   --->   Operation 509 'partselect' 'trunc_ln169_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 510 [1/2] (2.30ns)   --->   "%input_3_0_V_load_5 = load i8* %input_3_0_V_addr_5, align 1" [./layer.h:169]   --->   Operation 510 'load' 'input_3_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln164_5 = or i7 %shl_ln2, 6" [./layer.h:164]   --->   Operation 511 'or' 'or_ln164_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln165_7 = zext i7 %or_ln164_5 to i64" [./layer.h:165]   --->   Operation 512 'zext' 'zext_ln165_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_68 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_5, i9 0)" [./layer.h:165]   --->   Operation 513 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln165_29 = zext i16 %tmp_68 to i17" [./layer.h:165]   --->   Operation 514 'zext' 'zext_ln165_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_69 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_5, i7 0)" [./layer.h:165]   --->   Operation 515 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln165_30 = zext i14 %tmp_69 to i17" [./layer.h:165]   --->   Operation 516 'zext' 'zext_ln165_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_6 = sub i17 %zext_ln165_29, %zext_ln165_30" [./layer.h:165]   --->   Operation 517 'sub' 'sub_ln165_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 518 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_4 = add i17 %zext_ln1265, %sub_ln165_6" [./layer.h:165]   --->   Operation 518 'add' 'add_ln165_4' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln165_6 = sext i17 %add_ln165_4 to i64" [./layer.h:165]   --->   Operation 519 'sext' 'sext_ln165_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%packed_weights_addr_6 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_6" [./layer.h:165]   --->   Operation 520 'getelementptr' 'packed_weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 521 [2/2] (3.25ns)   --->   "%packed_weights_load_6 = load i8* %packed_weights_addr_6, align 1" [./layer.h:165]   --->   Operation 521 'load' 'packed_weights_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 522 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_6 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_7" [./layer.h:169]   --->   Operation 522 'getelementptr' 'input_0_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 523 [2/2] (2.30ns)   --->   "%input_0_0_V_load_6 = load i8* %input_0_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 523 'load' 'input_0_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_6 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_7" [./layer.h:169]   --->   Operation 524 'getelementptr' 'input_1_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [2/2] (2.30ns)   --->   "%input_1_0_V_load_6 = load i8* %input_1_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 525 'load' 'input_1_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 526 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_6 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_7" [./layer.h:169]   --->   Operation 526 'getelementptr' 'input_2_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 527 [2/2] (2.30ns)   --->   "%input_2_0_V_load_6 = load i8* %input_2_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 527 'load' 'input_2_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_6 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_7" [./layer.h:169]   --->   Operation 528 'getelementptr' 'input_3_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 529 [2/2] (2.30ns)   --->   "%input_3_0_V_load_6 = load i8* %input_3_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 529 'load' 'input_3_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%or_ln164_6 = or i7 %shl_ln2, 7" [./layer.h:164]   --->   Operation 530 'or' 'or_ln164_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln165_8 = zext i7 %or_ln164_6 to i64" [./layer.h:165]   --->   Operation 531 'zext' 'zext_ln165_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_70 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_6, i9 0)" [./layer.h:165]   --->   Operation 532 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln165_31 = zext i16 %tmp_70 to i17" [./layer.h:165]   --->   Operation 533 'zext' 'zext_ln165_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_71 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_6, i7 0)" [./layer.h:165]   --->   Operation 534 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln165_32 = zext i14 %tmp_71 to i17" [./layer.h:165]   --->   Operation 535 'zext' 'zext_ln165_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_7 = sub i17 %zext_ln165_31, %zext_ln165_32" [./layer.h:165]   --->   Operation 536 'sub' 'sub_ln165_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 537 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_5 = add i17 %zext_ln1265, %sub_ln165_7" [./layer.h:165]   --->   Operation 537 'add' 'add_ln165_5' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln165_7 = sext i17 %add_ln165_5 to i64" [./layer.h:165]   --->   Operation 538 'sext' 'sext_ln165_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%packed_weights_addr_7 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_7" [./layer.h:165]   --->   Operation 539 'getelementptr' 'packed_weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 540 [2/2] (3.25ns)   --->   "%packed_weights_load_7 = load i8* %packed_weights_addr_7, align 1" [./layer.h:165]   --->   Operation 540 'load' 'packed_weights_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_7 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_8" [./layer.h:169]   --->   Operation 541 'getelementptr' 'input_0_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 542 [2/2] (2.30ns)   --->   "%input_0_0_V_load_7 = load i8* %input_0_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 542 'load' 'input_0_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 543 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_7 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_8" [./layer.h:169]   --->   Operation 543 'getelementptr' 'input_1_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 544 [2/2] (2.30ns)   --->   "%input_1_0_V_load_7 = load i8* %input_1_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 544 'load' 'input_1_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 545 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_7 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_8" [./layer.h:169]   --->   Operation 545 'getelementptr' 'input_2_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 546 [2/2] (2.30ns)   --->   "%input_2_0_V_load_7 = load i8* %input_2_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 546 'load' 'input_2_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_7 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_8" [./layer.h:169]   --->   Operation 547 'getelementptr' 'input_3_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 548 [2/2] (2.30ns)   --->   "%input_3_0_V_load_7 = load i8* %input_3_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 548 'load' 'input_3_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i40 %output_0_V_load_1, %sext_ln703" [./layer.h:171]   --->   Operation 549 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln703_64 = sext i25 %add_ln703_27 to i40" [./layer.h:171]   --->   Operation 550 'sext' 'sext_ln703_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_28 = add i40 %sext_ln703_64, %add_ln703" [./layer.h:171]   --->   Operation 551 'add' 'add_ln703_28' <Predicate = true> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln703_68 = sext i25 %add_ln703_33 to i26" [./layer.h:171]   --->   Operation 552 'sext' 'sext_ln703_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i25 %add_ln703_34 to i26" [./layer.h:171]   --->   Operation 553 'sext' 'sext_ln703_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (2.34ns)   --->   "%add_ln703_35 = add i26 %sext_ln703_69, %sext_ln703_68" [./layer.h:171]   --->   Operation 554 'add' 'add_ln703_35' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln703_70 = sext i26 %add_ln703_35 to i27" [./layer.h:171]   --->   Operation 555 'sext' 'sext_ln703_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln703_71 = sext i25 %add_ln703_36 to i26" [./layer.h:171]   --->   Operation 556 'sext' 'sext_ln703_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln703_72 = sext i25 %add_ln703_37 to i26" [./layer.h:171]   --->   Operation 557 'sext' 'sext_ln703_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (2.34ns)   --->   "%add_ln703_38 = add i26 %sext_ln703_72, %sext_ln703_71" [./layer.h:171]   --->   Operation 558 'add' 'add_ln703_38' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln703_73 = sext i26 %add_ln703_38 to i27" [./layer.h:171]   --->   Operation 559 'sext' 'sext_ln703_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 560 [1/1] (2.37ns)   --->   "%add_ln703_39 = add i27 %sext_ln703_73, %sext_ln703_70" [./layer.h:171]   --->   Operation 560 'add' 'add_ln703_39' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 561 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_41 = add i25 %sext_ln703_15, %sext_ln703_16" [./layer.h:171]   --->   Operation 561 'add' 'add_ln703_41' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 562 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_42 = add i25 %sext_ln703_17, %sext_ln703_18" [./layer.h:171]   --->   Operation 562 'add' 'add_ln703_42' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 563 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_44 = add i25 %sext_ln703_19, %sext_ln703_20" [./layer.h:171]   --->   Operation 563 'add' 'add_ln703_44' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 564 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_45 = add i25 %sext_ln703_21, %sext_ln703_22" [./layer.h:171]   --->   Operation 564 'add' 'add_ln703_45' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.78>
ST_7 : Operation 565 [1/1] (0.95ns)   --->   "%icmp_ln169_23 = icmp eq i2 %trunc_ln169_5, 1" [./layer.h:169]   --->   Operation 565 'icmp' 'icmp_ln169_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/1] (0.95ns)   --->   "%icmp_ln170_23 = icmp eq i2 %trunc_ln169_5, -2" [./layer.h:170]   --->   Operation 566 'icmp' 'icmp_ln170_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/1] (1.91ns)   --->   "%sub_ln701_23 = sub i8 0, %input_3_0_V_load_5" [./layer.h:170]   --->   Operation 567 'sub' 'sub_ln701_23' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%xor_ln169_23 = xor i1 %icmp_ln169_23, true" [./layer.h:169]   --->   Operation 568 'xor' 'xor_ln169_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%and_ln170_23 = and i1 %icmp_ln170_23, %xor_ln169_23" [./layer.h:170]   --->   Operation 569 'and' 'and_ln170_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%select_ln169_23 = select i1 %icmp_ln169_23, i8 %input_3_0_V_load_5, i8 0" [./layer.h:169]   --->   Operation 570 'select' 'select_ln169_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%select_ln170_23 = select i1 %and_ln170_23, i8 %sub_ln701_23, i8 %select_ln169_23" [./layer.h:170]   --->   Operation 571 'select' 'select_ln170_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%shl_ln703_22 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_23, i16 0)" [./layer.h:171]   --->   Operation 572 'bitconcatenate' 'shl_ln703_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%sext_ln703_23 = sext i24 %shl_ln703_22 to i25" [./layer.h:171]   --->   Operation 573 'sext' 'sext_ln703_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 574 [1/2] (3.25ns)   --->   "%packed_weights_load_6 = load i8* %packed_weights_addr_6, align 1" [./layer.h:165]   --->   Operation 574 'load' 'packed_weights_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln167_17 = trunc i8 %packed_weights_load_6 to i2" [./layer.h:167]   --->   Operation 575 'trunc' 'trunc_ln167_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (0.95ns)   --->   "%icmp_ln169_24 = icmp eq i2 %trunc_ln167_17, 1" [./layer.h:169]   --->   Operation 576 'icmp' 'icmp_ln169_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/2] (2.30ns)   --->   "%input_0_0_V_load_6 = load i8* %input_0_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 577 'load' 'input_0_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 578 [1/1] (0.95ns)   --->   "%icmp_ln170_24 = icmp eq i2 %trunc_ln167_17, -2" [./layer.h:170]   --->   Operation 578 'icmp' 'icmp_ln170_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (1.91ns)   --->   "%sub_ln701_24 = sub i8 0, %input_0_0_V_load_6" [./layer.h:170]   --->   Operation 579 'sub' 'sub_ln701_24' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%xor_ln169_24 = xor i1 %icmp_ln169_24, true" [./layer.h:169]   --->   Operation 580 'xor' 'xor_ln169_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%and_ln170_24 = and i1 %icmp_ln170_24, %xor_ln169_24" [./layer.h:170]   --->   Operation 581 'and' 'and_ln170_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%select_ln169_24 = select i1 %icmp_ln169_24, i8 %input_0_0_V_load_6, i8 0" [./layer.h:169]   --->   Operation 582 'select' 'select_ln169_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%select_ln170_24 = select i1 %and_ln170_24, i8 %sub_ln701_24, i8 %select_ln169_24" [./layer.h:170]   --->   Operation 583 'select' 'select_ln170_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_23 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_24, i16 0)" [./layer.h:171]   --->   Operation 584 'bitconcatenate' 'shl_ln703_23' <Predicate = true> <Delay = 1.24>
ST_7 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%sext_ln703_24 = sext i24 %shl_ln703_23 to i25" [./layer.h:171]   --->   Operation 585 'sext' 'sext_ln703_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln167_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_6, i32 2, i32 3)" [./layer.h:167]   --->   Operation 586 'partselect' 'trunc_ln167_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 587 [1/1] (0.95ns)   --->   "%icmp_ln169_25 = icmp eq i2 %trunc_ln167_18, 1" [./layer.h:169]   --->   Operation 587 'icmp' 'icmp_ln169_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/2] (2.30ns)   --->   "%input_1_0_V_load_6 = load i8* %input_1_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 588 'load' 'input_1_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 589 [1/1] (0.95ns)   --->   "%icmp_ln170_25 = icmp eq i2 %trunc_ln167_18, -2" [./layer.h:170]   --->   Operation 589 'icmp' 'icmp_ln170_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (1.91ns)   --->   "%sub_ln701_25 = sub i8 0, %input_1_0_V_load_6" [./layer.h:170]   --->   Operation 590 'sub' 'sub_ln701_25' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%xor_ln169_25 = xor i1 %icmp_ln169_25, true" [./layer.h:169]   --->   Operation 591 'xor' 'xor_ln169_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%and_ln170_25 = and i1 %icmp_ln170_25, %xor_ln169_25" [./layer.h:170]   --->   Operation 592 'and' 'and_ln170_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%select_ln169_25 = select i1 %icmp_ln169_25, i8 %input_1_0_V_load_6, i8 0" [./layer.h:169]   --->   Operation 593 'select' 'select_ln169_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%select_ln170_25 = select i1 %and_ln170_25, i8 %sub_ln701_25, i8 %select_ln169_25" [./layer.h:170]   --->   Operation 594 'select' 'select_ln170_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%shl_ln703_24 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_25, i16 0)" [./layer.h:171]   --->   Operation 595 'bitconcatenate' 'shl_ln703_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%sext_ln703_25 = sext i24 %shl_ln703_24 to i25" [./layer.h:171]   --->   Operation 596 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln167_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_6, i32 4, i32 5)" [./layer.h:167]   --->   Operation 597 'partselect' 'trunc_ln167_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (0.95ns)   --->   "%icmp_ln169_26 = icmp eq i2 %trunc_ln167_19, 1" [./layer.h:169]   --->   Operation 598 'icmp' 'icmp_ln169_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/2] (2.30ns)   --->   "%input_2_0_V_load_6 = load i8* %input_2_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 599 'load' 'input_2_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 600 [1/1] (0.95ns)   --->   "%icmp_ln170_26 = icmp eq i2 %trunc_ln167_19, -2" [./layer.h:170]   --->   Operation 600 'icmp' 'icmp_ln170_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (1.91ns)   --->   "%sub_ln701_26 = sub i8 0, %input_2_0_V_load_6" [./layer.h:170]   --->   Operation 601 'sub' 'sub_ln701_26' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%xor_ln169_26 = xor i1 %icmp_ln169_26, true" [./layer.h:169]   --->   Operation 602 'xor' 'xor_ln169_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%and_ln170_26 = and i1 %icmp_ln170_26, %xor_ln169_26" [./layer.h:170]   --->   Operation 603 'and' 'and_ln170_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%select_ln169_26 = select i1 %icmp_ln169_26, i8 %input_2_0_V_load_6, i8 0" [./layer.h:169]   --->   Operation 604 'select' 'select_ln169_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%select_ln170_26 = select i1 %and_ln170_26, i8 %sub_ln701_26, i8 %select_ln169_26" [./layer.h:170]   --->   Operation 605 'select' 'select_ln170_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_25 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_26, i16 0)" [./layer.h:171]   --->   Operation 606 'bitconcatenate' 'shl_ln703_25' <Predicate = true> <Delay = 1.24>
ST_7 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%sext_ln703_26 = sext i24 %shl_ln703_25 to i25" [./layer.h:171]   --->   Operation 607 'sext' 'sext_ln703_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln169_6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_6, i32 6, i32 7)" [./layer.h:169]   --->   Operation 608 'partselect' 'trunc_ln169_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 609 [1/1] (0.95ns)   --->   "%icmp_ln169_27 = icmp eq i2 %trunc_ln169_6, 1" [./layer.h:169]   --->   Operation 609 'icmp' 'icmp_ln169_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 610 [1/2] (2.30ns)   --->   "%input_3_0_V_load_6 = load i8* %input_3_0_V_addr_6, align 1" [./layer.h:169]   --->   Operation 610 'load' 'input_3_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 611 [1/1] (0.95ns)   --->   "%icmp_ln170_27 = icmp eq i2 %trunc_ln169_6, -2" [./layer.h:170]   --->   Operation 611 'icmp' 'icmp_ln170_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/1] (1.91ns)   --->   "%sub_ln701_27 = sub i8 0, %input_3_0_V_load_6" [./layer.h:170]   --->   Operation 612 'sub' 'sub_ln701_27' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%xor_ln169_27 = xor i1 %icmp_ln169_27, true" [./layer.h:169]   --->   Operation 613 'xor' 'xor_ln169_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%and_ln170_27 = and i1 %icmp_ln170_27, %xor_ln169_27" [./layer.h:170]   --->   Operation 614 'and' 'and_ln170_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%select_ln169_27 = select i1 %icmp_ln169_27, i8 %input_3_0_V_load_6, i8 0" [./layer.h:169]   --->   Operation 615 'select' 'select_ln169_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%select_ln170_27 = select i1 %and_ln170_27, i8 %sub_ln701_27, i8 %select_ln169_27" [./layer.h:170]   --->   Operation 616 'select' 'select_ln170_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%shl_ln703_26 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_27, i16 0)" [./layer.h:171]   --->   Operation 617 'bitconcatenate' 'shl_ln703_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%sext_ln703_27 = sext i24 %shl_ln703_26 to i25" [./layer.h:171]   --->   Operation 618 'sext' 'sext_ln703_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 619 [1/2] (3.25ns)   --->   "%packed_weights_load_7 = load i8* %packed_weights_addr_7, align 1" [./layer.h:165]   --->   Operation 619 'load' 'packed_weights_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln167_20 = trunc i8 %packed_weights_load_7 to i2" [./layer.h:167]   --->   Operation 620 'trunc' 'trunc_ln167_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 621 [1/1] (0.95ns)   --->   "%icmp_ln169_28 = icmp eq i2 %trunc_ln167_20, 1" [./layer.h:169]   --->   Operation 621 'icmp' 'icmp_ln169_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [1/2] (2.30ns)   --->   "%input_0_0_V_load_7 = load i8* %input_0_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 622 'load' 'input_0_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 623 [1/1] (0.95ns)   --->   "%icmp_ln170_28 = icmp eq i2 %trunc_ln167_20, -2" [./layer.h:170]   --->   Operation 623 'icmp' 'icmp_ln170_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 624 [1/1] (1.91ns)   --->   "%sub_ln701_28 = sub i8 0, %input_0_0_V_load_7" [./layer.h:170]   --->   Operation 624 'sub' 'sub_ln701_28' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%xor_ln169_28 = xor i1 %icmp_ln169_28, true" [./layer.h:169]   --->   Operation 625 'xor' 'xor_ln169_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%and_ln170_28 = and i1 %icmp_ln170_28, %xor_ln169_28" [./layer.h:170]   --->   Operation 626 'and' 'and_ln170_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%select_ln169_28 = select i1 %icmp_ln169_28, i8 %input_0_0_V_load_7, i8 0" [./layer.h:169]   --->   Operation 627 'select' 'select_ln169_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%select_ln170_28 = select i1 %and_ln170_28, i8 %sub_ln701_28, i8 %select_ln169_28" [./layer.h:170]   --->   Operation 628 'select' 'select_ln170_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 629 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_27 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_28, i16 0)" [./layer.h:171]   --->   Operation 629 'bitconcatenate' 'shl_ln703_27' <Predicate = true> <Delay = 1.24>
ST_7 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%sext_ln703_28 = sext i24 %shl_ln703_27 to i25" [./layer.h:171]   --->   Operation 630 'sext' 'sext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln167_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_7, i32 2, i32 3)" [./layer.h:167]   --->   Operation 631 'partselect' 'trunc_ln167_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 632 [1/1] (0.95ns)   --->   "%icmp_ln169_29 = icmp eq i2 %trunc_ln167_21, 1" [./layer.h:169]   --->   Operation 632 'icmp' 'icmp_ln169_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 633 [1/2] (2.30ns)   --->   "%input_1_0_V_load_7 = load i8* %input_1_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 633 'load' 'input_1_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 634 [1/1] (0.95ns)   --->   "%icmp_ln170_29 = icmp eq i2 %trunc_ln167_21, -2" [./layer.h:170]   --->   Operation 634 'icmp' 'icmp_ln170_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 635 [1/1] (1.91ns)   --->   "%sub_ln701_29 = sub i8 0, %input_1_0_V_load_7" [./layer.h:170]   --->   Operation 635 'sub' 'sub_ln701_29' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%xor_ln169_29 = xor i1 %icmp_ln169_29, true" [./layer.h:169]   --->   Operation 636 'xor' 'xor_ln169_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%and_ln170_29 = and i1 %icmp_ln170_29, %xor_ln169_29" [./layer.h:170]   --->   Operation 637 'and' 'and_ln170_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%select_ln169_29 = select i1 %icmp_ln169_29, i8 %input_1_0_V_load_7, i8 0" [./layer.h:169]   --->   Operation 638 'select' 'select_ln169_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%select_ln170_29 = select i1 %and_ln170_29, i8 %sub_ln701_29, i8 %select_ln169_29" [./layer.h:170]   --->   Operation 639 'select' 'select_ln170_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%shl_ln703_28 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_29, i16 0)" [./layer.h:171]   --->   Operation 640 'bitconcatenate' 'shl_ln703_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%sext_ln703_29 = sext i24 %shl_ln703_28 to i25" [./layer.h:171]   --->   Operation 641 'sext' 'sext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln167_22 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_7, i32 4, i32 5)" [./layer.h:167]   --->   Operation 642 'partselect' 'trunc_ln167_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 643 [1/1] (0.95ns)   --->   "%icmp_ln169_30 = icmp eq i2 %trunc_ln167_22, 1" [./layer.h:169]   --->   Operation 643 'icmp' 'icmp_ln169_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 644 [1/2] (2.30ns)   --->   "%input_2_0_V_load_7 = load i8* %input_2_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 644 'load' 'input_2_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 645 [1/1] (0.95ns)   --->   "%icmp_ln170_30 = icmp eq i2 %trunc_ln167_22, -2" [./layer.h:170]   --->   Operation 645 'icmp' 'icmp_ln170_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 646 [1/1] (1.91ns)   --->   "%sub_ln701_30 = sub i8 0, %input_2_0_V_load_7" [./layer.h:170]   --->   Operation 646 'sub' 'sub_ln701_30' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%xor_ln169_30 = xor i1 %icmp_ln169_30, true" [./layer.h:169]   --->   Operation 647 'xor' 'xor_ln169_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%and_ln170_30 = and i1 %icmp_ln170_30, %xor_ln169_30" [./layer.h:170]   --->   Operation 648 'and' 'and_ln170_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%select_ln169_30 = select i1 %icmp_ln169_30, i8 %input_2_0_V_load_7, i8 0" [./layer.h:169]   --->   Operation 649 'select' 'select_ln169_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%select_ln170_30 = select i1 %and_ln170_30, i8 %sub_ln701_30, i8 %select_ln169_30" [./layer.h:170]   --->   Operation 650 'select' 'select_ln170_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 651 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_29 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_30, i16 0)" [./layer.h:171]   --->   Operation 651 'bitconcatenate' 'shl_ln703_29' <Predicate = true> <Delay = 1.24>
ST_7 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%sext_ln703_30 = sext i24 %shl_ln703_29 to i25" [./layer.h:171]   --->   Operation 652 'sext' 'sext_ln703_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln169_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_7, i32 6, i32 7)" [./layer.h:169]   --->   Operation 653 'partselect' 'trunc_ln169_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 654 [1/2] (2.30ns)   --->   "%input_3_0_V_load_7 = load i8* %input_3_0_V_addr_7, align 1" [./layer.h:169]   --->   Operation 654 'load' 'input_3_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 655 [1/1] (0.00ns)   --->   "%or_ln164_7 = or i7 %shl_ln2, 8" [./layer.h:164]   --->   Operation 655 'or' 'or_ln164_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln165_9 = zext i7 %or_ln164_7 to i64" [./layer.h:165]   --->   Operation 656 'zext' 'zext_ln165_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_72 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_7, i9 0)" [./layer.h:165]   --->   Operation 657 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln165_33 = zext i16 %tmp_72 to i17" [./layer.h:165]   --->   Operation 658 'zext' 'zext_ln165_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_73 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_7, i7 0)" [./layer.h:165]   --->   Operation 659 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln165_34 = zext i14 %tmp_73 to i17" [./layer.h:165]   --->   Operation 660 'zext' 'zext_ln165_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 661 [1/1] (2.07ns)   --->   "%sub_ln165_8 = sub i17 %zext_ln165_33, %zext_ln165_34" [./layer.h:165]   --->   Operation 661 'sub' 'sub_ln165_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln165_2 = trunc i17 %sub_ln165_8 to i9" [./layer.h:165]   --->   Operation 662 'trunc' 'trunc_ln165_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 663 [1/1] (0.99ns)   --->   "%or_ln165_2 = or i9 %trunc_ln165_2, %j_0_0" [./layer.h:165]   --->   Operation 663 'or' 'or_ln165_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %sub_ln165_8, i32 9, i32 16)" [./layer.h:165]   --->   Operation 664 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_107 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_106, i9 %or_ln165_2)" [./layer.h:165]   --->   Operation 665 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln165_8 = sext i17 %tmp_107 to i64" [./layer.h:165]   --->   Operation 666 'sext' 'sext_ln165_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (0.00ns)   --->   "%packed_weights_addr_8 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_8" [./layer.h:165]   --->   Operation 667 'getelementptr' 'packed_weights_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 668 [2/2] (3.25ns)   --->   "%packed_weights_load_8 = load i8* %packed_weights_addr_8, align 1" [./layer.h:165]   --->   Operation 668 'load' 'packed_weights_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 669 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_8 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_9" [./layer.h:169]   --->   Operation 669 'getelementptr' 'input_0_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 670 [2/2] (2.30ns)   --->   "%input_0_0_V_load_8 = load i8* %input_0_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 670 'load' 'input_0_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 671 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_8 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_9" [./layer.h:169]   --->   Operation 671 'getelementptr' 'input_1_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 672 [2/2] (2.30ns)   --->   "%input_1_0_V_load_8 = load i8* %input_1_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 672 'load' 'input_1_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 673 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_8 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_9" [./layer.h:169]   --->   Operation 673 'getelementptr' 'input_2_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 674 [2/2] (2.30ns)   --->   "%input_2_0_V_load_8 = load i8* %input_2_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 674 'load' 'input_2_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 675 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_8 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_9" [./layer.h:169]   --->   Operation 675 'getelementptr' 'input_3_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 676 [2/2] (2.30ns)   --->   "%input_3_0_V_load_8 = load i8* %input_3_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 676 'load' 'input_3_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 677 [1/1] (0.00ns)   --->   "%or_ln164_8 = or i7 %shl_ln2, 9" [./layer.h:164]   --->   Operation 677 'or' 'or_ln164_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln165_10 = zext i7 %or_ln164_8 to i64" [./layer.h:165]   --->   Operation 678 'zext' 'zext_ln165_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_74 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_8, i9 0)" [./layer.h:165]   --->   Operation 679 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln165_35 = zext i16 %tmp_74 to i17" [./layer.h:165]   --->   Operation 680 'zext' 'zext_ln165_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_75 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_8, i7 0)" [./layer.h:165]   --->   Operation 681 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln165_36 = zext i14 %tmp_75 to i17" [./layer.h:165]   --->   Operation 682 'zext' 'zext_ln165_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_9 = sub i17 %zext_ln165_35, %zext_ln165_36" [./layer.h:165]   --->   Operation 683 'sub' 'sub_ln165_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 684 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_6 = add i17 %zext_ln1265, %sub_ln165_9" [./layer.h:165]   --->   Operation 684 'add' 'add_ln165_6' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln165_9 = sext i17 %add_ln165_6 to i64" [./layer.h:165]   --->   Operation 685 'sext' 'sext_ln165_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 686 [1/1] (0.00ns)   --->   "%packed_weights_addr_9 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_9" [./layer.h:165]   --->   Operation 686 'getelementptr' 'packed_weights_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 687 [2/2] (3.25ns)   --->   "%packed_weights_load_9 = load i8* %packed_weights_addr_9, align 1" [./layer.h:165]   --->   Operation 687 'load' 'packed_weights_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 688 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_9 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_10" [./layer.h:169]   --->   Operation 688 'getelementptr' 'input_0_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 689 [2/2] (2.30ns)   --->   "%input_0_0_V_load_9 = load i8* %input_0_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 689 'load' 'input_0_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 690 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_9 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_10" [./layer.h:169]   --->   Operation 690 'getelementptr' 'input_1_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 691 [2/2] (2.30ns)   --->   "%input_1_0_V_load_9 = load i8* %input_1_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 691 'load' 'input_1_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 692 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_9 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_10" [./layer.h:169]   --->   Operation 692 'getelementptr' 'input_2_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 693 [2/2] (2.30ns)   --->   "%input_2_0_V_load_9 = load i8* %input_2_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 693 'load' 'input_2_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 694 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_9 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_10" [./layer.h:169]   --->   Operation 694 'getelementptr' 'input_3_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 695 [2/2] (2.30ns)   --->   "%input_3_0_V_load_9 = load i8* %input_3_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 695 'load' 'input_3_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln703_67 = sext i26 %add_ln703_31 to i40" [./layer.h:171]   --->   Operation 696 'sext' 'sext_ln703_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_32 = add i40 %sext_ln703_67, %add_ln703_28" [./layer.h:171]   --->   Operation 697 'add' 'add_ln703_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln703_74 = sext i27 %add_ln703_39 to i40" [./layer.h:171]   --->   Operation 698 'sext' 'sext_ln703_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 699 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_40 = add i40 %sext_ln703_74, %add_ln703_32" [./layer.h:171]   --->   Operation 699 'add' 'add_ln703_40' <Predicate = true> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln703_75 = sext i25 %add_ln703_41 to i26" [./layer.h:171]   --->   Operation 700 'sext' 'sext_ln703_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln703_76 = sext i25 %add_ln703_42 to i26" [./layer.h:171]   --->   Operation 701 'sext' 'sext_ln703_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 702 [1/1] (2.34ns)   --->   "%add_ln703_43 = add i26 %sext_ln703_76, %sext_ln703_75" [./layer.h:171]   --->   Operation 702 'add' 'add_ln703_43' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln703_77 = sext i26 %add_ln703_43 to i27" [./layer.h:171]   --->   Operation 703 'sext' 'sext_ln703_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln703_78 = sext i25 %add_ln703_44 to i26" [./layer.h:171]   --->   Operation 704 'sext' 'sext_ln703_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln703_79 = sext i25 %add_ln703_45 to i26" [./layer.h:171]   --->   Operation 705 'sext' 'sext_ln703_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 706 [1/1] (2.34ns)   --->   "%add_ln703_46 = add i26 %sext_ln703_79, %sext_ln703_78" [./layer.h:171]   --->   Operation 706 'add' 'add_ln703_46' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i26 %add_ln703_46 to i27" [./layer.h:171]   --->   Operation 707 'sext' 'sext_ln703_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 708 [1/1] (2.37ns)   --->   "%add_ln703_47 = add i27 %sext_ln703_80, %sext_ln703_77" [./layer.h:171]   --->   Operation 708 'add' 'add_ln703_47' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 709 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_48 = add i25 %sext_ln703_23, %sext_ln703_24" [./layer.h:171]   --->   Operation 709 'add' 'add_ln703_48' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 710 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_49 = add i25 %sext_ln703_25, %sext_ln703_26" [./layer.h:171]   --->   Operation 710 'add' 'add_ln703_49' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 711 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_51 = add i25 %sext_ln703_27, %sext_ln703_28" [./layer.h:171]   --->   Operation 711 'add' 'add_ln703_51' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 712 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_52 = add i25 %sext_ln703_29, %sext_ln703_30" [./layer.h:171]   --->   Operation 712 'add' 'add_ln703_52' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 713 [1/1] (0.95ns)   --->   "%icmp_ln169_31 = icmp eq i2 %trunc_ln169_7, 1" [./layer.h:169]   --->   Operation 713 'icmp' 'icmp_ln169_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 714 [1/1] (0.95ns)   --->   "%icmp_ln170_31 = icmp eq i2 %trunc_ln169_7, -2" [./layer.h:170]   --->   Operation 714 'icmp' 'icmp_ln170_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [1/1] (1.91ns)   --->   "%sub_ln701_31 = sub i8 0, %input_3_0_V_load_7" [./layer.h:170]   --->   Operation 715 'sub' 'sub_ln701_31' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%xor_ln169_31 = xor i1 %icmp_ln169_31, true" [./layer.h:169]   --->   Operation 716 'xor' 'xor_ln169_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%and_ln170_31 = and i1 %icmp_ln170_31, %xor_ln169_31" [./layer.h:170]   --->   Operation 717 'and' 'and_ln170_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%select_ln169_31 = select i1 %icmp_ln169_31, i8 %input_3_0_V_load_7, i8 0" [./layer.h:169]   --->   Operation 718 'select' 'select_ln169_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%select_ln170_31 = select i1 %and_ln170_31, i8 %sub_ln701_31, i8 %select_ln169_31" [./layer.h:170]   --->   Operation 719 'select' 'select_ln170_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%shl_ln703_30 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_31, i16 0)" [./layer.h:171]   --->   Operation 720 'bitconcatenate' 'shl_ln703_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%sext_ln703_31 = sext i24 %shl_ln703_30 to i25" [./layer.h:171]   --->   Operation 721 'sext' 'sext_ln703_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 722 [1/2] (3.25ns)   --->   "%packed_weights_load_8 = load i8* %packed_weights_addr_8, align 1" [./layer.h:165]   --->   Operation 722 'load' 'packed_weights_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln167_23 = trunc i8 %packed_weights_load_8 to i2" [./layer.h:167]   --->   Operation 723 'trunc' 'trunc_ln167_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 724 [1/1] (0.95ns)   --->   "%icmp_ln169_32 = icmp eq i2 %trunc_ln167_23, 1" [./layer.h:169]   --->   Operation 724 'icmp' 'icmp_ln169_32' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 725 [1/2] (2.30ns)   --->   "%input_0_0_V_load_8 = load i8* %input_0_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 725 'load' 'input_0_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 726 [1/1] (0.95ns)   --->   "%icmp_ln170_32 = icmp eq i2 %trunc_ln167_23, -2" [./layer.h:170]   --->   Operation 726 'icmp' 'icmp_ln170_32' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 727 [1/1] (1.91ns)   --->   "%sub_ln701_32 = sub i8 0, %input_0_0_V_load_8" [./layer.h:170]   --->   Operation 727 'sub' 'sub_ln701_32' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%xor_ln169_32 = xor i1 %icmp_ln169_32, true" [./layer.h:169]   --->   Operation 728 'xor' 'xor_ln169_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%and_ln170_32 = and i1 %icmp_ln170_32, %xor_ln169_32" [./layer.h:170]   --->   Operation 729 'and' 'and_ln170_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%select_ln169_32 = select i1 %icmp_ln169_32, i8 %input_0_0_V_load_8, i8 0" [./layer.h:169]   --->   Operation 730 'select' 'select_ln169_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%select_ln170_32 = select i1 %and_ln170_32, i8 %sub_ln701_32, i8 %select_ln169_32" [./layer.h:170]   --->   Operation 731 'select' 'select_ln170_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 732 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_31 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_32, i16 0)" [./layer.h:171]   --->   Operation 732 'bitconcatenate' 'shl_ln703_31' <Predicate = true> <Delay = 1.24>
ST_8 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%sext_ln703_32 = sext i24 %shl_ln703_31 to i25" [./layer.h:171]   --->   Operation 733 'sext' 'sext_ln703_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln167_24 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_8, i32 2, i32 3)" [./layer.h:167]   --->   Operation 734 'partselect' 'trunc_ln167_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 735 [1/1] (0.95ns)   --->   "%icmp_ln169_33 = icmp eq i2 %trunc_ln167_24, 1" [./layer.h:169]   --->   Operation 735 'icmp' 'icmp_ln169_33' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 736 [1/2] (2.30ns)   --->   "%input_1_0_V_load_8 = load i8* %input_1_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 736 'load' 'input_1_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 737 [1/1] (0.95ns)   --->   "%icmp_ln170_33 = icmp eq i2 %trunc_ln167_24, -2" [./layer.h:170]   --->   Operation 737 'icmp' 'icmp_ln170_33' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 738 [1/1] (1.91ns)   --->   "%sub_ln701_33 = sub i8 0, %input_1_0_V_load_8" [./layer.h:170]   --->   Operation 738 'sub' 'sub_ln701_33' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%xor_ln169_33 = xor i1 %icmp_ln169_33, true" [./layer.h:169]   --->   Operation 739 'xor' 'xor_ln169_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%and_ln170_33 = and i1 %icmp_ln170_33, %xor_ln169_33" [./layer.h:170]   --->   Operation 740 'and' 'and_ln170_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%select_ln169_33 = select i1 %icmp_ln169_33, i8 %input_1_0_V_load_8, i8 0" [./layer.h:169]   --->   Operation 741 'select' 'select_ln169_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%select_ln170_33 = select i1 %and_ln170_33, i8 %sub_ln701_33, i8 %select_ln169_33" [./layer.h:170]   --->   Operation 742 'select' 'select_ln170_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%shl_ln703_32 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_33, i16 0)" [./layer.h:171]   --->   Operation 743 'bitconcatenate' 'shl_ln703_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%sext_ln703_33 = sext i24 %shl_ln703_32 to i25" [./layer.h:171]   --->   Operation 744 'sext' 'sext_ln703_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln167_25 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_8, i32 4, i32 5)" [./layer.h:167]   --->   Operation 745 'partselect' 'trunc_ln167_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 746 [1/1] (0.95ns)   --->   "%icmp_ln169_34 = icmp eq i2 %trunc_ln167_25, 1" [./layer.h:169]   --->   Operation 746 'icmp' 'icmp_ln169_34' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 747 [1/2] (2.30ns)   --->   "%input_2_0_V_load_8 = load i8* %input_2_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 747 'load' 'input_2_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 748 [1/1] (0.95ns)   --->   "%icmp_ln170_34 = icmp eq i2 %trunc_ln167_25, -2" [./layer.h:170]   --->   Operation 748 'icmp' 'icmp_ln170_34' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 749 [1/1] (1.91ns)   --->   "%sub_ln701_34 = sub i8 0, %input_2_0_V_load_8" [./layer.h:170]   --->   Operation 749 'sub' 'sub_ln701_34' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%xor_ln169_34 = xor i1 %icmp_ln169_34, true" [./layer.h:169]   --->   Operation 750 'xor' 'xor_ln169_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%and_ln170_34 = and i1 %icmp_ln170_34, %xor_ln169_34" [./layer.h:170]   --->   Operation 751 'and' 'and_ln170_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%select_ln169_34 = select i1 %icmp_ln169_34, i8 %input_2_0_V_load_8, i8 0" [./layer.h:169]   --->   Operation 752 'select' 'select_ln169_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%select_ln170_34 = select i1 %and_ln170_34, i8 %sub_ln701_34, i8 %select_ln169_34" [./layer.h:170]   --->   Operation 753 'select' 'select_ln170_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 754 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_33 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_34, i16 0)" [./layer.h:171]   --->   Operation 754 'bitconcatenate' 'shl_ln703_33' <Predicate = true> <Delay = 1.24>
ST_8 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%sext_ln703_34 = sext i24 %shl_ln703_33 to i25" [./layer.h:171]   --->   Operation 755 'sext' 'sext_ln703_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln169_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_8, i32 6, i32 7)" [./layer.h:169]   --->   Operation 756 'partselect' 'trunc_ln169_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 757 [1/1] (0.95ns)   --->   "%icmp_ln169_35 = icmp eq i2 %trunc_ln169_8, 1" [./layer.h:169]   --->   Operation 757 'icmp' 'icmp_ln169_35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 758 [1/2] (2.30ns)   --->   "%input_3_0_V_load_8 = load i8* %input_3_0_V_addr_8, align 1" [./layer.h:169]   --->   Operation 758 'load' 'input_3_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 759 [1/1] (0.95ns)   --->   "%icmp_ln170_35 = icmp eq i2 %trunc_ln169_8, -2" [./layer.h:170]   --->   Operation 759 'icmp' 'icmp_ln170_35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 760 [1/1] (1.91ns)   --->   "%sub_ln701_35 = sub i8 0, %input_3_0_V_load_8" [./layer.h:170]   --->   Operation 760 'sub' 'sub_ln701_35' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%xor_ln169_35 = xor i1 %icmp_ln169_35, true" [./layer.h:169]   --->   Operation 761 'xor' 'xor_ln169_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%and_ln170_35 = and i1 %icmp_ln170_35, %xor_ln169_35" [./layer.h:170]   --->   Operation 762 'and' 'and_ln170_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%select_ln169_35 = select i1 %icmp_ln169_35, i8 %input_3_0_V_load_8, i8 0" [./layer.h:169]   --->   Operation 763 'select' 'select_ln169_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%select_ln170_35 = select i1 %and_ln170_35, i8 %sub_ln701_35, i8 %select_ln169_35" [./layer.h:170]   --->   Operation 764 'select' 'select_ln170_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%shl_ln703_34 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_35, i16 0)" [./layer.h:171]   --->   Operation 765 'bitconcatenate' 'shl_ln703_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%sext_ln703_35 = sext i24 %shl_ln703_34 to i25" [./layer.h:171]   --->   Operation 766 'sext' 'sext_ln703_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 767 [1/2] (3.25ns)   --->   "%packed_weights_load_9 = load i8* %packed_weights_addr_9, align 1" [./layer.h:165]   --->   Operation 767 'load' 'packed_weights_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln167_26 = trunc i8 %packed_weights_load_9 to i2" [./layer.h:167]   --->   Operation 768 'trunc' 'trunc_ln167_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 769 [1/1] (0.95ns)   --->   "%icmp_ln169_36 = icmp eq i2 %trunc_ln167_26, 1" [./layer.h:169]   --->   Operation 769 'icmp' 'icmp_ln169_36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 770 [1/2] (2.30ns)   --->   "%input_0_0_V_load_9 = load i8* %input_0_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 770 'load' 'input_0_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 771 [1/1] (0.95ns)   --->   "%icmp_ln170_36 = icmp eq i2 %trunc_ln167_26, -2" [./layer.h:170]   --->   Operation 771 'icmp' 'icmp_ln170_36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 772 [1/1] (1.91ns)   --->   "%sub_ln701_36 = sub i8 0, %input_0_0_V_load_9" [./layer.h:170]   --->   Operation 772 'sub' 'sub_ln701_36' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%xor_ln169_36 = xor i1 %icmp_ln169_36, true" [./layer.h:169]   --->   Operation 773 'xor' 'xor_ln169_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%and_ln170_36 = and i1 %icmp_ln170_36, %xor_ln169_36" [./layer.h:170]   --->   Operation 774 'and' 'and_ln170_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%select_ln169_36 = select i1 %icmp_ln169_36, i8 %input_0_0_V_load_9, i8 0" [./layer.h:169]   --->   Operation 775 'select' 'select_ln169_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%select_ln170_36 = select i1 %and_ln170_36, i8 %sub_ln701_36, i8 %select_ln169_36" [./layer.h:170]   --->   Operation 776 'select' 'select_ln170_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 777 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_35 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_36, i16 0)" [./layer.h:171]   --->   Operation 777 'bitconcatenate' 'shl_ln703_35' <Predicate = true> <Delay = 1.24>
ST_8 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%sext_ln703_36 = sext i24 %shl_ln703_35 to i25" [./layer.h:171]   --->   Operation 778 'sext' 'sext_ln703_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln167_27 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_9, i32 2, i32 3)" [./layer.h:167]   --->   Operation 779 'partselect' 'trunc_ln167_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 780 [1/1] (0.95ns)   --->   "%icmp_ln169_37 = icmp eq i2 %trunc_ln167_27, 1" [./layer.h:169]   --->   Operation 780 'icmp' 'icmp_ln169_37' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 781 [1/2] (2.30ns)   --->   "%input_1_0_V_load_9 = load i8* %input_1_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 781 'load' 'input_1_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 782 [1/1] (0.95ns)   --->   "%icmp_ln170_37 = icmp eq i2 %trunc_ln167_27, -2" [./layer.h:170]   --->   Operation 782 'icmp' 'icmp_ln170_37' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 783 [1/1] (1.91ns)   --->   "%sub_ln701_37 = sub i8 0, %input_1_0_V_load_9" [./layer.h:170]   --->   Operation 783 'sub' 'sub_ln701_37' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%xor_ln169_37 = xor i1 %icmp_ln169_37, true" [./layer.h:169]   --->   Operation 784 'xor' 'xor_ln169_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%and_ln170_37 = and i1 %icmp_ln170_37, %xor_ln169_37" [./layer.h:170]   --->   Operation 785 'and' 'and_ln170_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%select_ln169_37 = select i1 %icmp_ln169_37, i8 %input_1_0_V_load_9, i8 0" [./layer.h:169]   --->   Operation 786 'select' 'select_ln169_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%select_ln170_37 = select i1 %and_ln170_37, i8 %sub_ln701_37, i8 %select_ln169_37" [./layer.h:170]   --->   Operation 787 'select' 'select_ln170_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%shl_ln703_36 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_37, i16 0)" [./layer.h:171]   --->   Operation 788 'bitconcatenate' 'shl_ln703_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%sext_ln703_37 = sext i24 %shl_ln703_36 to i25" [./layer.h:171]   --->   Operation 789 'sext' 'sext_ln703_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln167_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_9, i32 4, i32 5)" [./layer.h:167]   --->   Operation 790 'partselect' 'trunc_ln167_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 791 [1/1] (0.95ns)   --->   "%icmp_ln169_38 = icmp eq i2 %trunc_ln167_28, 1" [./layer.h:169]   --->   Operation 791 'icmp' 'icmp_ln169_38' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 792 [1/2] (2.30ns)   --->   "%input_2_0_V_load_9 = load i8* %input_2_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 792 'load' 'input_2_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 793 [1/1] (0.95ns)   --->   "%icmp_ln170_38 = icmp eq i2 %trunc_ln167_28, -2" [./layer.h:170]   --->   Operation 793 'icmp' 'icmp_ln170_38' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 794 [1/1] (1.91ns)   --->   "%sub_ln701_38 = sub i8 0, %input_2_0_V_load_9" [./layer.h:170]   --->   Operation 794 'sub' 'sub_ln701_38' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%xor_ln169_38 = xor i1 %icmp_ln169_38, true" [./layer.h:169]   --->   Operation 795 'xor' 'xor_ln169_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%and_ln170_38 = and i1 %icmp_ln170_38, %xor_ln169_38" [./layer.h:170]   --->   Operation 796 'and' 'and_ln170_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%select_ln169_38 = select i1 %icmp_ln169_38, i8 %input_2_0_V_load_9, i8 0" [./layer.h:169]   --->   Operation 797 'select' 'select_ln169_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%select_ln170_38 = select i1 %and_ln170_38, i8 %sub_ln701_38, i8 %select_ln169_38" [./layer.h:170]   --->   Operation 798 'select' 'select_ln170_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 799 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_37 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_38, i16 0)" [./layer.h:171]   --->   Operation 799 'bitconcatenate' 'shl_ln703_37' <Predicate = true> <Delay = 1.24>
ST_8 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%sext_ln703_38 = sext i24 %shl_ln703_37 to i25" [./layer.h:171]   --->   Operation 800 'sext' 'sext_ln703_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln169_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_9, i32 6, i32 7)" [./layer.h:169]   --->   Operation 801 'partselect' 'trunc_ln169_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 802 [1/2] (2.30ns)   --->   "%input_3_0_V_load_9 = load i8* %input_3_0_V_addr_9, align 1" [./layer.h:169]   --->   Operation 802 'load' 'input_3_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln164_9 = or i7 %shl_ln2, 10" [./layer.h:164]   --->   Operation 803 'or' 'or_ln164_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln165_11 = zext i7 %or_ln164_9 to i64" [./layer.h:165]   --->   Operation 804 'zext' 'zext_ln165_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_76 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_9, i9 0)" [./layer.h:165]   --->   Operation 805 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln165_37 = zext i16 %tmp_76 to i17" [./layer.h:165]   --->   Operation 806 'zext' 'zext_ln165_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_77 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_9, i7 0)" [./layer.h:165]   --->   Operation 807 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln165_38 = zext i14 %tmp_77 to i17" [./layer.h:165]   --->   Operation 808 'zext' 'zext_ln165_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_10 = sub i17 %zext_ln165_37, %zext_ln165_38" [./layer.h:165]   --->   Operation 809 'sub' 'sub_ln165_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 810 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_7 = add i17 %zext_ln1265, %sub_ln165_10" [./layer.h:165]   --->   Operation 810 'add' 'add_ln165_7' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln165_10 = sext i17 %add_ln165_7 to i64" [./layer.h:165]   --->   Operation 811 'sext' 'sext_ln165_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 812 [1/1] (0.00ns)   --->   "%packed_weights_addr_10 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_10" [./layer.h:165]   --->   Operation 812 'getelementptr' 'packed_weights_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 813 [2/2] (3.25ns)   --->   "%packed_weights_load_10 = load i8* %packed_weights_addr_10, align 1" [./layer.h:165]   --->   Operation 813 'load' 'packed_weights_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 814 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_10 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_11" [./layer.h:169]   --->   Operation 814 'getelementptr' 'input_0_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 815 [2/2] (2.30ns)   --->   "%input_0_0_V_load_10 = load i8* %input_0_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 815 'load' 'input_0_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 816 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_10 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_11" [./layer.h:169]   --->   Operation 816 'getelementptr' 'input_1_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 817 [2/2] (2.30ns)   --->   "%input_1_0_V_load_10 = load i8* %input_1_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 817 'load' 'input_1_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 818 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_10 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_11" [./layer.h:169]   --->   Operation 818 'getelementptr' 'input_2_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 819 [2/2] (2.30ns)   --->   "%input_2_0_V_load_10 = load i8* %input_2_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 819 'load' 'input_2_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 820 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_10 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_11" [./layer.h:169]   --->   Operation 820 'getelementptr' 'input_3_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 821 [2/2] (2.30ns)   --->   "%input_3_0_V_load_10 = load i8* %input_3_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 821 'load' 'input_3_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 822 [1/1] (0.00ns)   --->   "%or_ln164_10 = or i7 %shl_ln2, 11" [./layer.h:164]   --->   Operation 822 'or' 'or_ln164_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln165_12 = zext i7 %or_ln164_10 to i64" [./layer.h:165]   --->   Operation 823 'zext' 'zext_ln165_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_78 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_10, i9 0)" [./layer.h:165]   --->   Operation 824 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln165_39 = zext i16 %tmp_78 to i17" [./layer.h:165]   --->   Operation 825 'zext' 'zext_ln165_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_79 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_10, i7 0)" [./layer.h:165]   --->   Operation 826 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln165_40 = zext i14 %tmp_79 to i17" [./layer.h:165]   --->   Operation 827 'zext' 'zext_ln165_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_11 = sub i17 %zext_ln165_39, %zext_ln165_40" [./layer.h:165]   --->   Operation 828 'sub' 'sub_ln165_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 829 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_8 = add i17 %zext_ln1265, %sub_ln165_11" [./layer.h:165]   --->   Operation 829 'add' 'add_ln165_8' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln165_11 = sext i17 %add_ln165_8 to i64" [./layer.h:165]   --->   Operation 830 'sext' 'sext_ln165_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 831 [1/1] (0.00ns)   --->   "%packed_weights_addr_11 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_11" [./layer.h:165]   --->   Operation 831 'getelementptr' 'packed_weights_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 832 [2/2] (3.25ns)   --->   "%packed_weights_load_11 = load i8* %packed_weights_addr_11, align 1" [./layer.h:165]   --->   Operation 832 'load' 'packed_weights_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 833 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_11 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_12" [./layer.h:169]   --->   Operation 833 'getelementptr' 'input_0_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 834 [2/2] (2.30ns)   --->   "%input_0_0_V_load_11 = load i8* %input_0_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 834 'load' 'input_0_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 835 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_11 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_12" [./layer.h:169]   --->   Operation 835 'getelementptr' 'input_1_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 836 [2/2] (2.30ns)   --->   "%input_1_0_V_load_11 = load i8* %input_1_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 836 'load' 'input_1_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 837 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_11 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_12" [./layer.h:169]   --->   Operation 837 'getelementptr' 'input_2_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 838 [2/2] (2.30ns)   --->   "%input_2_0_V_load_11 = load i8* %input_2_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 838 'load' 'input_2_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 839 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_11 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_12" [./layer.h:169]   --->   Operation 839 'getelementptr' 'input_3_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 840 [2/2] (2.30ns)   --->   "%input_3_0_V_load_11 = load i8* %input_3_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 840 'load' 'input_3_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_8 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i27 %add_ln703_47 to i28" [./layer.h:171]   --->   Operation 841 'sext' 'sext_ln703_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln703_82 = sext i25 %add_ln703_48 to i26" [./layer.h:171]   --->   Operation 842 'sext' 'sext_ln703_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln703_83 = sext i25 %add_ln703_49 to i26" [./layer.h:171]   --->   Operation 843 'sext' 'sext_ln703_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 844 [1/1] (2.34ns)   --->   "%add_ln703_50 = add i26 %sext_ln703_83, %sext_ln703_82" [./layer.h:171]   --->   Operation 844 'add' 'add_ln703_50' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln703_84 = sext i26 %add_ln703_50 to i27" [./layer.h:171]   --->   Operation 845 'sext' 'sext_ln703_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln703_85 = sext i25 %add_ln703_51 to i26" [./layer.h:171]   --->   Operation 846 'sext' 'sext_ln703_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln703_86 = sext i25 %add_ln703_52 to i26" [./layer.h:171]   --->   Operation 847 'sext' 'sext_ln703_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 848 [1/1] (2.34ns)   --->   "%add_ln703_53 = add i26 %sext_ln703_86, %sext_ln703_85" [./layer.h:171]   --->   Operation 848 'add' 'add_ln703_53' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln703_87 = sext i26 %add_ln703_53 to i27" [./layer.h:171]   --->   Operation 849 'sext' 'sext_ln703_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 850 [1/1] (2.37ns)   --->   "%add_ln703_54 = add i27 %sext_ln703_87, %sext_ln703_84" [./layer.h:171]   --->   Operation 850 'add' 'add_ln703_54' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln703_88 = sext i27 %add_ln703_54 to i28" [./layer.h:171]   --->   Operation 851 'sext' 'sext_ln703_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 852 [1/1] (2.40ns)   --->   "%add_ln703_55 = add i28 %sext_ln703_88, %sext_ln703_81" [./layer.h:171]   --->   Operation 852 'add' 'add_ln703_55' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 853 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_57 = add i25 %sext_ln703_31, %sext_ln703_32" [./layer.h:171]   --->   Operation 853 'add' 'add_ln703_57' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 854 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_58 = add i25 %sext_ln703_33, %sext_ln703_34" [./layer.h:171]   --->   Operation 854 'add' 'add_ln703_58' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 855 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_60 = add i25 %sext_ln703_35, %sext_ln703_36" [./layer.h:171]   --->   Operation 855 'add' 'add_ln703_60' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 856 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_61 = add i25 %sext_ln703_37, %sext_ln703_38" [./layer.h:171]   --->   Operation 856 'add' 'add_ln703_61' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 857 [1/1] (0.95ns)   --->   "%icmp_ln169_39 = icmp eq i2 %trunc_ln169_9, 1" [./layer.h:169]   --->   Operation 857 'icmp' 'icmp_ln169_39' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 858 [1/1] (0.95ns)   --->   "%icmp_ln170_39 = icmp eq i2 %trunc_ln169_9, -2" [./layer.h:170]   --->   Operation 858 'icmp' 'icmp_ln170_39' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 859 [1/1] (1.91ns)   --->   "%sub_ln701_39 = sub i8 0, %input_3_0_V_load_9" [./layer.h:170]   --->   Operation 859 'sub' 'sub_ln701_39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%xor_ln169_39 = xor i1 %icmp_ln169_39, true" [./layer.h:169]   --->   Operation 860 'xor' 'xor_ln169_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%and_ln170_39 = and i1 %icmp_ln170_39, %xor_ln169_39" [./layer.h:170]   --->   Operation 861 'and' 'and_ln170_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%select_ln169_39 = select i1 %icmp_ln169_39, i8 %input_3_0_V_load_9, i8 0" [./layer.h:169]   --->   Operation 862 'select' 'select_ln169_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%select_ln170_39 = select i1 %and_ln170_39, i8 %sub_ln701_39, i8 %select_ln169_39" [./layer.h:170]   --->   Operation 863 'select' 'select_ln170_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%shl_ln703_38 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_39, i16 0)" [./layer.h:171]   --->   Operation 864 'bitconcatenate' 'shl_ln703_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%sext_ln703_39 = sext i24 %shl_ln703_38 to i25" [./layer.h:171]   --->   Operation 865 'sext' 'sext_ln703_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 866 [1/2] (3.25ns)   --->   "%packed_weights_load_10 = load i8* %packed_weights_addr_10, align 1" [./layer.h:165]   --->   Operation 866 'load' 'packed_weights_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln167_29 = trunc i8 %packed_weights_load_10 to i2" [./layer.h:167]   --->   Operation 867 'trunc' 'trunc_ln167_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 868 [1/1] (0.95ns)   --->   "%icmp_ln169_40 = icmp eq i2 %trunc_ln167_29, 1" [./layer.h:169]   --->   Operation 868 'icmp' 'icmp_ln169_40' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 869 [1/2] (2.30ns)   --->   "%input_0_0_V_load_10 = load i8* %input_0_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 869 'load' 'input_0_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 870 [1/1] (0.95ns)   --->   "%icmp_ln170_40 = icmp eq i2 %trunc_ln167_29, -2" [./layer.h:170]   --->   Operation 870 'icmp' 'icmp_ln170_40' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 871 [1/1] (1.91ns)   --->   "%sub_ln701_40 = sub i8 0, %input_0_0_V_load_10" [./layer.h:170]   --->   Operation 871 'sub' 'sub_ln701_40' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%xor_ln169_40 = xor i1 %icmp_ln169_40, true" [./layer.h:169]   --->   Operation 872 'xor' 'xor_ln169_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%and_ln170_40 = and i1 %icmp_ln170_40, %xor_ln169_40" [./layer.h:170]   --->   Operation 873 'and' 'and_ln170_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%select_ln169_40 = select i1 %icmp_ln169_40, i8 %input_0_0_V_load_10, i8 0" [./layer.h:169]   --->   Operation 874 'select' 'select_ln169_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%select_ln170_40 = select i1 %and_ln170_40, i8 %sub_ln701_40, i8 %select_ln169_40" [./layer.h:170]   --->   Operation 875 'select' 'select_ln170_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 876 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_39 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_40, i16 0)" [./layer.h:171]   --->   Operation 876 'bitconcatenate' 'shl_ln703_39' <Predicate = true> <Delay = 1.24>
ST_9 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%sext_ln703_40 = sext i24 %shl_ln703_39 to i25" [./layer.h:171]   --->   Operation 877 'sext' 'sext_ln703_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln167_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_10, i32 2, i32 3)" [./layer.h:167]   --->   Operation 878 'partselect' 'trunc_ln167_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 879 [1/1] (0.95ns)   --->   "%icmp_ln169_41 = icmp eq i2 %trunc_ln167_30, 1" [./layer.h:169]   --->   Operation 879 'icmp' 'icmp_ln169_41' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 880 [1/2] (2.30ns)   --->   "%input_1_0_V_load_10 = load i8* %input_1_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 880 'load' 'input_1_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 881 [1/1] (0.95ns)   --->   "%icmp_ln170_41 = icmp eq i2 %trunc_ln167_30, -2" [./layer.h:170]   --->   Operation 881 'icmp' 'icmp_ln170_41' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 882 [1/1] (1.91ns)   --->   "%sub_ln701_41 = sub i8 0, %input_1_0_V_load_10" [./layer.h:170]   --->   Operation 882 'sub' 'sub_ln701_41' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%xor_ln169_41 = xor i1 %icmp_ln169_41, true" [./layer.h:169]   --->   Operation 883 'xor' 'xor_ln169_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%and_ln170_41 = and i1 %icmp_ln170_41, %xor_ln169_41" [./layer.h:170]   --->   Operation 884 'and' 'and_ln170_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%select_ln169_41 = select i1 %icmp_ln169_41, i8 %input_1_0_V_load_10, i8 0" [./layer.h:169]   --->   Operation 885 'select' 'select_ln169_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%select_ln170_41 = select i1 %and_ln170_41, i8 %sub_ln701_41, i8 %select_ln169_41" [./layer.h:170]   --->   Operation 886 'select' 'select_ln170_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%shl_ln703_40 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_41, i16 0)" [./layer.h:171]   --->   Operation 887 'bitconcatenate' 'shl_ln703_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%sext_ln703_41 = sext i24 %shl_ln703_40 to i25" [./layer.h:171]   --->   Operation 888 'sext' 'sext_ln703_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln167_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_10, i32 4, i32 5)" [./layer.h:167]   --->   Operation 889 'partselect' 'trunc_ln167_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 890 [1/1] (0.95ns)   --->   "%icmp_ln169_42 = icmp eq i2 %trunc_ln167_31, 1" [./layer.h:169]   --->   Operation 890 'icmp' 'icmp_ln169_42' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 891 [1/2] (2.30ns)   --->   "%input_2_0_V_load_10 = load i8* %input_2_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 891 'load' 'input_2_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 892 [1/1] (0.95ns)   --->   "%icmp_ln170_42 = icmp eq i2 %trunc_ln167_31, -2" [./layer.h:170]   --->   Operation 892 'icmp' 'icmp_ln170_42' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 893 [1/1] (1.91ns)   --->   "%sub_ln701_42 = sub i8 0, %input_2_0_V_load_10" [./layer.h:170]   --->   Operation 893 'sub' 'sub_ln701_42' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%xor_ln169_42 = xor i1 %icmp_ln169_42, true" [./layer.h:169]   --->   Operation 894 'xor' 'xor_ln169_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%and_ln170_42 = and i1 %icmp_ln170_42, %xor_ln169_42" [./layer.h:170]   --->   Operation 895 'and' 'and_ln170_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%select_ln169_42 = select i1 %icmp_ln169_42, i8 %input_2_0_V_load_10, i8 0" [./layer.h:169]   --->   Operation 896 'select' 'select_ln169_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%select_ln170_42 = select i1 %and_ln170_42, i8 %sub_ln701_42, i8 %select_ln169_42" [./layer.h:170]   --->   Operation 897 'select' 'select_ln170_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 898 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_41 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_42, i16 0)" [./layer.h:171]   --->   Operation 898 'bitconcatenate' 'shl_ln703_41' <Predicate = true> <Delay = 1.24>
ST_9 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%sext_ln703_42 = sext i24 %shl_ln703_41 to i25" [./layer.h:171]   --->   Operation 899 'sext' 'sext_ln703_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln169_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_10, i32 6, i32 7)" [./layer.h:169]   --->   Operation 900 'partselect' 'trunc_ln169_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 901 [1/1] (0.95ns)   --->   "%icmp_ln169_43 = icmp eq i2 %trunc_ln169_s, 1" [./layer.h:169]   --->   Operation 901 'icmp' 'icmp_ln169_43' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 902 [1/2] (2.30ns)   --->   "%input_3_0_V_load_10 = load i8* %input_3_0_V_addr_10, align 1" [./layer.h:169]   --->   Operation 902 'load' 'input_3_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 903 [1/1] (0.95ns)   --->   "%icmp_ln170_43 = icmp eq i2 %trunc_ln169_s, -2" [./layer.h:170]   --->   Operation 903 'icmp' 'icmp_ln170_43' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 904 [1/1] (1.91ns)   --->   "%sub_ln701_43 = sub i8 0, %input_3_0_V_load_10" [./layer.h:170]   --->   Operation 904 'sub' 'sub_ln701_43' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%xor_ln169_43 = xor i1 %icmp_ln169_43, true" [./layer.h:169]   --->   Operation 905 'xor' 'xor_ln169_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%and_ln170_43 = and i1 %icmp_ln170_43, %xor_ln169_43" [./layer.h:170]   --->   Operation 906 'and' 'and_ln170_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%select_ln169_43 = select i1 %icmp_ln169_43, i8 %input_3_0_V_load_10, i8 0" [./layer.h:169]   --->   Operation 907 'select' 'select_ln169_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%select_ln170_43 = select i1 %and_ln170_43, i8 %sub_ln701_43, i8 %select_ln169_43" [./layer.h:170]   --->   Operation 908 'select' 'select_ln170_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%shl_ln703_42 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_43, i16 0)" [./layer.h:171]   --->   Operation 909 'bitconcatenate' 'shl_ln703_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%sext_ln703_43 = sext i24 %shl_ln703_42 to i25" [./layer.h:171]   --->   Operation 910 'sext' 'sext_ln703_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 911 [1/2] (3.25ns)   --->   "%packed_weights_load_11 = load i8* %packed_weights_addr_11, align 1" [./layer.h:165]   --->   Operation 911 'load' 'packed_weights_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln167_32 = trunc i8 %packed_weights_load_11 to i2" [./layer.h:167]   --->   Operation 912 'trunc' 'trunc_ln167_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 913 [1/1] (0.95ns)   --->   "%icmp_ln169_44 = icmp eq i2 %trunc_ln167_32, 1" [./layer.h:169]   --->   Operation 913 'icmp' 'icmp_ln169_44' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 914 [1/2] (2.30ns)   --->   "%input_0_0_V_load_11 = load i8* %input_0_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 914 'load' 'input_0_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 915 [1/1] (0.95ns)   --->   "%icmp_ln170_44 = icmp eq i2 %trunc_ln167_32, -2" [./layer.h:170]   --->   Operation 915 'icmp' 'icmp_ln170_44' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 916 [1/1] (1.91ns)   --->   "%sub_ln701_44 = sub i8 0, %input_0_0_V_load_11" [./layer.h:170]   --->   Operation 916 'sub' 'sub_ln701_44' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%xor_ln169_44 = xor i1 %icmp_ln169_44, true" [./layer.h:169]   --->   Operation 917 'xor' 'xor_ln169_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%and_ln170_44 = and i1 %icmp_ln170_44, %xor_ln169_44" [./layer.h:170]   --->   Operation 918 'and' 'and_ln170_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%select_ln169_44 = select i1 %icmp_ln169_44, i8 %input_0_0_V_load_11, i8 0" [./layer.h:169]   --->   Operation 919 'select' 'select_ln169_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%select_ln170_44 = select i1 %and_ln170_44, i8 %sub_ln701_44, i8 %select_ln169_44" [./layer.h:170]   --->   Operation 920 'select' 'select_ln170_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 921 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_43 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_44, i16 0)" [./layer.h:171]   --->   Operation 921 'bitconcatenate' 'shl_ln703_43' <Predicate = true> <Delay = 1.24>
ST_9 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%sext_ln703_44 = sext i24 %shl_ln703_43 to i25" [./layer.h:171]   --->   Operation 922 'sext' 'sext_ln703_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln167_33 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_11, i32 2, i32 3)" [./layer.h:167]   --->   Operation 923 'partselect' 'trunc_ln167_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 924 [1/1] (0.95ns)   --->   "%icmp_ln169_45 = icmp eq i2 %trunc_ln167_33, 1" [./layer.h:169]   --->   Operation 924 'icmp' 'icmp_ln169_45' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 925 [1/2] (2.30ns)   --->   "%input_1_0_V_load_11 = load i8* %input_1_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 925 'load' 'input_1_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 926 [1/1] (0.95ns)   --->   "%icmp_ln170_45 = icmp eq i2 %trunc_ln167_33, -2" [./layer.h:170]   --->   Operation 926 'icmp' 'icmp_ln170_45' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 927 [1/1] (1.91ns)   --->   "%sub_ln701_45 = sub i8 0, %input_1_0_V_load_11" [./layer.h:170]   --->   Operation 927 'sub' 'sub_ln701_45' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%xor_ln169_45 = xor i1 %icmp_ln169_45, true" [./layer.h:169]   --->   Operation 928 'xor' 'xor_ln169_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%and_ln170_45 = and i1 %icmp_ln170_45, %xor_ln169_45" [./layer.h:170]   --->   Operation 929 'and' 'and_ln170_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%select_ln169_45 = select i1 %icmp_ln169_45, i8 %input_1_0_V_load_11, i8 0" [./layer.h:169]   --->   Operation 930 'select' 'select_ln169_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%select_ln170_45 = select i1 %and_ln170_45, i8 %sub_ln701_45, i8 %select_ln169_45" [./layer.h:170]   --->   Operation 931 'select' 'select_ln170_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%shl_ln703_44 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_45, i16 0)" [./layer.h:171]   --->   Operation 932 'bitconcatenate' 'shl_ln703_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%sext_ln703_45 = sext i24 %shl_ln703_44 to i25" [./layer.h:171]   --->   Operation 933 'sext' 'sext_ln703_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln167_34 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_11, i32 4, i32 5)" [./layer.h:167]   --->   Operation 934 'partselect' 'trunc_ln167_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 935 [1/1] (0.95ns)   --->   "%icmp_ln169_46 = icmp eq i2 %trunc_ln167_34, 1" [./layer.h:169]   --->   Operation 935 'icmp' 'icmp_ln169_46' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 936 [1/2] (2.30ns)   --->   "%input_2_0_V_load_11 = load i8* %input_2_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 936 'load' 'input_2_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 937 [1/1] (0.95ns)   --->   "%icmp_ln170_46 = icmp eq i2 %trunc_ln167_34, -2" [./layer.h:170]   --->   Operation 937 'icmp' 'icmp_ln170_46' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 938 [1/1] (1.91ns)   --->   "%sub_ln701_46 = sub i8 0, %input_2_0_V_load_11" [./layer.h:170]   --->   Operation 938 'sub' 'sub_ln701_46' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%xor_ln169_46 = xor i1 %icmp_ln169_46, true" [./layer.h:169]   --->   Operation 939 'xor' 'xor_ln169_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%and_ln170_46 = and i1 %icmp_ln170_46, %xor_ln169_46" [./layer.h:170]   --->   Operation 940 'and' 'and_ln170_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%select_ln169_46 = select i1 %icmp_ln169_46, i8 %input_2_0_V_load_11, i8 0" [./layer.h:169]   --->   Operation 941 'select' 'select_ln169_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%select_ln170_46 = select i1 %and_ln170_46, i8 %sub_ln701_46, i8 %select_ln169_46" [./layer.h:170]   --->   Operation 942 'select' 'select_ln170_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 943 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_45 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_46, i16 0)" [./layer.h:171]   --->   Operation 943 'bitconcatenate' 'shl_ln703_45' <Predicate = true> <Delay = 1.24>
ST_9 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%sext_ln703_46 = sext i24 %shl_ln703_45 to i25" [./layer.h:171]   --->   Operation 944 'sext' 'sext_ln703_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln169_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_11, i32 6, i32 7)" [./layer.h:169]   --->   Operation 945 'partselect' 'trunc_ln169_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 946 [1/2] (2.30ns)   --->   "%input_3_0_V_load_11 = load i8* %input_3_0_V_addr_11, align 1" [./layer.h:169]   --->   Operation 946 'load' 'input_3_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 947 [1/1] (0.00ns)   --->   "%or_ln164_11 = or i7 %shl_ln2, 12" [./layer.h:164]   --->   Operation 947 'or' 'or_ln164_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln165_13 = zext i7 %or_ln164_11 to i64" [./layer.h:165]   --->   Operation 948 'zext' 'zext_ln165_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_80 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_11, i9 0)" [./layer.h:165]   --->   Operation 949 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln165_41 = zext i16 %tmp_80 to i17" [./layer.h:165]   --->   Operation 950 'zext' 'zext_ln165_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_81 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_11, i7 0)" [./layer.h:165]   --->   Operation 951 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln165_42 = zext i14 %tmp_81 to i17" [./layer.h:165]   --->   Operation 952 'zext' 'zext_ln165_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 953 [1/1] (2.07ns)   --->   "%sub_ln165_12 = sub i17 %zext_ln165_41, %zext_ln165_42" [./layer.h:165]   --->   Operation 953 'sub' 'sub_ln165_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln165_3 = trunc i17 %sub_ln165_12 to i9" [./layer.h:165]   --->   Operation 954 'trunc' 'trunc_ln165_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 955 [1/1] (0.99ns)   --->   "%or_ln165_3 = or i9 %trunc_ln165_3, %j_0_0" [./layer.h:165]   --->   Operation 955 'or' 'or_ln165_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %sub_ln165_12, i32 9, i32 16)" [./layer.h:165]   --->   Operation 956 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_109 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_108, i9 %or_ln165_3)" [./layer.h:165]   --->   Operation 957 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln165_12 = sext i17 %tmp_109 to i64" [./layer.h:165]   --->   Operation 958 'sext' 'sext_ln165_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 959 [1/1] (0.00ns)   --->   "%packed_weights_addr_12 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_12" [./layer.h:165]   --->   Operation 959 'getelementptr' 'packed_weights_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 960 [2/2] (3.25ns)   --->   "%packed_weights_load_12 = load i8* %packed_weights_addr_12, align 1" [./layer.h:165]   --->   Operation 960 'load' 'packed_weights_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 961 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_12 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_13" [./layer.h:169]   --->   Operation 961 'getelementptr' 'input_0_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 962 [2/2] (2.30ns)   --->   "%input_0_0_V_load_12 = load i8* %input_0_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 962 'load' 'input_0_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 963 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_12 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_13" [./layer.h:169]   --->   Operation 963 'getelementptr' 'input_1_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 964 [2/2] (2.30ns)   --->   "%input_1_0_V_load_12 = load i8* %input_1_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 964 'load' 'input_1_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 965 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_12 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_13" [./layer.h:169]   --->   Operation 965 'getelementptr' 'input_2_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 966 [2/2] (2.30ns)   --->   "%input_2_0_V_load_12 = load i8* %input_2_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 966 'load' 'input_2_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 967 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_12 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_13" [./layer.h:169]   --->   Operation 967 'getelementptr' 'input_3_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 968 [2/2] (2.30ns)   --->   "%input_3_0_V_load_12 = load i8* %input_3_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 968 'load' 'input_3_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 969 [1/1] (0.00ns)   --->   "%or_ln164_12 = or i7 %shl_ln2, 13" [./layer.h:164]   --->   Operation 969 'or' 'or_ln164_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln165_14 = zext i7 %or_ln164_12 to i64" [./layer.h:165]   --->   Operation 970 'zext' 'zext_ln165_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_82 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_12, i9 0)" [./layer.h:165]   --->   Operation 971 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln165_43 = zext i16 %tmp_82 to i17" [./layer.h:165]   --->   Operation 972 'zext' 'zext_ln165_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_83 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_12, i7 0)" [./layer.h:165]   --->   Operation 973 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln165_44 = zext i14 %tmp_83 to i17" [./layer.h:165]   --->   Operation 974 'zext' 'zext_ln165_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_13 = sub i17 %zext_ln165_43, %zext_ln165_44" [./layer.h:165]   --->   Operation 975 'sub' 'sub_ln165_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 976 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_9 = add i17 %zext_ln1265, %sub_ln165_13" [./layer.h:165]   --->   Operation 976 'add' 'add_ln165_9' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln165_13 = sext i17 %add_ln165_9 to i64" [./layer.h:165]   --->   Operation 977 'sext' 'sext_ln165_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 978 [1/1] (0.00ns)   --->   "%packed_weights_addr_13 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_13" [./layer.h:165]   --->   Operation 978 'getelementptr' 'packed_weights_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 979 [2/2] (3.25ns)   --->   "%packed_weights_load_13 = load i8* %packed_weights_addr_13, align 1" [./layer.h:165]   --->   Operation 979 'load' 'packed_weights_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 980 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_13 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_14" [./layer.h:169]   --->   Operation 980 'getelementptr' 'input_0_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 981 [2/2] (2.30ns)   --->   "%input_0_0_V_load_13 = load i8* %input_0_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 981 'load' 'input_0_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 982 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_13 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_14" [./layer.h:169]   --->   Operation 982 'getelementptr' 'input_1_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 983 [2/2] (2.30ns)   --->   "%input_1_0_V_load_13 = load i8* %input_1_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 983 'load' 'input_1_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 984 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_13 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_14" [./layer.h:169]   --->   Operation 984 'getelementptr' 'input_2_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 985 [2/2] (2.30ns)   --->   "%input_2_0_V_load_13 = load i8* %input_2_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 985 'load' 'input_2_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 986 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_13 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_14" [./layer.h:169]   --->   Operation 986 'getelementptr' 'input_3_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 987 [2/2] (2.30ns)   --->   "%input_3_0_V_load_13 = load i8* %input_3_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 987 'load' 'input_3_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln703_90 = sext i25 %add_ln703_57 to i26" [./layer.h:171]   --->   Operation 988 'sext' 'sext_ln703_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln703_91 = sext i25 %add_ln703_58 to i26" [./layer.h:171]   --->   Operation 989 'sext' 'sext_ln703_91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 990 [1/1] (2.34ns)   --->   "%add_ln703_59 = add i26 %sext_ln703_91, %sext_ln703_90" [./layer.h:171]   --->   Operation 990 'add' 'add_ln703_59' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln703_92 = sext i26 %add_ln703_59 to i27" [./layer.h:171]   --->   Operation 991 'sext' 'sext_ln703_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln703_93 = sext i25 %add_ln703_60 to i26" [./layer.h:171]   --->   Operation 992 'sext' 'sext_ln703_93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln703_94 = sext i25 %add_ln703_61 to i26" [./layer.h:171]   --->   Operation 993 'sext' 'sext_ln703_94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 994 [1/1] (2.34ns)   --->   "%add_ln703_62 = add i26 %sext_ln703_94, %sext_ln703_93" [./layer.h:171]   --->   Operation 994 'add' 'add_ln703_62' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln703_95 = sext i26 %add_ln703_62 to i27" [./layer.h:171]   --->   Operation 995 'sext' 'sext_ln703_95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 996 [1/1] (2.37ns)   --->   "%add_ln703_63 = add i27 %sext_ln703_95, %sext_ln703_92" [./layer.h:171]   --->   Operation 996 'add' 'add_ln703_63' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 997 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_64 = add i25 %sext_ln703_39, %sext_ln703_40" [./layer.h:171]   --->   Operation 997 'add' 'add_ln703_64' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 998 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_65 = add i25 %sext_ln703_41, %sext_ln703_42" [./layer.h:171]   --->   Operation 998 'add' 'add_ln703_65' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 999 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_67 = add i25 %sext_ln703_43, %sext_ln703_44" [./layer.h:171]   --->   Operation 999 'add' 'add_ln703_67' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1000 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_68 = add i25 %sext_ln703_45, %sext_ln703_46" [./layer.h:171]   --->   Operation 1000 'add' 'add_ln703_68' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 1001 [1/1] (0.95ns)   --->   "%icmp_ln169_47 = icmp eq i2 %trunc_ln169_10, 1" [./layer.h:169]   --->   Operation 1001 'icmp' 'icmp_ln169_47' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1002 [1/1] (0.95ns)   --->   "%icmp_ln170_47 = icmp eq i2 %trunc_ln169_10, -2" [./layer.h:170]   --->   Operation 1002 'icmp' 'icmp_ln170_47' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1003 [1/1] (1.91ns)   --->   "%sub_ln701_47 = sub i8 0, %input_3_0_V_load_11" [./layer.h:170]   --->   Operation 1003 'sub' 'sub_ln701_47' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%xor_ln169_47 = xor i1 %icmp_ln169_47, true" [./layer.h:169]   --->   Operation 1004 'xor' 'xor_ln169_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%and_ln170_47 = and i1 %icmp_ln170_47, %xor_ln169_47" [./layer.h:170]   --->   Operation 1005 'and' 'and_ln170_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%select_ln169_47 = select i1 %icmp_ln169_47, i8 %input_3_0_V_load_11, i8 0" [./layer.h:169]   --->   Operation 1006 'select' 'select_ln169_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%select_ln170_47 = select i1 %and_ln170_47, i8 %sub_ln701_47, i8 %select_ln169_47" [./layer.h:170]   --->   Operation 1007 'select' 'select_ln170_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%shl_ln703_46 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_47, i16 0)" [./layer.h:171]   --->   Operation 1008 'bitconcatenate' 'shl_ln703_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%sext_ln703_47 = sext i24 %shl_ln703_46 to i25" [./layer.h:171]   --->   Operation 1009 'sext' 'sext_ln703_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1010 [1/2] (3.25ns)   --->   "%packed_weights_load_12 = load i8* %packed_weights_addr_12, align 1" [./layer.h:165]   --->   Operation 1010 'load' 'packed_weights_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln167_35 = trunc i8 %packed_weights_load_12 to i2" [./layer.h:167]   --->   Operation 1011 'trunc' 'trunc_ln167_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1012 [1/1] (0.95ns)   --->   "%icmp_ln169_48 = icmp eq i2 %trunc_ln167_35, 1" [./layer.h:169]   --->   Operation 1012 'icmp' 'icmp_ln169_48' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1013 [1/2] (2.30ns)   --->   "%input_0_0_V_load_12 = load i8* %input_0_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 1013 'load' 'input_0_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1014 [1/1] (0.95ns)   --->   "%icmp_ln170_48 = icmp eq i2 %trunc_ln167_35, -2" [./layer.h:170]   --->   Operation 1014 'icmp' 'icmp_ln170_48' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1015 [1/1] (1.91ns)   --->   "%sub_ln701_48 = sub i8 0, %input_0_0_V_load_12" [./layer.h:170]   --->   Operation 1015 'sub' 'sub_ln701_48' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%xor_ln169_48 = xor i1 %icmp_ln169_48, true" [./layer.h:169]   --->   Operation 1016 'xor' 'xor_ln169_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%and_ln170_48 = and i1 %icmp_ln170_48, %xor_ln169_48" [./layer.h:170]   --->   Operation 1017 'and' 'and_ln170_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%select_ln169_48 = select i1 %icmp_ln169_48, i8 %input_0_0_V_load_12, i8 0" [./layer.h:169]   --->   Operation 1018 'select' 'select_ln169_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%select_ln170_48 = select i1 %and_ln170_48, i8 %sub_ln701_48, i8 %select_ln169_48" [./layer.h:170]   --->   Operation 1019 'select' 'select_ln170_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1020 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_47 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_48, i16 0)" [./layer.h:171]   --->   Operation 1020 'bitconcatenate' 'shl_ln703_47' <Predicate = true> <Delay = 1.24>
ST_10 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%sext_ln703_48 = sext i24 %shl_ln703_47 to i25" [./layer.h:171]   --->   Operation 1021 'sext' 'sext_ln703_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln167_36 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_12, i32 2, i32 3)" [./layer.h:167]   --->   Operation 1022 'partselect' 'trunc_ln167_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1023 [1/1] (0.95ns)   --->   "%icmp_ln169_49 = icmp eq i2 %trunc_ln167_36, 1" [./layer.h:169]   --->   Operation 1023 'icmp' 'icmp_ln169_49' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1024 [1/2] (2.30ns)   --->   "%input_1_0_V_load_12 = load i8* %input_1_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 1024 'load' 'input_1_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1025 [1/1] (0.95ns)   --->   "%icmp_ln170_49 = icmp eq i2 %trunc_ln167_36, -2" [./layer.h:170]   --->   Operation 1025 'icmp' 'icmp_ln170_49' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1026 [1/1] (1.91ns)   --->   "%sub_ln701_49 = sub i8 0, %input_1_0_V_load_12" [./layer.h:170]   --->   Operation 1026 'sub' 'sub_ln701_49' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%xor_ln169_49 = xor i1 %icmp_ln169_49, true" [./layer.h:169]   --->   Operation 1027 'xor' 'xor_ln169_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%and_ln170_49 = and i1 %icmp_ln170_49, %xor_ln169_49" [./layer.h:170]   --->   Operation 1028 'and' 'and_ln170_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%select_ln169_49 = select i1 %icmp_ln169_49, i8 %input_1_0_V_load_12, i8 0" [./layer.h:169]   --->   Operation 1029 'select' 'select_ln169_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%select_ln170_49 = select i1 %and_ln170_49, i8 %sub_ln701_49, i8 %select_ln169_49" [./layer.h:170]   --->   Operation 1030 'select' 'select_ln170_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%shl_ln703_48 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_49, i16 0)" [./layer.h:171]   --->   Operation 1031 'bitconcatenate' 'shl_ln703_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%sext_ln703_49 = sext i24 %shl_ln703_48 to i25" [./layer.h:171]   --->   Operation 1032 'sext' 'sext_ln703_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln167_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_12, i32 4, i32 5)" [./layer.h:167]   --->   Operation 1033 'partselect' 'trunc_ln167_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1034 [1/1] (0.95ns)   --->   "%icmp_ln169_50 = icmp eq i2 %trunc_ln167_37, 1" [./layer.h:169]   --->   Operation 1034 'icmp' 'icmp_ln169_50' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1035 [1/2] (2.30ns)   --->   "%input_2_0_V_load_12 = load i8* %input_2_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 1035 'load' 'input_2_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1036 [1/1] (0.95ns)   --->   "%icmp_ln170_50 = icmp eq i2 %trunc_ln167_37, -2" [./layer.h:170]   --->   Operation 1036 'icmp' 'icmp_ln170_50' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1037 [1/1] (1.91ns)   --->   "%sub_ln701_50 = sub i8 0, %input_2_0_V_load_12" [./layer.h:170]   --->   Operation 1037 'sub' 'sub_ln701_50' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%xor_ln169_50 = xor i1 %icmp_ln169_50, true" [./layer.h:169]   --->   Operation 1038 'xor' 'xor_ln169_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%and_ln170_50 = and i1 %icmp_ln170_50, %xor_ln169_50" [./layer.h:170]   --->   Operation 1039 'and' 'and_ln170_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%select_ln169_50 = select i1 %icmp_ln169_50, i8 %input_2_0_V_load_12, i8 0" [./layer.h:169]   --->   Operation 1040 'select' 'select_ln169_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%select_ln170_50 = select i1 %and_ln170_50, i8 %sub_ln701_50, i8 %select_ln169_50" [./layer.h:170]   --->   Operation 1041 'select' 'select_ln170_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1042 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_49 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_50, i16 0)" [./layer.h:171]   --->   Operation 1042 'bitconcatenate' 'shl_ln703_49' <Predicate = true> <Delay = 1.24>
ST_10 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%sext_ln703_50 = sext i24 %shl_ln703_49 to i25" [./layer.h:171]   --->   Operation 1043 'sext' 'sext_ln703_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln169_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_12, i32 6, i32 7)" [./layer.h:169]   --->   Operation 1044 'partselect' 'trunc_ln169_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1045 [1/1] (0.95ns)   --->   "%icmp_ln169_51 = icmp eq i2 %trunc_ln169_11, 1" [./layer.h:169]   --->   Operation 1045 'icmp' 'icmp_ln169_51' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1046 [1/2] (2.30ns)   --->   "%input_3_0_V_load_12 = load i8* %input_3_0_V_addr_12, align 1" [./layer.h:169]   --->   Operation 1046 'load' 'input_3_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1047 [1/1] (0.95ns)   --->   "%icmp_ln170_51 = icmp eq i2 %trunc_ln169_11, -2" [./layer.h:170]   --->   Operation 1047 'icmp' 'icmp_ln170_51' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1048 [1/1] (1.91ns)   --->   "%sub_ln701_51 = sub i8 0, %input_3_0_V_load_12" [./layer.h:170]   --->   Operation 1048 'sub' 'sub_ln701_51' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%xor_ln169_51 = xor i1 %icmp_ln169_51, true" [./layer.h:169]   --->   Operation 1049 'xor' 'xor_ln169_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%and_ln170_51 = and i1 %icmp_ln170_51, %xor_ln169_51" [./layer.h:170]   --->   Operation 1050 'and' 'and_ln170_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%select_ln169_51 = select i1 %icmp_ln169_51, i8 %input_3_0_V_load_12, i8 0" [./layer.h:169]   --->   Operation 1051 'select' 'select_ln169_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%select_ln170_51 = select i1 %and_ln170_51, i8 %sub_ln701_51, i8 %select_ln169_51" [./layer.h:170]   --->   Operation 1052 'select' 'select_ln170_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%shl_ln703_50 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_51, i16 0)" [./layer.h:171]   --->   Operation 1053 'bitconcatenate' 'shl_ln703_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%sext_ln703_51 = sext i24 %shl_ln703_50 to i25" [./layer.h:171]   --->   Operation 1054 'sext' 'sext_ln703_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1055 [1/2] (3.25ns)   --->   "%packed_weights_load_13 = load i8* %packed_weights_addr_13, align 1" [./layer.h:165]   --->   Operation 1055 'load' 'packed_weights_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln167_38 = trunc i8 %packed_weights_load_13 to i2" [./layer.h:167]   --->   Operation 1056 'trunc' 'trunc_ln167_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1057 [1/1] (0.95ns)   --->   "%icmp_ln169_52 = icmp eq i2 %trunc_ln167_38, 1" [./layer.h:169]   --->   Operation 1057 'icmp' 'icmp_ln169_52' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1058 [1/2] (2.30ns)   --->   "%input_0_0_V_load_13 = load i8* %input_0_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 1058 'load' 'input_0_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1059 [1/1] (0.95ns)   --->   "%icmp_ln170_52 = icmp eq i2 %trunc_ln167_38, -2" [./layer.h:170]   --->   Operation 1059 'icmp' 'icmp_ln170_52' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1060 [1/1] (1.91ns)   --->   "%sub_ln701_52 = sub i8 0, %input_0_0_V_load_13" [./layer.h:170]   --->   Operation 1060 'sub' 'sub_ln701_52' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%xor_ln169_52 = xor i1 %icmp_ln169_52, true" [./layer.h:169]   --->   Operation 1061 'xor' 'xor_ln169_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%and_ln170_52 = and i1 %icmp_ln170_52, %xor_ln169_52" [./layer.h:170]   --->   Operation 1062 'and' 'and_ln170_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%select_ln169_52 = select i1 %icmp_ln169_52, i8 %input_0_0_V_load_13, i8 0" [./layer.h:169]   --->   Operation 1063 'select' 'select_ln169_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%select_ln170_52 = select i1 %and_ln170_52, i8 %sub_ln701_52, i8 %select_ln169_52" [./layer.h:170]   --->   Operation 1064 'select' 'select_ln170_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1065 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_51 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_52, i16 0)" [./layer.h:171]   --->   Operation 1065 'bitconcatenate' 'shl_ln703_51' <Predicate = true> <Delay = 1.24>
ST_10 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%sext_ln703_52 = sext i24 %shl_ln703_51 to i25" [./layer.h:171]   --->   Operation 1066 'sext' 'sext_ln703_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln167_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_13, i32 2, i32 3)" [./layer.h:167]   --->   Operation 1067 'partselect' 'trunc_ln167_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1068 [1/1] (0.95ns)   --->   "%icmp_ln169_53 = icmp eq i2 %trunc_ln167_39, 1" [./layer.h:169]   --->   Operation 1068 'icmp' 'icmp_ln169_53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1069 [1/2] (2.30ns)   --->   "%input_1_0_V_load_13 = load i8* %input_1_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 1069 'load' 'input_1_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1070 [1/1] (0.95ns)   --->   "%icmp_ln170_53 = icmp eq i2 %trunc_ln167_39, -2" [./layer.h:170]   --->   Operation 1070 'icmp' 'icmp_ln170_53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1071 [1/1] (1.91ns)   --->   "%sub_ln701_53 = sub i8 0, %input_1_0_V_load_13" [./layer.h:170]   --->   Operation 1071 'sub' 'sub_ln701_53' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%xor_ln169_53 = xor i1 %icmp_ln169_53, true" [./layer.h:169]   --->   Operation 1072 'xor' 'xor_ln169_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%and_ln170_53 = and i1 %icmp_ln170_53, %xor_ln169_53" [./layer.h:170]   --->   Operation 1073 'and' 'and_ln170_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%select_ln169_53 = select i1 %icmp_ln169_53, i8 %input_1_0_V_load_13, i8 0" [./layer.h:169]   --->   Operation 1074 'select' 'select_ln169_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%select_ln170_53 = select i1 %and_ln170_53, i8 %sub_ln701_53, i8 %select_ln169_53" [./layer.h:170]   --->   Operation 1075 'select' 'select_ln170_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%shl_ln703_52 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_53, i16 0)" [./layer.h:171]   --->   Operation 1076 'bitconcatenate' 'shl_ln703_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%sext_ln703_53 = sext i24 %shl_ln703_52 to i25" [./layer.h:171]   --->   Operation 1077 'sext' 'sext_ln703_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln167_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_13, i32 4, i32 5)" [./layer.h:167]   --->   Operation 1078 'partselect' 'trunc_ln167_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1079 [1/1] (0.95ns)   --->   "%icmp_ln169_54 = icmp eq i2 %trunc_ln167_40, 1" [./layer.h:169]   --->   Operation 1079 'icmp' 'icmp_ln169_54' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1080 [1/2] (2.30ns)   --->   "%input_2_0_V_load_13 = load i8* %input_2_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 1080 'load' 'input_2_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1081 [1/1] (0.95ns)   --->   "%icmp_ln170_54 = icmp eq i2 %trunc_ln167_40, -2" [./layer.h:170]   --->   Operation 1081 'icmp' 'icmp_ln170_54' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1082 [1/1] (1.91ns)   --->   "%sub_ln701_54 = sub i8 0, %input_2_0_V_load_13" [./layer.h:170]   --->   Operation 1082 'sub' 'sub_ln701_54' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%xor_ln169_54 = xor i1 %icmp_ln169_54, true" [./layer.h:169]   --->   Operation 1083 'xor' 'xor_ln169_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%and_ln170_54 = and i1 %icmp_ln170_54, %xor_ln169_54" [./layer.h:170]   --->   Operation 1084 'and' 'and_ln170_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%select_ln169_54 = select i1 %icmp_ln169_54, i8 %input_2_0_V_load_13, i8 0" [./layer.h:169]   --->   Operation 1085 'select' 'select_ln169_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%select_ln170_54 = select i1 %and_ln170_54, i8 %sub_ln701_54, i8 %select_ln169_54" [./layer.h:170]   --->   Operation 1086 'select' 'select_ln170_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1087 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_53 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_54, i16 0)" [./layer.h:171]   --->   Operation 1087 'bitconcatenate' 'shl_ln703_53' <Predicate = true> <Delay = 1.24>
ST_10 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%sext_ln703_54 = sext i24 %shl_ln703_53 to i25" [./layer.h:171]   --->   Operation 1088 'sext' 'sext_ln703_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln169_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_13, i32 6, i32 7)" [./layer.h:169]   --->   Operation 1089 'partselect' 'trunc_ln169_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1090 [1/2] (2.30ns)   --->   "%input_3_0_V_load_13 = load i8* %input_3_0_V_addr_13, align 1" [./layer.h:169]   --->   Operation 1090 'load' 'input_3_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1091 [1/1] (0.00ns)   --->   "%or_ln164_13 = or i7 %shl_ln2, 14" [./layer.h:164]   --->   Operation 1091 'or' 'or_ln164_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln165_15 = zext i7 %or_ln164_13 to i64" [./layer.h:165]   --->   Operation 1092 'zext' 'zext_ln165_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_84 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_13, i9 0)" [./layer.h:165]   --->   Operation 1093 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln165_45 = zext i16 %tmp_84 to i17" [./layer.h:165]   --->   Operation 1094 'zext' 'zext_ln165_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_85 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_13, i7 0)" [./layer.h:165]   --->   Operation 1095 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln165_46 = zext i14 %tmp_85 to i17" [./layer.h:165]   --->   Operation 1096 'zext' 'zext_ln165_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_14 = sub i17 %zext_ln165_45, %zext_ln165_46" [./layer.h:165]   --->   Operation 1097 'sub' 'sub_ln165_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1098 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_10 = add i17 %zext_ln1265, %sub_ln165_14" [./layer.h:165]   --->   Operation 1098 'add' 'add_ln165_10' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln165_14 = sext i17 %add_ln165_10 to i64" [./layer.h:165]   --->   Operation 1099 'sext' 'sext_ln165_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1100 [1/1] (0.00ns)   --->   "%packed_weights_addr_14 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_14" [./layer.h:165]   --->   Operation 1100 'getelementptr' 'packed_weights_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1101 [2/2] (3.25ns)   --->   "%packed_weights_load_14 = load i8* %packed_weights_addr_14, align 1" [./layer.h:165]   --->   Operation 1101 'load' 'packed_weights_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1102 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_14 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_15" [./layer.h:169]   --->   Operation 1102 'getelementptr' 'input_0_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1103 [2/2] (2.30ns)   --->   "%input_0_0_V_load_14 = load i8* %input_0_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1103 'load' 'input_0_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1104 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_14 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_15" [./layer.h:169]   --->   Operation 1104 'getelementptr' 'input_1_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1105 [2/2] (2.30ns)   --->   "%input_1_0_V_load_14 = load i8* %input_1_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1105 'load' 'input_1_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1106 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_14 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_15" [./layer.h:169]   --->   Operation 1106 'getelementptr' 'input_2_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1107 [2/2] (2.30ns)   --->   "%input_2_0_V_load_14 = load i8* %input_2_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1107 'load' 'input_2_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1108 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_14 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_15" [./layer.h:169]   --->   Operation 1108 'getelementptr' 'input_3_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1109 [2/2] (2.30ns)   --->   "%input_3_0_V_load_14 = load i8* %input_3_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1109 'load' 'input_3_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1110 [1/1] (0.00ns)   --->   "%or_ln164_14 = or i7 %shl_ln2, 15" [./layer.h:164]   --->   Operation 1110 'or' 'or_ln164_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln165_16 = zext i7 %or_ln164_14 to i64" [./layer.h:165]   --->   Operation 1111 'zext' 'zext_ln165_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_88 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %or_ln164_14, i9 0)" [./layer.h:165]   --->   Operation 1112 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln165_47 = zext i16 %tmp_88 to i17" [./layer.h:165]   --->   Operation 1113 'zext' 'zext_ln165_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_89 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %or_ln164_14, i7 0)" [./layer.h:165]   --->   Operation 1114 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln165_48 = zext i14 %tmp_89 to i17" [./layer.h:165]   --->   Operation 1115 'zext' 'zext_ln165_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln165_15 = sub i17 %zext_ln165_47, %zext_ln165_48" [./layer.h:165]   --->   Operation 1116 'sub' 'sub_ln165_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1117 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln165_11 = add i17 %zext_ln1265, %sub_ln165_15" [./layer.h:165]   --->   Operation 1117 'add' 'add_ln165_11' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln165_15 = sext i17 %add_ln165_11 to i64" [./layer.h:165]   --->   Operation 1118 'sext' 'sext_ln165_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1119 [1/1] (0.00ns)   --->   "%packed_weights_addr_15 = getelementptr [36864 x i8]* %packed_weights, i64 0, i64 %sext_ln165_15" [./layer.h:165]   --->   Operation 1119 'getelementptr' 'packed_weights_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1120 [2/2] (3.25ns)   --->   "%packed_weights_load_15 = load i8* %packed_weights_addr_15, align 1" [./layer.h:165]   --->   Operation 1120 'load' 'packed_weights_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1121 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_15 = getelementptr [96 x i8]* %input_0_0_V, i64 0, i64 %zext_ln165_16" [./layer.h:169]   --->   Operation 1121 'getelementptr' 'input_0_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1122 [2/2] (2.30ns)   --->   "%input_0_0_V_load_15 = load i8* %input_0_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1122 'load' 'input_0_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1123 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_15 = getelementptr [96 x i8]* %input_1_0_V, i64 0, i64 %zext_ln165_16" [./layer.h:169]   --->   Operation 1123 'getelementptr' 'input_1_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1124 [2/2] (2.30ns)   --->   "%input_1_0_V_load_15 = load i8* %input_1_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1124 'load' 'input_1_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1125 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_15 = getelementptr [96 x i8]* %input_2_0_V, i64 0, i64 %zext_ln165_16" [./layer.h:169]   --->   Operation 1125 'getelementptr' 'input_2_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1126 [2/2] (2.30ns)   --->   "%input_2_0_V_load_15 = load i8* %input_2_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1126 'load' 'input_2_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1127 [1/1] (0.00ns)   --->   "%input_3_0_V_addr_15 = getelementptr [96 x i8]* %input_3_0_V, i64 0, i64 %zext_ln165_16" [./layer.h:169]   --->   Operation 1127 'getelementptr' 'input_3_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1128 [2/2] (2.30ns)   --->   "%input_3_0_V_load_15 = load i8* %input_3_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1128 'load' 'input_3_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_10 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln703_96 = sext i27 %add_ln703_63 to i28" [./layer.h:171]   --->   Operation 1129 'sext' 'sext_ln703_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln703_97 = sext i25 %add_ln703_64 to i26" [./layer.h:171]   --->   Operation 1130 'sext' 'sext_ln703_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln703_98 = sext i25 %add_ln703_65 to i26" [./layer.h:171]   --->   Operation 1131 'sext' 'sext_ln703_98' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1132 [1/1] (2.34ns)   --->   "%add_ln703_66 = add i26 %sext_ln703_98, %sext_ln703_97" [./layer.h:171]   --->   Operation 1132 'add' 'add_ln703_66' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln703_99 = sext i26 %add_ln703_66 to i27" [./layer.h:171]   --->   Operation 1133 'sext' 'sext_ln703_99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln703_100 = sext i25 %add_ln703_67 to i26" [./layer.h:171]   --->   Operation 1134 'sext' 'sext_ln703_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln703_101 = sext i25 %add_ln703_68 to i26" [./layer.h:171]   --->   Operation 1135 'sext' 'sext_ln703_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1136 [1/1] (2.34ns)   --->   "%add_ln703_69 = add i26 %sext_ln703_101, %sext_ln703_100" [./layer.h:171]   --->   Operation 1136 'add' 'add_ln703_69' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln703_102 = sext i26 %add_ln703_69 to i27" [./layer.h:171]   --->   Operation 1137 'sext' 'sext_ln703_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1138 [1/1] (2.37ns)   --->   "%add_ln703_70 = add i27 %sext_ln703_102, %sext_ln703_99" [./layer.h:171]   --->   Operation 1138 'add' 'add_ln703_70' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln703_103 = sext i27 %add_ln703_70 to i28" [./layer.h:171]   --->   Operation 1139 'sext' 'sext_ln703_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1140 [1/1] (2.40ns)   --->   "%add_ln703_71 = add i28 %sext_ln703_103, %sext_ln703_96" [./layer.h:171]   --->   Operation 1140 'add' 'add_ln703_71' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1141 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_72 = add i25 %sext_ln703_47, %sext_ln703_48" [./layer.h:171]   --->   Operation 1141 'add' 'add_ln703_72' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1142 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_73 = add i25 %sext_ln703_49, %sext_ln703_50" [./layer.h:171]   --->   Operation 1142 'add' 'add_ln703_73' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1143 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_75 = add i25 %sext_ln703_51, %sext_ln703_52" [./layer.h:171]   --->   Operation 1143 'add' 'add_ln703_75' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1144 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_76 = add i25 %sext_ln703_53, %sext_ln703_54" [./layer.h:171]   --->   Operation 1144 'add' 'add_ln703_76' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 1145 [1/2] (3.25ns)   --->   "%packed_weights_load_14 = load i8* %packed_weights_addr_14, align 1" [./layer.h:165]   --->   Operation 1145 'load' 'packed_weights_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1146 [1/1] (0.00ns)   --->   "%trunc_ln167_41 = trunc i8 %packed_weights_load_14 to i2" [./layer.h:167]   --->   Operation 1146 'trunc' 'trunc_ln167_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1147 [1/2] (2.30ns)   --->   "%input_0_0_V_load_14 = load i8* %input_0_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1147 'load' 'input_0_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln167_42 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_14, i32 2, i32 3)" [./layer.h:167]   --->   Operation 1148 'partselect' 'trunc_ln167_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1149 [1/2] (2.30ns)   --->   "%input_1_0_V_load_14 = load i8* %input_1_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1149 'load' 'input_1_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln167_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_14, i32 4, i32 5)" [./layer.h:167]   --->   Operation 1150 'partselect' 'trunc_ln167_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1151 [1/2] (2.30ns)   --->   "%input_2_0_V_load_14 = load i8* %input_2_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1151 'load' 'input_2_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln169_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_14, i32 6, i32 7)" [./layer.h:169]   --->   Operation 1152 'partselect' 'trunc_ln169_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1153 [1/2] (2.30ns)   --->   "%input_3_0_V_load_14 = load i8* %input_3_0_V_addr_14, align 1" [./layer.h:169]   --->   Operation 1153 'load' 'input_3_0_V_load_14' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1154 [1/2] (3.25ns)   --->   "%packed_weights_load_15 = load i8* %packed_weights_addr_15, align 1" [./layer.h:165]   --->   Operation 1154 'load' 'packed_weights_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln167_44 = trunc i8 %packed_weights_load_15 to i2" [./layer.h:167]   --->   Operation 1155 'trunc' 'trunc_ln167_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1156 [1/2] (2.30ns)   --->   "%input_0_0_V_load_15 = load i8* %input_0_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1156 'load' 'input_0_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln167_45 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_15, i32 2, i32 3)" [./layer.h:167]   --->   Operation 1157 'partselect' 'trunc_ln167_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1158 [1/2] (2.30ns)   --->   "%input_1_0_V_load_15 = load i8* %input_1_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1158 'load' 'input_1_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln167_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_15, i32 4, i32 5)" [./layer.h:167]   --->   Operation 1159 'partselect' 'trunc_ln167_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1160 [1/1] (0.95ns)   --->   "%icmp_ln169_62 = icmp eq i2 %trunc_ln167_46, 1" [./layer.h:169]   --->   Operation 1160 'icmp' 'icmp_ln169_62' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1161 [1/2] (2.30ns)   --->   "%input_2_0_V_load_15 = load i8* %input_2_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1161 'load' 'input_2_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1162 [1/1] (0.95ns)   --->   "%icmp_ln170_62 = icmp eq i2 %trunc_ln167_46, -2" [./layer.h:170]   --->   Operation 1162 'icmp' 'icmp_ln170_62' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1163 [1/1] (1.91ns)   --->   "%sub_ln701_62 = sub i8 0, %input_2_0_V_load_15" [./layer.h:170]   --->   Operation 1163 'sub' 'sub_ln701_62' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%xor_ln169_62 = xor i1 %icmp_ln169_62, true" [./layer.h:169]   --->   Operation 1164 'xor' 'xor_ln169_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%and_ln170_62 = and i1 %icmp_ln170_62, %xor_ln169_62" [./layer.h:170]   --->   Operation 1165 'and' 'and_ln170_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%select_ln169_62 = select i1 %icmp_ln169_62, i8 %input_2_0_V_load_15, i8 0" [./layer.h:169]   --->   Operation 1166 'select' 'select_ln169_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%select_ln170_62 = select i1 %and_ln170_62, i8 %sub_ln701_62, i8 %select_ln169_62" [./layer.h:170]   --->   Operation 1167 'select' 'select_ln170_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%shl_ln703_61 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_62, i16 0)" [./layer.h:171]   --->   Operation 1168 'bitconcatenate' 'shl_ln703_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%sext_ln703_62 = sext i24 %shl_ln703_61 to i25" [./layer.h:171]   --->   Operation 1169 'sext' 'sext_ln703_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln169_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load_15, i32 6, i32 7)" [./layer.h:169]   --->   Operation 1170 'partselect' 'trunc_ln169_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1171 [1/1] (0.95ns)   --->   "%icmp_ln169_63 = icmp eq i2 %trunc_ln169_14, 1" [./layer.h:169]   --->   Operation 1171 'icmp' 'icmp_ln169_63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1172 [1/2] (2.30ns)   --->   "%input_3_0_V_load_15 = load i8* %input_3_0_V_addr_15, align 1" [./layer.h:169]   --->   Operation 1172 'load' 'input_3_0_V_load_15' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_11 : Operation 1173 [1/1] (0.95ns)   --->   "%icmp_ln170_63 = icmp eq i2 %trunc_ln169_14, -2" [./layer.h:170]   --->   Operation 1173 'icmp' 'icmp_ln170_63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1174 [1/1] (1.91ns)   --->   "%sub_ln701_63 = sub i8 0, %input_3_0_V_load_15" [./layer.h:170]   --->   Operation 1174 'sub' 'sub_ln701_63' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%xor_ln169_63 = xor i1 %icmp_ln169_63, true" [./layer.h:169]   --->   Operation 1175 'xor' 'xor_ln169_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%and_ln170_63 = and i1 %icmp_ln170_63, %xor_ln169_63" [./layer.h:170]   --->   Operation 1176 'and' 'and_ln170_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%select_ln169_63 = select i1 %icmp_ln169_63, i8 %input_3_0_V_load_15, i8 0" [./layer.h:169]   --->   Operation 1177 'select' 'select_ln169_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%select_ln170_63 = select i1 %and_ln170_63, i8 %sub_ln701_63, i8 %select_ln169_63" [./layer.h:170]   --->   Operation 1178 'select' 'select_ln170_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1179 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_62 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_63, i16 0)" [./layer.h:171]   --->   Operation 1179 'bitconcatenate' 'shl_ln703_62' <Predicate = true> <Delay = 1.24>
ST_11 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%sext_ln703_63 = sext i24 %shl_ln703_62 to i25" [./layer.h:171]   --->   Operation 1180 'sext' 'sext_ln703_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln703_105 = sext i25 %add_ln703_72 to i26" [./layer.h:171]   --->   Operation 1181 'sext' 'sext_ln703_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln703_106 = sext i25 %add_ln703_73 to i26" [./layer.h:171]   --->   Operation 1182 'sext' 'sext_ln703_106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1183 [1/1] (2.34ns)   --->   "%add_ln703_74 = add i26 %sext_ln703_106, %sext_ln703_105" [./layer.h:171]   --->   Operation 1183 'add' 'add_ln703_74' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln703_107 = sext i26 %add_ln703_74 to i27" [./layer.h:171]   --->   Operation 1184 'sext' 'sext_ln703_107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln703_108 = sext i25 %add_ln703_75 to i26" [./layer.h:171]   --->   Operation 1185 'sext' 'sext_ln703_108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln703_109 = sext i25 %add_ln703_76 to i26" [./layer.h:171]   --->   Operation 1186 'sext' 'sext_ln703_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1187 [1/1] (2.34ns)   --->   "%add_ln703_77 = add i26 %sext_ln703_109, %sext_ln703_108" [./layer.h:171]   --->   Operation 1187 'add' 'add_ln703_77' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln703_110 = sext i26 %add_ln703_77 to i27" [./layer.h:171]   --->   Operation 1188 'sext' 'sext_ln703_110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1189 [1/1] (2.37ns)   --->   "%add_ln703_78 = add i27 %sext_ln703_110, %sext_ln703_107" [./layer.h:171]   --->   Operation 1189 'add' 'add_ln703_78' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1190 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_83 = add i25 %sext_ln703_62, %sext_ln703_63" [./layer.h:171]   --->   Operation 1190 'add' 'add_ln703_83' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.85>
ST_12 : Operation 1191 [1/1] (0.95ns)   --->   "%icmp_ln169_55 = icmp eq i2 %trunc_ln169_12, 1" [./layer.h:169]   --->   Operation 1191 'icmp' 'icmp_ln169_55' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1192 [1/1] (0.95ns)   --->   "%icmp_ln170_55 = icmp eq i2 %trunc_ln169_12, -2" [./layer.h:170]   --->   Operation 1192 'icmp' 'icmp_ln170_55' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1193 [1/1] (1.91ns)   --->   "%sub_ln701_55 = sub i8 0, %input_3_0_V_load_13" [./layer.h:170]   --->   Operation 1193 'sub' 'sub_ln701_55' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%xor_ln169_55 = xor i1 %icmp_ln169_55, true" [./layer.h:169]   --->   Operation 1194 'xor' 'xor_ln169_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%and_ln170_55 = and i1 %icmp_ln170_55, %xor_ln169_55" [./layer.h:170]   --->   Operation 1195 'and' 'and_ln170_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%select_ln169_55 = select i1 %icmp_ln169_55, i8 %input_3_0_V_load_13, i8 0" [./layer.h:169]   --->   Operation 1196 'select' 'select_ln169_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%select_ln170_55 = select i1 %and_ln170_55, i8 %sub_ln701_55, i8 %select_ln169_55" [./layer.h:170]   --->   Operation 1197 'select' 'select_ln170_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%shl_ln703_54 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_55, i16 0)" [./layer.h:171]   --->   Operation 1198 'bitconcatenate' 'shl_ln703_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%sext_ln703_55 = sext i24 %shl_ln703_54 to i25" [./layer.h:171]   --->   Operation 1199 'sext' 'sext_ln703_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1200 [1/1] (0.95ns)   --->   "%icmp_ln169_56 = icmp eq i2 %trunc_ln167_41, 1" [./layer.h:169]   --->   Operation 1200 'icmp' 'icmp_ln169_56' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1201 [1/1] (0.95ns)   --->   "%icmp_ln170_56 = icmp eq i2 %trunc_ln167_41, -2" [./layer.h:170]   --->   Operation 1201 'icmp' 'icmp_ln170_56' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1202 [1/1] (1.91ns)   --->   "%sub_ln701_56 = sub i8 0, %input_0_0_V_load_14" [./layer.h:170]   --->   Operation 1202 'sub' 'sub_ln701_56' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%xor_ln169_56 = xor i1 %icmp_ln169_56, true" [./layer.h:169]   --->   Operation 1203 'xor' 'xor_ln169_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%and_ln170_56 = and i1 %icmp_ln170_56, %xor_ln169_56" [./layer.h:170]   --->   Operation 1204 'and' 'and_ln170_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%select_ln169_56 = select i1 %icmp_ln169_56, i8 %input_0_0_V_load_14, i8 0" [./layer.h:169]   --->   Operation 1205 'select' 'select_ln169_56' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%select_ln170_56 = select i1 %and_ln170_56, i8 %sub_ln701_56, i8 %select_ln169_56" [./layer.h:170]   --->   Operation 1206 'select' 'select_ln170_56' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1207 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_55 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_56, i16 0)" [./layer.h:171]   --->   Operation 1207 'bitconcatenate' 'shl_ln703_55' <Predicate = true> <Delay = 1.24>
ST_12 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%sext_ln703_56 = sext i24 %shl_ln703_55 to i25" [./layer.h:171]   --->   Operation 1208 'sext' 'sext_ln703_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1209 [1/1] (0.95ns)   --->   "%icmp_ln169_57 = icmp eq i2 %trunc_ln167_42, 1" [./layer.h:169]   --->   Operation 1209 'icmp' 'icmp_ln169_57' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1210 [1/1] (0.95ns)   --->   "%icmp_ln170_57 = icmp eq i2 %trunc_ln167_42, -2" [./layer.h:170]   --->   Operation 1210 'icmp' 'icmp_ln170_57' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1211 [1/1] (1.91ns)   --->   "%sub_ln701_57 = sub i8 0, %input_1_0_V_load_14" [./layer.h:170]   --->   Operation 1211 'sub' 'sub_ln701_57' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%xor_ln169_57 = xor i1 %icmp_ln169_57, true" [./layer.h:169]   --->   Operation 1212 'xor' 'xor_ln169_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%and_ln170_57 = and i1 %icmp_ln170_57, %xor_ln169_57" [./layer.h:170]   --->   Operation 1213 'and' 'and_ln170_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%select_ln169_57 = select i1 %icmp_ln169_57, i8 %input_1_0_V_load_14, i8 0" [./layer.h:169]   --->   Operation 1214 'select' 'select_ln169_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%select_ln170_57 = select i1 %and_ln170_57, i8 %sub_ln701_57, i8 %select_ln169_57" [./layer.h:170]   --->   Operation 1215 'select' 'select_ln170_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%shl_ln703_56 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_57, i16 0)" [./layer.h:171]   --->   Operation 1216 'bitconcatenate' 'shl_ln703_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%sext_ln703_57 = sext i24 %shl_ln703_56 to i25" [./layer.h:171]   --->   Operation 1217 'sext' 'sext_ln703_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1218 [1/1] (0.95ns)   --->   "%icmp_ln169_58 = icmp eq i2 %trunc_ln167_43, 1" [./layer.h:169]   --->   Operation 1218 'icmp' 'icmp_ln169_58' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1219 [1/1] (0.95ns)   --->   "%icmp_ln170_58 = icmp eq i2 %trunc_ln167_43, -2" [./layer.h:170]   --->   Operation 1219 'icmp' 'icmp_ln170_58' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1220 [1/1] (1.91ns)   --->   "%sub_ln701_58 = sub i8 0, %input_2_0_V_load_14" [./layer.h:170]   --->   Operation 1220 'sub' 'sub_ln701_58' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%xor_ln169_58 = xor i1 %icmp_ln169_58, true" [./layer.h:169]   --->   Operation 1221 'xor' 'xor_ln169_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%and_ln170_58 = and i1 %icmp_ln170_58, %xor_ln169_58" [./layer.h:170]   --->   Operation 1222 'and' 'and_ln170_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%select_ln169_58 = select i1 %icmp_ln169_58, i8 %input_2_0_V_load_14, i8 0" [./layer.h:169]   --->   Operation 1223 'select' 'select_ln169_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%select_ln170_58 = select i1 %and_ln170_58, i8 %sub_ln701_58, i8 %select_ln169_58" [./layer.h:170]   --->   Operation 1224 'select' 'select_ln170_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1225 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_57 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_58, i16 0)" [./layer.h:171]   --->   Operation 1225 'bitconcatenate' 'shl_ln703_57' <Predicate = true> <Delay = 1.24>
ST_12 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%sext_ln703_58 = sext i24 %shl_ln703_57 to i25" [./layer.h:171]   --->   Operation 1226 'sext' 'sext_ln703_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1227 [1/1] (0.95ns)   --->   "%icmp_ln169_59 = icmp eq i2 %trunc_ln169_13, 1" [./layer.h:169]   --->   Operation 1227 'icmp' 'icmp_ln169_59' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1228 [1/1] (0.95ns)   --->   "%icmp_ln170_59 = icmp eq i2 %trunc_ln169_13, -2" [./layer.h:170]   --->   Operation 1228 'icmp' 'icmp_ln170_59' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1229 [1/1] (1.91ns)   --->   "%sub_ln701_59 = sub i8 0, %input_3_0_V_load_14" [./layer.h:170]   --->   Operation 1229 'sub' 'sub_ln701_59' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%xor_ln169_59 = xor i1 %icmp_ln169_59, true" [./layer.h:169]   --->   Operation 1230 'xor' 'xor_ln169_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%and_ln170_59 = and i1 %icmp_ln170_59, %xor_ln169_59" [./layer.h:170]   --->   Operation 1231 'and' 'and_ln170_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%select_ln169_59 = select i1 %icmp_ln169_59, i8 %input_3_0_V_load_14, i8 0" [./layer.h:169]   --->   Operation 1232 'select' 'select_ln169_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%select_ln170_59 = select i1 %and_ln170_59, i8 %sub_ln701_59, i8 %select_ln169_59" [./layer.h:170]   --->   Operation 1233 'select' 'select_ln170_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%shl_ln703_58 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_59, i16 0)" [./layer.h:171]   --->   Operation 1234 'bitconcatenate' 'shl_ln703_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%sext_ln703_59 = sext i24 %shl_ln703_58 to i25" [./layer.h:171]   --->   Operation 1235 'sext' 'sext_ln703_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1236 [1/1] (0.95ns)   --->   "%icmp_ln169_60 = icmp eq i2 %trunc_ln167_44, 1" [./layer.h:169]   --->   Operation 1236 'icmp' 'icmp_ln169_60' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1237 [1/1] (0.95ns)   --->   "%icmp_ln170_60 = icmp eq i2 %trunc_ln167_44, -2" [./layer.h:170]   --->   Operation 1237 'icmp' 'icmp_ln170_60' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1238 [1/1] (1.91ns)   --->   "%sub_ln701_60 = sub i8 0, %input_0_0_V_load_15" [./layer.h:170]   --->   Operation 1238 'sub' 'sub_ln701_60' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%xor_ln169_60 = xor i1 %icmp_ln169_60, true" [./layer.h:169]   --->   Operation 1239 'xor' 'xor_ln169_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%and_ln170_60 = and i1 %icmp_ln170_60, %xor_ln169_60" [./layer.h:170]   --->   Operation 1240 'and' 'and_ln170_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%select_ln169_60 = select i1 %icmp_ln169_60, i8 %input_0_0_V_load_15, i8 0" [./layer.h:169]   --->   Operation 1241 'select' 'select_ln169_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%select_ln170_60 = select i1 %and_ln170_60, i8 %sub_ln701_60, i8 %select_ln169_60" [./layer.h:170]   --->   Operation 1242 'select' 'select_ln170_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1243 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_59 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_60, i16 0)" [./layer.h:171]   --->   Operation 1243 'bitconcatenate' 'shl_ln703_59' <Predicate = true> <Delay = 1.24>
ST_12 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%sext_ln703_60 = sext i24 %shl_ln703_59 to i25" [./layer.h:171]   --->   Operation 1244 'sext' 'sext_ln703_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1245 [1/1] (0.95ns)   --->   "%icmp_ln169_61 = icmp eq i2 %trunc_ln167_45, 1" [./layer.h:169]   --->   Operation 1245 'icmp' 'icmp_ln169_61' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1246 [1/1] (0.95ns)   --->   "%icmp_ln170_61 = icmp eq i2 %trunc_ln167_45, -2" [./layer.h:170]   --->   Operation 1246 'icmp' 'icmp_ln170_61' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1247 [1/1] (1.91ns)   --->   "%sub_ln701_61 = sub i8 0, %input_1_0_V_load_15" [./layer.h:170]   --->   Operation 1247 'sub' 'sub_ln701_61' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%xor_ln169_61 = xor i1 %icmp_ln169_61, true" [./layer.h:169]   --->   Operation 1248 'xor' 'xor_ln169_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%and_ln170_61 = and i1 %icmp_ln170_61, %xor_ln169_61" [./layer.h:170]   --->   Operation 1249 'and' 'and_ln170_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%select_ln169_61 = select i1 %icmp_ln169_61, i8 %input_1_0_V_load_15, i8 0" [./layer.h:169]   --->   Operation 1250 'select' 'select_ln169_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%select_ln170_61 = select i1 %and_ln170_61, i8 %sub_ln701_61, i8 %select_ln169_61" [./layer.h:170]   --->   Operation 1251 'select' 'select_ln170_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%shl_ln703_60 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_61, i16 0)" [./layer.h:171]   --->   Operation 1252 'bitconcatenate' 'shl_ln703_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%sext_ln703_61 = sext i24 %shl_ln703_60 to i26" [./layer.h:171]   --->   Operation 1253 'sext' 'sext_ln703_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1254 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_79 = add i25 %sext_ln703_55, %sext_ln703_56" [./layer.h:171]   --->   Operation 1254 'add' 'add_ln703_79' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln703_112 = sext i25 %add_ln703_79 to i26" [./layer.h:171]   --->   Operation 1255 'sext' 'sext_ln703_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1256 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_80 = add i25 %sext_ln703_57, %sext_ln703_58" [./layer.h:171]   --->   Operation 1256 'add' 'add_ln703_80' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln703_113 = sext i25 %add_ln703_80 to i26" [./layer.h:171]   --->   Operation 1257 'sext' 'sext_ln703_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1258 [1/1] (2.34ns)   --->   "%add_ln703_81 = add i26 %sext_ln703_113, %sext_ln703_112" [./layer.h:171]   --->   Operation 1258 'add' 'add_ln703_81' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1259 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_82 = add i25 %sext_ln703_59, %sext_ln703_60" [./layer.h:171]   --->   Operation 1259 'add' 'add_ln703_82' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln703_115 = sext i25 %add_ln703_82 to i27" [./layer.h:171]   --->   Operation 1260 'sext' 'sext_ln703_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%sext_ln703_116 = sext i25 %add_ln703_83 to i26" [./layer.h:171]   --->   Operation 1261 'sext' 'sext_ln703_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1262 [1/1] (2.34ns) (out node of the LUT)   --->   "%add_ln703_84 = add i26 %sext_ln703_116, %sext_ln703_61" [./layer.h:171]   --->   Operation 1262 'add' 'add_ln703_84' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln703_117 = sext i26 %add_ln703_84 to i27" [./layer.h:171]   --->   Operation 1263 'sext' 'sext_ln703_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1264 [1/1] (2.37ns)   --->   "%add_ln703_85 = add i27 %sext_ln703_117, %sext_ln703_115" [./layer.h:171]   --->   Operation 1264 'add' 'add_ln703_85' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln703_104 = sext i28 %add_ln703_71 to i30" [./layer.h:171]   --->   Operation 1265 'sext' 'sext_ln703_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln703_111 = sext i27 %add_ln703_78 to i29" [./layer.h:171]   --->   Operation 1266 'sext' 'sext_ln703_111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln703_114 = sext i26 %add_ln703_81 to i28" [./layer.h:171]   --->   Operation 1267 'sext' 'sext_ln703_114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln703_118 = sext i27 %add_ln703_85 to i28" [./layer.h:171]   --->   Operation 1268 'sext' 'sext_ln703_118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1269 [1/1] (2.40ns)   --->   "%add_ln703_86 = add i28 %sext_ln703_118, %sext_ln703_114" [./layer.h:171]   --->   Operation 1269 'add' 'add_ln703_86' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln703_119 = sext i28 %add_ln703_86 to i29" [./layer.h:171]   --->   Operation 1270 'sext' 'sext_ln703_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1271 [1/1] (2.43ns)   --->   "%add_ln703_87 = add i29 %sext_ln703_119, %sext_ln703_111" [./layer.h:171]   --->   Operation 1271 'add' 'add_ln703_87' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln703_120 = sext i29 %add_ln703_87 to i30" [./layer.h:171]   --->   Operation 1272 'sext' 'sext_ln703_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1273 [1/1] (2.46ns)   --->   "%add_ln703_88 = add i30 %sext_ln703_120, %sext_ln703_104" [./layer.h:171]   --->   Operation 1273 'add' 'add_ln703_88' <Predicate = true> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.85>
ST_14 : Operation 1274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1837) nounwind" [./layer.h:162]   --->   Operation 1274 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln703_89 = sext i28 %add_ln703_55 to i40" [./layer.h:171]   --->   Operation 1275 'sext' 'sext_ln703_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_56 = add i40 %sext_ln703_89, %add_ln703_40" [./layer.h:171]   --->   Operation 1276 'add' 'add_ln703_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln703_121 = sext i30 %add_ln703_88 to i40" [./layer.h:171]   --->   Operation 1277 'sext' 'sext_ln703_121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1278 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_89 = add i40 %sext_ln703_121, %add_ln703_56" [./layer.h:171]   --->   Operation 1278 'add' 'add_ln703_89' <Predicate = true> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1279 [1/1] (3.25ns)   --->   "store i40 %add_ln703_89, i40* %output_0_V_addr, align 8" [./layer.h:171]   --->   Operation 1279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_14 : Operation 1280 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:162]   --->   Operation 1280 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 8.32>
ST_15 : Operation 1281 [1/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:175]   --->   Operation 1281 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_15 : Operation 1282 [1/1] (0.00ns)   --->   "%shl_ln = call i72 @_ssdm_op_BitConcatenate.i72.i40.i32(i40 %output_0_V_load, i32 0)" [./layer.h:175]   --->   Operation 1282 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1283 [76/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1283 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 4> <Delay = 5.07>
ST_16 : Operation 1284 [75/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1284 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 5.07>
ST_17 : Operation 1285 [74/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1285 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 5.07>
ST_18 : Operation 1286 [73/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1286 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 5.07>
ST_19 : Operation 1287 [72/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1287 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 5.07>
ST_20 : Operation 1288 [71/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1288 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 5.07>
ST_21 : Operation 1289 [70/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1289 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 5.07>
ST_22 : Operation 1290 [69/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1290 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 5.07>
ST_23 : Operation 1291 [68/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1291 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 5.07>
ST_24 : Operation 1292 [67/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1292 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 5.07>
ST_25 : Operation 1293 [66/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1293 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 5.07>
ST_26 : Operation 1294 [65/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1294 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 5.07>
ST_27 : Operation 1295 [64/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1295 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 5.07>
ST_28 : Operation 1296 [63/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1296 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 5.07>
ST_29 : Operation 1297 [62/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1297 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 5.07>
ST_30 : Operation 1298 [61/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1298 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 5.07>
ST_31 : Operation 1299 [60/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1299 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 5.07>
ST_32 : Operation 1300 [59/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1300 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 5.07>
ST_33 : Operation 1301 [58/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1301 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 5.07>
ST_34 : Operation 1302 [57/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1302 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 5.07>
ST_35 : Operation 1303 [56/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1303 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 5.07>
ST_36 : Operation 1304 [55/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1304 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 5.07>
ST_37 : Operation 1305 [54/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1305 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 5.07>
ST_38 : Operation 1306 [53/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1306 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 5.07>
ST_39 : Operation 1307 [52/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1307 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 5.07>
ST_40 : Operation 1308 [51/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1308 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 5.07>
ST_41 : Operation 1309 [50/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1309 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 5.07>
ST_42 : Operation 1310 [49/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1310 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 5.07>
ST_43 : Operation 1311 [48/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1311 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 32> <Delay = 5.07>
ST_44 : Operation 1312 [47/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1312 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 33> <Delay = 5.07>
ST_45 : Operation 1313 [46/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1313 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 34> <Delay = 5.07>
ST_46 : Operation 1314 [45/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1314 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 35> <Delay = 5.07>
ST_47 : Operation 1315 [44/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1315 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 36> <Delay = 5.07>
ST_48 : Operation 1316 [43/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1316 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 37> <Delay = 5.07>
ST_49 : Operation 1317 [42/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1317 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 38> <Delay = 5.07>
ST_50 : Operation 1318 [41/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1318 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 39> <Delay = 5.07>
ST_51 : Operation 1319 [40/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1319 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 40> <Delay = 5.07>
ST_52 : Operation 1320 [39/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1320 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 41> <Delay = 5.07>
ST_53 : Operation 1321 [38/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1321 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 42> <Delay = 5.07>
ST_54 : Operation 1322 [37/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1322 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 43> <Delay = 5.07>
ST_55 : Operation 1323 [36/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1323 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 44> <Delay = 5.07>
ST_56 : Operation 1324 [35/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1324 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 45> <Delay = 5.07>
ST_57 : Operation 1325 [34/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1325 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 46> <Delay = 5.07>
ST_58 : Operation 1326 [33/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1326 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 47> <Delay = 5.07>
ST_59 : Operation 1327 [32/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1327 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 48> <Delay = 5.07>
ST_60 : Operation 1328 [31/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1328 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 49> <Delay = 5.07>
ST_61 : Operation 1329 [30/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1329 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 50> <Delay = 5.07>
ST_62 : Operation 1330 [29/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1330 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 51> <Delay = 5.07>
ST_63 : Operation 1331 [28/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1331 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 52> <Delay = 5.07>
ST_64 : Operation 1332 [27/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1332 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 53> <Delay = 5.07>
ST_65 : Operation 1333 [26/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1333 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 54> <Delay = 5.07>
ST_66 : Operation 1334 [25/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1334 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 55> <Delay = 5.07>
ST_67 : Operation 1335 [24/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1335 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 56> <Delay = 5.07>
ST_68 : Operation 1336 [23/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1336 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 57> <Delay = 5.07>
ST_69 : Operation 1337 [22/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1337 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 58> <Delay = 5.07>
ST_70 : Operation 1338 [21/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1338 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 59> <Delay = 5.07>
ST_71 : Operation 1339 [20/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1339 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 60> <Delay = 5.07>
ST_72 : Operation 1340 [19/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1340 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 61> <Delay = 5.07>
ST_73 : Operation 1341 [18/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1341 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 62> <Delay = 5.07>
ST_74 : Operation 1342 [17/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1342 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 63> <Delay = 5.07>
ST_75 : Operation 1343 [16/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1343 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 64> <Delay = 5.07>
ST_76 : Operation 1344 [15/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1344 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 65> <Delay = 5.07>
ST_77 : Operation 1345 [14/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1345 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 66> <Delay = 5.07>
ST_78 : Operation 1346 [13/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1346 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 67> <Delay = 5.07>
ST_79 : Operation 1347 [12/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1347 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 68> <Delay = 5.07>
ST_80 : Operation 1348 [11/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1348 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 69> <Delay = 5.07>
ST_81 : Operation 1349 [10/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1349 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 70> <Delay = 5.07>
ST_82 : Operation 1350 [9/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1350 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 71> <Delay = 5.07>
ST_83 : Operation 1351 [8/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1351 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 72> <Delay = 5.07>
ST_84 : Operation 1352 [7/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1352 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 73> <Delay = 5.07>
ST_85 : Operation 1353 [6/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1353 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 74> <Delay = 5.07>
ST_86 : Operation 1354 [5/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1354 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 75> <Delay = 5.07>
ST_87 : Operation 1355 [4/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1355 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 76> <Delay = 5.07>
ST_88 : Operation 1356 [3/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1356 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 77> <Delay = 5.07>
ST_89 : Operation 1357 [2/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1357 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 78> <Delay = 8.32>
ST_90 : Operation 1358 [1/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln161" [./layer.h:175]   --->   Operation 1358 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i72 %sdiv_ln1148 to i40" [./layer.h:175]   --->   Operation 1359 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1360 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703, i40* %output_0_V_addr, align 8" [./layer.h:175]   --->   Operation 1360 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_90 : Operation 1361 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp_s)" [./layer.h:176]   --->   Operation 1361 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1362 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:161]   --->   Operation 1362 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'w_scale_V' (./layer.h:153) [9]  (0 ns)
	'mul' operation ('mul_ln1148', ./layer.h:175) [14]  (8.51 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j_0_0', ./layer.h:161) with incoming values : ('add_ln161', ./layer.h:161) [18]  (0 ns)
	'add' operation ('add_ln161', ./layer.h:161) [21]  (1.82 ns)

 <State 3>: 7.19ns
The critical path consists of the following:
	'phi' operation ('ko_0_0', ./layer.h:162) with incoming values : ('add_ln162', ./layer.h:162) [31]  (0 ns)
	'or' operation ('or_ln164', ./layer.h:164) [101]  (0 ns)
	'sub' operation ('sub_ln165_1', ./layer.h:165) [107]  (0 ns)
	'add' operation ('add_ln165', ./layer.h:165) [108]  (3.93 ns)
	'getelementptr' operation ('packed_weights_addr_1', ./layer.h:165) [110]  (0 ns)
	'load' operation ('packed_weights_load_1', ./layer.h:165) on array 'packed_weights' [111]  (3.25 ns)

 <State 4>: 7.19ns
The critical path consists of the following:
	'or' operation ('or_ln164_1', ./layer.h:164) [160]  (0 ns)
	'sub' operation ('sub_ln165_2', ./layer.h:165) [166]  (0 ns)
	'add' operation ('add_ln165_1', ./layer.h:165) [167]  (3.93 ns)
	'getelementptr' operation ('packed_weights_addr_2', ./layer.h:165) [169]  (0 ns)
	'load' operation ('packed_weights_load_2', ./layer.h:165) on array 'packed_weights' [170]  (3.25 ns)

 <State 5>: 7.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln701_4', ./layer.h:170) [117]  (1.92 ns)
	'select' operation ('select_ln170_4', ./layer.h:170) [121]  (0 ns)
	'add' operation ('add_ln703_29', ./layer.h:171) [999]  (2.31 ns)
	'add' operation ('add_ln703_31', ./layer.h:171) [1003]  (2.34 ns)
	blocking operation 1.25 ns on control path)

 <State 6>: 7.86ns
The critical path consists of the following:
	'load' operation ('output_0_V_load_1', ./layer.h:171) on array 'output_0_V' [60]  (3.25 ns)
	'add' operation ('add_ln703', ./layer.h:171) [995]  (0 ns)
	'add' operation ('add_ln703_28', ./layer.h:171) [998]  (4.61 ns)

 <State 7>: 7.78ns
The critical path consists of the following:
	'load' operation ('input_0_0_V_load_6', ./layer.h:169) on array 'input_0_0_V' [413]  (2.3 ns)
	'sub' operation ('sub_ln701_24', ./layer.h:170) [415]  (1.92 ns)
	'select' operation ('select_ln170_24', ./layer.h:170) [419]  (0 ns)
	'add' operation ('add_ln703_48', ./layer.h:171) [1035]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 8>: 7.78ns
The critical path consists of the following:
	'load' operation ('input_0_0_V_load_8', ./layer.h:169) on array 'input_0_0_V' [534]  (2.3 ns)
	'sub' operation ('sub_ln701_32', ./layer.h:170) [536]  (1.92 ns)
	'select' operation ('select_ln170_32', ./layer.h:170) [540]  (0 ns)
	'add' operation ('add_ln703_57', ./layer.h:171) [1052]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 9>: 7.78ns
The critical path consists of the following:
	'load' operation ('input_0_0_V_load_10', ./layer.h:169) on array 'input_0_0_V' [652]  (2.3 ns)
	'sub' operation ('sub_ln701_40', ./layer.h:170) [654]  (1.92 ns)
	'select' operation ('select_ln170_40', ./layer.h:170) [658]  (0 ns)
	'add' operation ('add_ln703_64', ./layer.h:171) [1066]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 10>: 7.78ns
The critical path consists of the following:
	'load' operation ('input_0_0_V_load_12', ./layer.h:169) on array 'input_0_0_V' [773]  (2.3 ns)
	'sub' operation ('sub_ln701_48', ./layer.h:170) [775]  (1.92 ns)
	'select' operation ('select_ln170_48', ./layer.h:170) [779]  (0 ns)
	'add' operation ('add_ln703_72', ./layer.h:171) [1082]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 11>: 7.78ns
The critical path consists of the following:
	'load' operation ('input_3_0_V_load_15', ./layer.h:169) on array 'input_3_0_V' [986]  (2.3 ns)
	'sub' operation ('sub_ln701_63', ./layer.h:170) [988]  (1.92 ns)
	'select' operation ('select_ln170_63', ./layer.h:170) [992]  (0 ns)
	'add' operation ('add_ln703_83', ./layer.h:171) [1104]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 12>: 7.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln701_60', ./layer.h:170) [952]  (1.92 ns)
	'select' operation ('select_ln170_60', ./layer.h:170) [956]  (0 ns)
	'add' operation ('add_ln703_82', ./layer.h:171) [1102]  (2.31 ns)
	'add' operation ('add_ln703_85', ./layer.h:171) [1108]  (2.37 ns)
	blocking operation 1.25 ns on control path)

 <State 13>: 7.3ns
The critical path consists of the following:
	'add' operation ('add_ln703_86', ./layer.h:171) [1110]  (2.4 ns)
	'add' operation ('add_ln703_87', ./layer.h:171) [1112]  (2.43 ns)
	'add' operation ('add_ln703_88', ./layer.h:171) [1114]  (2.46 ns)

 <State 14>: 7.86ns
The critical path consists of the following:
	'add' operation ('add_ln703_56', ./layer.h:171) [1051]  (0 ns)
	'add' operation ('add_ln703_89', ./layer.h:171) [1116]  (4.61 ns)
	'store' operation ('store_ln171', ./layer.h:171) of variable 'add_ln703_89', ./layer.h:171 on array 'output_0_V' [1117]  (3.25 ns)

 <State 15>: 8.32ns
The critical path consists of the following:
	'load' operation ('output_0_V_load', ./layer.h:175) on array 'output_0_V' [1120]  (3.25 ns)
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 88>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 89>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)

 <State 90>: 8.32ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:175) [1122]  (5.07 ns)
	'store' operation ('store_ln175', ./layer.h:175) of variable 'trunc_ln703', ./layer.h:175 on array 'output_0_V' [1124]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
