Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 26 18:06:54 2024
| Host         : Teooff1700 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           14 |
| No           | No                    | Yes                    |              15 |           10 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |              67 |           20 |
| Yes          | No                    | Yes                    |              17 |            7 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                              | ADT7420_i/TEMP_reg[12]_0                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | ADT7420_i/cntr[7]_i_1_n_0                    |                                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | ADT7420_i/data_wr[7]_i_1_n_0                 |                                                       |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | ADT7420_i/i2c_master_inst/data_rd[7]_i_1_n_0 | ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0 |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | ADT7420_i/i2c_master_inst/busyPrev_reg[0]    |                                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | UART_TX_i/b_reg                              |                                                       |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | ADT7420_i/i2c_master_inst/addr_rw0           |                                                       |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG | ADT7420_i/i2c_master_inst/busy1              | ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0 |                4 |              9 |         2.25 |
|  CLK_IBUF_BUFG | UART_TX_i/s_reg                              | UART_TX_i/s_reg[9]_i_1_n_0                            |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG | ADT7420_i/i2c_master_inst/E[0]               |                                                       |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG |                                              | ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0 |               10 |             15 |         1.50 |
|  CLK_IBUF_BUFG | ADT7420_i/i2c_master_inst/E[1]               |                                                       |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG |                                              | clk_counter[0]_i_1_n_0                                |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG |                                              | ADT7420_i/cntr250ms[24]_i_1_n_0                       |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG |                                              |                                                       |               14 |             34 |         2.43 |
+----------------+----------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


