0.7
2020.2
Nov 18 2020
09:47:47
C:/home/github/LogicDesign/Final/CNN/CNN.sim/sim_1/behav/xsim/glbl.v,1642066655,verilog,,,,glbl,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sim_1/new/CNN_T.v,1641521371,verilog,,,,CNN_T,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Conv2d.v,1642067945,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/ConvKernel.v,,Conv2d,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/ConvKernel.v,1642067945,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Convolution_Layer.v,,ConvKernel,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/FullConnect.v,1641476120,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max.v,,FullConnect,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max.v,1642067945,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max_pool.v,,Max,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max_pool.v,1641460975,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu.v,,Max_pool,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Mult.v,1641385649,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu.v,,Mult,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu.v,1641385764,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu_activation.v,,Relu,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu_activation.v,1641393259,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/conv1_params.v,,Relu_activation,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD.v,,ENCODER_16;ENCODER_2;ENCODER_32;ENCODER_4;ENCODER_64;ENCODER_8,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v,,FLOAT32_ADD,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD_PIPELINE.v,1641132908,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v,,FLOAT32_ADD_PIPELINE,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v,,FLOAT32_MUL,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL_PIPELINE.v,1641132633,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/FullConnect.v,,FLOAT32_MUL_PIPELINE,,,,,,,,
,,,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/FullConnect.v,,FLOAT_TO_INT,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CAM_Preprocess.v,1642102065,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CNN.v,,CAM_Preprocess,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CNN.v,1642103892,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Conv2d.v,,CNN,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Convolution_Layer.v,1642067945,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Dense_Layer.v,,Convolution_Layer,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Dense_Layer.v,1642067945,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v,,Dense_Layer,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/SumTree.v,1641453268,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sim_1/new/CNN_T.v,,SumTree,,,,,,,,
,,,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/conv2_params.v,,conv1_params,,,,,,,,
,,,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/dense1_params.v,,conv2_params,,,,,,,,
,,,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/dense2_params.v,,dense1_params,,,,,,,,
,,,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sim_1/new/CNN_T.v,,dense2_params,,,,,,,,
