I915_GEM_GPU_DOMAINS	,	V_216
virt	,	V_203
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_39
intel_ring_cacheline_align	,	F_169
upper_32_bits	,	F_181
GT_RENDER_L3_PARITY_ERROR_INTERRUPT	,	V_149
dev	,	V_14
gen6_add_request	,	F_79
snb_disable_pm_irq	,	F_116
MI_SEMAPHORE_REGISTER	,	V_120
unlikely	,	F_168
" ring buffer\n"	,	L_18
MI_INVALIDATE_TLB	,	V_217
MI_BATCH_NON_SECURE_HSW	,	V_227
IS_HASWELL	,	F_186
mbox_reg	,	V_105
MI_READ_FLUSH	,	V_27
scratch	,	V_35
EIO	,	V_71
BCS	,	V_137
XY_SRC_COPY_BLT_CMD	,	V_163
init_status_page	,	F_125
GEN6_VVESYNC	,	V_279
size	,	V_3
HEAD_ADDR	,	V_11
intel_init_bsd2_ring_buffer	,	F_191
busaddr	,	V_63
IS_845G	,	F_140
MI_FLUSH_DW_USE_GTT	,	V_222
irq_mask	,	V_132
RCS	,	V_135
i915_reset_in_progress	,	F_197
I915_WRITE_START	,	F_52
"No dual-BSD ring on non-BDW machine\n"	,	L_20
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_47
IS_GEN2	,	F_34
dispatch_execbuffer	,	V_244
BLT_RING_BASE	,	V_263
"Failed to allocate status page\n"	,	L_10
gen6_ring_dispatch_execbuffer	,	F_183
EBUSY	,	V_202
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_209
RENDER_HWS_PGA_GEN7	,	V_136
intel_ringbuffer	,	V_8
IS_GEN8	,	F_187
IS_GEN7	,	F_68
wait_for	,	F_54
i915_wait_seqno	,	F_149
MI_SEMAPHORE_SYNC_VEV	,	V_276
IS_GEN6	,	F_69
IS_GEN5	,	F_12
intel_init_bsd_ring_buffer	,	F_190
MI_SEMAPHORE_SYNC_VER	,	V_275
status_page	,	V_144
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_24
_MASKED_BIT_ENABLE	,	F_36
FBC_REND_CACHE_CLEAN	,	V_228
get_seqno	,	V_234
tail	,	V_2
GFX_REPLAY_MODE	,	V_95
i	,	V_103
drm_i915_gem_object	,	V_68
I915_DISPATCH_PINNED	,	V_157
n	,	V_184
MI_SEMAPHORE_SYNC_VEB	,	V_277
jiffies	,	V_188
waiter	,	V_116
"render ring"	,	L_14
GEN6_VEBSYNC	,	V_271
DRM_DEBUG_KMS	,	F_47
err_ringbuf	,	V_247
BLT_DEPTH_32	,	V_166
gen6_ring_sync	,	F_81
acthd	,	V_57
intel_ring_init_seqno	,	F_170
err_unref	,	V_83
gen8_ring_get_irq	,	F_117
MI_INVALIDATE_ISP	,	V_33
reg	,	V_146
RING_NR_PAGES	,	V_74
useless	,	V_102
sgl	,	V_86
rem	,	V_204
MSG_FBC_REND_STATE	,	V_53
VS_TIMER_DISPATCH	,	V_90
intel_init_ring_buffer	,	F_134
ret	,	V_22
GFX_MODE_GEN7	,	V_94
CACHELINE_BYTES	,	V_37
iowrite32	,	F_159
intel_ring_initialized	,	F_129
POSTING_READ	,	F_87
list	,	V_206
gen4_render_ring_flush	,	F_10
spin_unlock_irqrestore	,	F_97
DRM_ERROR	,	F_39
HAS_BROKEN_CS_TLB	,	F_188
GEN6_BSD_RNCID	,	V_211
"Failed to allocate batch bo\n"	,	L_15
invalidate_domains	,	V_19
iounmap	,	F_145
I915_BOX_WAIT	,	V_197
_MASKED_BIT_DISABLE	,	F_43
hsw_vebox_put_irq	,	F_115
GEN6_BVSYNC	,	V_256
MI_BATCH_PPGTT_HSW	,	V_226
trace_i915_ring_wait_begin	,	F_152
init_render_ring	,	F_67
I915_NEED_GFX_HWS	,	F_50
I915_WRITE_TAIL	,	F_23
kmalloc	,	F_165
end	,	V_187
MI_STORE_REGISTER_MEM	,	F_19
ERESTARTSYS	,	V_201
GEN6_VRSYNC	,	V_239
MI_STORE_DWORD_INDEX_SHIFT	,	V_112
intel_read_status_page	,	F_88
seqno	,	V_114
GT_RENDER_USER_INTERRUPT	,	V_233
length	,	V_151
"blitter ring"	,	L_22
PIPE_CONTROL_GLOBAL_GTT	,	V_40
intel_stop_ring_buffer	,	F_144
dev_private	,	V_15
fbc_dirty	,	V_52
obj	,	V_69
gen6_ring_put_irq	,	F_112
list_entry	,	F_163
MI_FLUSH	,	V_23
"failed to set %s head to zero "	,	L_4
"bsd ring"	,	L_19
ENOMEM	,	V_80
sg_page	,	F_63
IS_I830	,	F_139
gen6_ring_get_irq	,	F_111
BLT_HWS_PGA_GEN7	,	V_138
dev_priv	,	V_13
i915_gem_object_create_stolen	,	F_131
GEN8_BCS_IRQ_SHIFT	,	V_264
intel_ring_get_active_head	,	F_24
HZ	,	V_189
CACHE_MODE_0	,	V_96
id	,	V_123
likely	,	F_83
init	,	V_181
PM_VEBOX_USER_INTERRUPT	,	V_274
status_page_dmah	,	V_62
kmap	,	F_62
gtt	,	V_172
I915_CACHE_LLC	,	V_82
ENOSPC	,	V_162
RING_TAIL	,	F_177
I915_GEM_HWS_SCRATCH_ADDR	,	V_221
PIPE_CONTROL_CS_STALL	,	V_38
I915_READ_CTL	,	F_42
i915_gem_obj_ggtt_pin	,	F_61
MI_BATCH_BUFFER	,	V_158
cmd	,	V_21
i830_dispatch_execbuffer	,	F_121
wait	,	V_122
intel_ring_setup_status_page	,	F_51
pc_render_add_request	,	F_84
"Failed to allocate ringbuffer %s: %d\n"	,	L_12
STOP_RING	,	V_65
RING_ACTHD	,	F_27
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_46
MI_MODE	,	V_89
ring_set_seqno	,	F_90
intel_init_vebox_ring_buffer	,	F_193
MI_SEMAPHORE_SYNC_RB	,	V_237
"bds2_ring"	,	L_21
PIPE_CONTROL_FLUSH	,	F_85
gen6_bsd_ring_flush	,	F_178
drm_gem_object_unreference	,	F_66
err	,	V_81
"%s: wait for SyncFlush to complete for TLB invalidation timed out\n"	,	L_9
stop_ring	,	F_32
MI_SEMAPHORE_SYNC_RV	,	V_236
MI_SEMAPHORE_SYNC_RVE	,	V_238
GEN6_VERSYNC	,	V_241
gen7_render_ring_flush	,	F_20
INSTPM_FORCE_ORDERING	,	V_99
to_i915	,	F_33
ring_setup_phys_status_page	,	F_30
gen5_ring_put_irq	,	F_98
gfx_addr	,	V_145
MI_SEMAPHORE_SYNC_BVE	,	V_268
ring_write_tail	,	F_22
ppgtt	,	V_223
RING_VALID	,	V_75
gen6_gt_force_wake_get	,	F_46
outstanding_lazy_seqno	,	V_109
VCS2	,	V_139
ilk_enable_gt_irq	,	F_96
signaller	,	V_100
XY_SRC_COPY_BLT_WRITE_ALPHA	,	V_164
I915_READ_START	,	F_49
i915_cmd_parser_fini_ring	,	F_146
err_unpin	,	V_87
"%s hws offset: 0x%08x\n"	,	L_11
pages	,	V_85
u32	,	T_1
gtt_offset	,	V_36
buffer	,	V_10
intel_ring_flag	,	F_4
mm	,	V_198
"timed out waiting for the BSD ring to wake up\n"	,	L_13
irq_get	,	V_231
gen6_bsd_ring_write_tail	,	F_175
intel_ring_invalidate_all_caches	,	F_196
intel_init_render_ring_buffer	,	F_185
I915_READ64_2x32	,	F_26
hsw_vebox_get_irq	,	F_113
gen6_signal	,	F_75
ringbuf	,	V_9
spin_lock_irqsave	,	F_95
cleanup	,	V_183
I915_GEM_DOMAIN_COMMAND	,	V_32
gen6_gt_force_wake_put	,	F_57
gpu_caches_dirty	,	V_281
list_for_each_entry	,	F_148
I915_RING_FREE_SPACE	,	V_5
gen6_render_ring_flush	,	F_15
last_retired_head	,	V_78
intel_wrap_ring_buffer	,	F_158
BLT_ROP_GXCOPY	,	V_167
i9xx_add_request	,	F_110
head	,	V_1
TAIL_ADDR	,	V_77
intel_write_status_page	,	F_91
MBOX_UPDATE_DWORDS	,	F_76
GEN6_RVESYNC	,	V_278
IS_G4X	,	F_11
MI_SEMAPHORE_SYNC_VB	,	V_253
MI_BATCH_NON_SECURE	,	V_159
HAS_L3_DPF	,	F_70
request_list	,	V_177
irq_put	,	V_232
RING_IMR	,	F_118
GEN6_RVSYNC	,	V_255
PIPE_CONTROL_GLOBAL_GTT_IVB	,	V_55
mmio_base	,	V_59
i915_dispatch_execbuffer	,	F_123
MI_SEMAPHORE_SYNC_VR	,	V_252
master	,	V_191
i915_gem_has_seqno_wrapped	,	F_80
u64	,	T_2
MI_SEMAPHORE_SYNC_INVALID	,	V_124
bytes	,	V_207
intel_ring_alloc_seqno	,	F_164
I915_GEM_HWS_INDEX	,	V_111
effective_size	,	V_180
dw1	,	V_117
MI_FLUSH_DW_OP_STOREDW	,	V_220
ring	,	V_7
irq_refcount	,	V_130
DIV_ROUND_UP	,	F_122
cs_offset	,	V_160
prev	,	V_205
GEN6_BRSYNC	,	V_240
I915_WRITE	,	F_31
"Failed to ping batch bo\n"	,	L_16
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_97
mbox	,	V_107
msleep	,	F_153
ILK_BSD_USER_INTERRUPT	,	V_259
i9xx_ring_put_irq	,	F_101
snb_enable_pm_irq	,	F_114
POSTING_READ16	,	F_104
gen7_render_ring_cs_stall_wa	,	F_16
len	,	V_156
intel_ring_begin	,	F_7
drm_core_check_feature	,	F_55
pc_render_get_seqno	,	F_92
MI_SEMAPHORE_MBOX	,	V_118
i8xx_ring_get_irq	,	F_102
I915_WRITE_HEAD	,	F_41
VEBOX_RING_BASE	,	V_272
MI_NO_WRITE_FLUSH	,	V_25
"ctl %08x head %08x tail %08x start %08x\n"	,	L_3
intel_ring_idle	,	F_160
intel_ring_emit	,	F_8
trace_i915_gem_ring_flush	,	F_195
stop_rings	,	V_17
I915_GEM_DOMAIN_INSTRUCTION	,	V_30
semaphore	,	V_106
i915_semaphore_is_enabled	,	F_77
GFP_KERNEL	,	V_175
perf_boxes	,	V_196
MI_BATCH_BUFFER_START	,	V_152
i915_gem_get_seqno	,	F_166
MI_FLUSH_DW_STORE_INDEX	,	V_219
intel_emit_post_sync_nonzero_flush	,	F_13
I830_BATCH_LIMIT	,	V_161
current	,	V_200
PIPE_CONTROL_TLB_INVALIDATE	,	V_45
MI_BATCH_BUFFER_START_GEN8	,	V_225
GT_BLT_USER_INTERRUPT	,	V_265
INTEL_INFO	,	F_25
I915_WRITE_MODE	,	F_35
GEN6_BSD_SLEEP_MSG_DISABLE	,	V_210
MI_SEMAPHORE_SYNC_VVE	,	V_254
GEN6_BSD_SLEEP_INDICATOR	,	V_212
i915_gem_obj_ggtt_offset	,	F_53
"Failed to allocate seqno page\n"	,	L_7
render_ring_cleanup	,	F_73
i915_add_request	,	F_161
drm_i915_private	,	V_12
uint32_t	,	T_3
i9xx_ring_get_irq	,	F_100
GT_PARITY_ERROR	,	F_72
gen8_ring_dispatch_execbuffer	,	F_179
HWS_PGA	,	V_64
sync_seqno	,	V_178
RENDER_RING_BASE	,	V_229
BSD_RING_BASE	,	V_258
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_50
hsw_ring_dispatch_execbuffer	,	F_182
irq_lock	,	V_129
ring_get_seqno	,	F_89
__iomem	,	T_4
intel_init_blt_ring_buffer	,	F_192
ilk_disable_gt_irq	,	F_99
I915_READ_TAIL	,	F_48
__ring_space	,	F_1
wait_for_atomic	,	F_37
INIT_LIST_HEAD	,	F_136
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_44
MI_STORE_DWORD_INDEX	,	V_110
intel_ring_flush_all_caches	,	F_194
FBC_REND_NUKE	,	V_56
intel_ring_wait_request	,	F_147
GEN6_RBSYNC	,	V_269
MI_LOAD_REGISTER_IMM	,	F_18
PIPE_CONTROL_QW_WRITE	,	V_41
write_tail	,	V_18
GEN8_VCS2_IRQ_SHIFT	,	V_262
master_priv	,	V_193
GEN6_BSD_RING_BASE	,	V_249
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_49
signal_pending	,	F_154
FORCEWAKE_ALL	,	V_70
name	,	V_67
sync_to	,	V_235
I915_WRITE_IMR	,	F_71
i8xx_ring_put_irq	,	F_105
BUG_ON	,	F_138
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_48
BSD_HWS_PGA_GEN7	,	V_141
err_vstart	,	V_248
"%s :timed out trying to stop ring\n"	,	L_1
lazy_coherency	,	V_127
flush	,	V_214
kzalloc	,	F_135
driver_priv	,	V_194
gen6_ring_get_seqno	,	F_86
gen5_ring_get_irq	,	F_94
cleanup_status_page	,	F_124
RING_SYNC_1	,	F_172
RING_SYNC_2	,	F_174
PIPE_CONTROL_NOTIFY	,	V_126
GFX_OP_PIPE_CONTROL	,	F_14
RING_SYNC_0	,	F_171
drm_pci_alloc	,	F_127
start	,	V_245
I915_DISPATCH_SECURE	,	V_154
XY_SRC_COPY_BLT_WRITE_RGB	,	V_165
virtual_start	,	V_171
sarea_priv	,	V_195
mmio	,	V_134
I915_GEM_DOMAIN_SAMPLER	,	V_26
ring_space	,	F_2
irq_queue	,	V_179
MI_INVALIDATE_BSD	,	V_218
init_pipe_control	,	F_58
base	,	V_88
add_request	,	V_230
RING_HWS_PGA_GEN6	,	F_106
intel_cleanup_ring_buffer	,	F_143
I915_WRITE64	,	F_176
page_addr	,	V_168
list_empty	,	F_162
GEN6_BVESYNC	,	V_280
__intel_ring_advance	,	F_5
pc_render_set_seqno	,	F_93
gen8_render_ring_flush	,	F_21
drm_device	,	V_29
MI_NOOP	,	V_28
num_dwords	,	V_101
init_waitqueue_head	,	F_137
HAS_LLC	,	F_130
"%s initialization failed "	,	L_5
PIPE_CONTROL_WRITE_FLUSH	,	V_125
I915_NUM_RINGS	,	V_104
I915_READ_MODE	,	F_38
DRM_DEBUG_DRIVER	,	F_64
cpu_page	,	V_84
MI_BATCH_NON_SECURE_I965	,	V_155
VEBOX_HWS_PGA_GEN7	,	V_143
wait_mbox	,	V_121
i965_dispatch_execbuffer	,	F_120
GEN6_VEVSYNC	,	V_257
ASYNC_FLIP_PERF_DISABLE	,	V_91
i915_cmd_parser_init_ring	,	F_141
__intel_ring_prepare	,	F_167
GEN6_VBSYNC	,	V_270
intel_engine_cs	,	V_6
init_ring_common	,	F_45
for_each_ring	,	F_78
"video enhancement ring"	,	L_23
i915_gem_object_set_cache_level	,	F_60
PAGE_SIZE	,	V_73
GFX_MODE	,	V_92
I915_BSD_USER_INTERRUPT	,	V_260
DRIVER_MODESET	,	V_76
GFX_TLB_INVALIDATE_EXPLICIT	,	V_93
GT_BSD_USER_INTERRUPT	,	V_251
irq_enabled	,	V_128
primary	,	V_190
RING_INSTPM	,	F_108
ENODEV	,	V_246
kfree	,	F_142
VCS	,	V_140
flags	,	V_42
I915_READ	,	F_29
MI_SEMAPHORE_COMPARE	,	V_119
GEN8_VCS1_IRQ_SHIFT	,	V_250
out	,	V_72
"can not ioremap virtual address for"	,	L_17
GEN8_VECS_IRQ_SHIFT	,	V_273
RING_ACTHD_UDW	,	F_28
gen	,	V_58
intel_render_ring_init_dri	,	F_189
time_after	,	F_156
ACTHD	,	V_60
MI_USER_INTERRUPT	,	V_113
"%s head not reset to zero "	,	L_2
active_list	,	V_176
intel_ring_stopped	,	F_3
interruptible	,	V_199
I915_WRITE_CTL	,	F_40
EINVAL	,	V_174
last_seqno	,	V_115
MI_SEMAPHORE_SYNC_BV	,	V_267
VECS	,	V_142
flush_domains	,	V_20
MI_SRM_LRM_GLOBAL_GTT	,	V_54
MI_SEMAPHORE_SYNC_BR	,	V_266
RING_HWS_PGA	,	F_107
allocate_ring_buffer	,	F_128
irq_enable_mask	,	V_131
space	,	V_4
"ctl %08x (valid? %d) head %08x tail %08x start %08x [expected %08lx]\n"	,	L_6
i915_kernel_lost_context	,	F_56
lower_32_bits	,	F_180
gen7_ring_fbc_flush	,	F_17
gpu_error	,	V_16
gen2_render_ring_flush	,	F_6
MI_EXE_FLUSH	,	V_31
HAS_VEBOX	,	F_173
trace_i915_ring_wait_end	,	F_157
"%s pipe control offset: 0x%08x\n"	,	L_8
INSTPM_SYNC_FLUSH	,	V_148
i915_gem_alloc_object	,	F_59
kunmap	,	F_74
offset	,	V_150
MODE_IDLE	,	V_66
hangcheck	,	V_79
GT_RENDER_PIPECTL_NOTIFY_INTERRUPT	,	V_242
GEN6_NOSYNC	,	V_108
I915_WRITE16	,	F_103
IMR	,	V_133
gen6_ring_flush	,	F_184
INSTPM_TLB_INVALIDATE	,	V_147
INSTPM	,	V_98
PIN_MAPPABLE	,	V_170
request	,	V_186
i915_gem_retire_requests_ring	,	F_150
scratch_addr	,	V_34
set_seqno	,	V_208
MI_BATCH_GTT	,	V_153
vaddr	,	V_169
mappable_base	,	V_173
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_43
i915_gem_check_wedge	,	F_155
i915_gem_object_ggtt_unpin	,	F_65
bsd_ring_flush	,	F_109
ioremap_wc	,	F_133
MI_FLUSH_DW	,	V_215
I915_GEM_DOMAIN_RENDER	,	V_24
addr	,	V_61
value	,	V_51
preallocated_lazy_request	,	V_182
GEN8_BSD2_RING_BASE	,	V_261
I915_READ_HEAD	,	F_44
init_phys_status_page	,	F_126
i915_gem_object_set_to_gtt_domain	,	F_132
WARN_ON	,	F_82
ring_wait_for_space	,	F_151
invalidate	,	V_213
gen8_ring_put_irq	,	F_119
I915_USER_INTERRUPT	,	V_243
drm_i915_master_private	,	V_192
intel_ring_advance	,	F_9
drm_i915_gem_request	,	V_185
aliasing_ppgtt	,	V_224
