[INFO ODB-0222] Reading LEF file: ../../../test/sky130hd/sky130hd.tlef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  ../../../test/sky130hd/sky130hd.tlef
[INFO ODB-0222] Reading LEF file: ../../../test/sky130hd/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 437 library cells
[INFO ODB-0226] Finished LEF file:  ../../../test/sky130hd/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: sky130hd/power_switch.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  sky130hd/power_switch.lef
[INFO ODB-0127] Reading DEF file: power_switch/2_5_floorplan_tapcell.def
[INFO ODB-0128] Design: aes_cipher_top
[INFO ODB-0130]     Created 388 pins.
[INFO ODB-0131]     Created 22271 components and 105165 component-terminals.
[INFO ODB-0133]     Created 15004 nets and 60623 connections.
[INFO ODB-0134] Finished DEF file: power_switch/2_5_floorplan_tapcell.def
[INFO PDN-0008] Design name is aes_cipher_top.
[INFO PDN-0009] Reading technology data.
[INFO PDN-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1  -  width: 0.480  pitch: 5.440  offset: 0.000 
    Straps
      Layer: met4  -  width: 1.600  pitch: 27.140  offset: 13.570 
      Layer: met5  -  width: 1.600  pitch: 27.200  offset: 13.600 
    Connect: {met1 met4} {met4 met5}
    Switch cell: POWER_SWITCH
Type: macro, CORE_macro_grid_1 -grid_over_pg_pins
    Macro orientation: R0 R180 MX MY
    Connect: {met4 met5}
Type: macro, CORE_macro_grid_2 -grid_over_pg_pins
    Macro orientation: R90 R270 MXR90 MYR90
    Connect: {met4 met5}
[INFO PDN-0012] **** END INFO ****
[INFO PDN-0013] Inserting stdcell grid - grid.
[WARNING PDN-0002] No shapes on layer met1 for VDD.
[WARNING PDN-0002] No shapes on layer met1_PIN_hor for VSS.
[WARNING PDN-0002] No shapes on layer met1_PIN_hor for VDD_SW.
[INFO PDN-0015] Writing to database.
No differences found.
