{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714083687005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714083687013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 17:21:26 2024 " "Processing started: Thu Apr 25 17:21:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714083687013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083687013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab12 -c Lab12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab12 -c Lab12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083687013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714083687559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714083687559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/new folder/clk1/divbyt.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/new folder/clk1/divbyt.v" { { "Info" "ISGN_ENTITY_NAME" "1 divbyt " "Found entity 1: divbyt" {  } { { "../New folder/clk1/divbyt.v" "" { Text "D:/MyCSE2441Labs/New folder/clk1/divbyt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714083693982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083693982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/new folder/thething/onehzclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/new folder/thething/onehzclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneHzClk " "Found entity 1: OneHzClk" {  } { { "../New folder/theThing/OneHzClk.v" "" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714083693990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083693990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab12.v(28) " "Verilog HDL information at Lab12.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714083693992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12.v 1 1 " "Found 1 design units, including 1 entities, in source file lab12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab12 " "Found entity 1: Lab12" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714083693992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083693992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count OneHzClk.v(13) " "Verilog HDL Implicit Net warning at OneHzClk.v(13): created implicit net for \"count\"" {  } { { "../New folder/theThing/OneHzClk.v" "" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714083693992 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s4 Lab12.v(46) " "Verilog HDL error at Lab12.v(46): object \"s4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714083694000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/lab12/output_files/Lab12.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/lab12/output_files/Lab12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083694032 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714083694264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 25 17:21:34 2024 " "Processing ended: Thu Apr 25 17:21:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714083694264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714083694264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714083694264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083694264 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083694932 ""}
