// Seed: 881198205
module module_0 (
    output wand id_0,
    input  wire id_1
);
  logic id_3 = -1;
  assign module_1.id_0 = 0;
  id_4 :
  assert property (@(posedge id_4) id_3)
  else $clog2(31);
  ;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output uwire id_7
);
  wire id_9;
  assign id_0 = 1'b0;
  xnor primCall (id_1, id_9, id_2, id_5, id_6, id_4);
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
