INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ROM_GAUSS_COE' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ROM_GAUSS_COE'...
WARNING:sim - A core named 'ROM_GAUSS_COE' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ROM_GAUSS_COE'...
Delivering associated files for 'ROM_GAUSS_COE'...
Delivering EJava files for 'ROM_GAUSS_COE'...
Generating implementation netlist for 'ROM_GAUSS_COE'...
INFO:sim - Pre-processing HDL files for 'ROM_GAUSS_COE'...
Running synthesis for 'ROM_GAUSS_COE'
Running ngcbuild...
Writing VHO instantiation template for 'ROM_GAUSS_COE'...
Writing VHDL behavioral simulation model for 'ROM_GAUSS_COE'...
WARNING:sim - Overwriting existing file
   /media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/R
   OM_GAUSS_COE/doc/dist_mem_gen_v7_2_vinfo.html with file from view
   xilinx_documentation
Delivered 2 files into directory
/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM_
GAUSS_COE
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM_GAUSS_COE'...
Generating metadata file...
Regenerating ISE project file for 'ROM_GAUSS_COE'...
Generating ISE project...
XCO file found: ROM_GAUSS_COE.xco
XMDF file found: ROM_GAUSS_COE_xmdf.tcl
Adding
/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM_
GAUSS_COE.asy -view all -origin_type imported
Adding
/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM_
GAUSS_COE.ngc -view all -origin_type created
WARNING: es_AR:es is not supported as a language.  Using usenglish.
Checking file
"/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM
_GAUSS_COE.ngc" for project device match ...
File
"/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM
_GAUSS_COE.ngc" device information matches project device.
Adding
/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM_
GAUSS_COE.sym -view all -origin_type imported
Adding
/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM_
GAUSS_COE.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/
   ROM_GAUSS_COE.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/ipcore_dir/tmp/_cg/ROM_
GAUSS_COE.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_GAUSS_COE"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_GAUSS_COE'.
