
MEMORY_STM32WL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000366c  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  080037a4  080037a4  000047a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003840  08003840  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003840  08003840  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003840  08003840  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003840  08003840  00004840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003844  08003844  00004844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003848  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  2000005c  080038a4  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  080038a4  00005434  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ffa  00000000  00000000  00005086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d5e  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00010de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b4  00000000  00000000  00011ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb3f  00000000  00000000  0001249c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac8f  00000000  00000000  0002dfdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac80c  00000000  00000000  00038c6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e5476  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000380c  00000000  00000000  000e54bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000e8cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000005c 	.word	0x2000005c
 8000154:	00000000 	.word	0x00000000
 8000158:	0800378c 	.word	0x0800378c

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000060 	.word	0x20000060
 8000174:	0800378c 	.word	0x0800378c

08000178 <MX25L4_Init>:
//***********************************************************
//++++++++++++++++ Funzioni Public ++++++++++++++++++++++++++
//***********************************************************

bool MX25L4_Init(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
	bool isOK = true;
 800017e:	2301      	movs	r3, #1
 8000180:	71fb      	strb	r3, [r7, #7]

	// Inizzializzazione del contesto
	memoryContext.packetSize = 0;
 8000182:	4b19      	ldr	r3, [pc, #100]	@ (80001e8 <MX25L4_Init+0x70>)
 8000184:	2200      	movs	r2, #0
 8000186:	701a      	strb	r2, [r3, #0]
	memoryContext.firmwareVersion = 0;
 8000188:	4b17      	ldr	r3, [pc, #92]	@ (80001e8 <MX25L4_Init+0x70>)
 800018a:	2200      	movs	r2, #0
 800018c:	705a      	strb	r2, [r3, #1]
	memoryContext.addrFreeSpace = 0;
 800018e:	4b16      	ldr	r3, [pc, #88]	@ (80001e8 <MX25L4_Init+0x70>)
 8000190:	2200      	movs	r2, #0
 8000192:	605a      	str	r2, [r3, #4]

	// Inizializzazione - CS e HOLD
	CS_Unselect();
 8000194:	f000 f8ea 	bl	800036c <CS_Unselect>
	HAL_GPIO_WritePin(MX25L4_HOLD_Port, MX25L4_HOLD_Pin, GPIO_PIN_SET);
 8000198:	2201      	movs	r2, #1
 800019a:	2180      	movs	r1, #128	@ 0x80
 800019c:	4813      	ldr	r0, [pc, #76]	@ (80001ec <MX25L4_Init+0x74>)
 800019e:	f000 ff83 	bl	80010a8 <HAL_GPIO_WritePin>

	// Inizializzazione - SPI [GIÀ FATTO NEL MAIN.. DEVO FARLO?]
	//isOK &= HAL_SPI_Init(&MX25L4_hspi) == HAL_OK;

	// Verifica del funzionamento del dispositivo
	isOK &= MX25L4_ReadID() == MX25L4_ID;
 80001a2:	f000 f827 	bl	80001f4 <MX25L4_ReadID>
 80001a6:	4603      	mov	r3, r0
 80001a8:	4a11      	ldr	r2, [pc, #68]	@ (80001f0 <MX25L4_Init+0x78>)
 80001aa:	4293      	cmp	r3, r2
 80001ac:	bf0c      	ite	eq
 80001ae:	2301      	moveq	r3, #1
 80001b0:	2300      	movne	r3, #0
 80001b2:	b2db      	uxtb	r3, r3
 80001b4:	461a      	mov	r2, r3
 80001b6:	79fb      	ldrb	r3, [r7, #7]
 80001b8:	4013      	ands	r3, r2
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	bf14      	ite	ne
 80001be:	2301      	movne	r3, #1
 80001c0:	2300      	moveq	r3, #0
 80001c2:	71fb      	strb	r3, [r7, #7]

	// inizializzazione del contesto della memoria
	if (!MEM_FindFreeSpace(0x00)) // se vero -> header non trovato!
 80001c4:	2000      	movs	r0, #0
 80001c6:	f000 f947 	bl	8000458 <MEM_FindFreeSpace>
 80001ca:	4603      	mov	r3, r0
 80001cc:	f083 0301 	eor.w	r3, r3, #1
 80001d0:	b2db      	uxtb	r3, r3
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d002      	beq.n	80001dc <MX25L4_Init+0x64>
	{
		MEM_WriteHeader(0x00); // scrittura dell'header
 80001d6:	2000      	movs	r0, #0
 80001d8:	f000 f9a2 	bl	8000520 <MEM_WriteHeader>
	}

	return isOK;
 80001dc:	79fb      	ldrb	r3, [r7, #7]
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3708      	adds	r7, #8
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	20000078 	.word	0x20000078
 80001ec:	48000400 	.word	0x48000400
 80001f0:	00c22013 	.word	0x00c22013

080001f4 <MX25L4_ReadID>:

uint32_t MX25L4_ReadID()
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
	uint8_t pID[3];
	uint32_t id = 0;
 80001fa:	2300      	movs	r3, #0
 80001fc:	60fb      	str	r3, [r7, #12]
	uint8_t cmd = MX25L4_CMD_RDID;
 80001fe:	239f      	movs	r3, #159	@ 0x9f
 8000200:	71fb      	strb	r3, [r7, #7]
	bool isOK = true;
 8000202:	2301      	movs	r3, #1
 8000204:	72fb      	strb	r3, [r7, #11]

	// Chip Select - ON
	CS_Select();
 8000206:	f000 f8a5 	bl	8000354 <CS_Select>

	isOK &= SPI_Transmit(&cmd, 1, MX25L4_MAX_CMD_TIME);
 800020a:	1dfb      	adds	r3, r7, #7
 800020c:	2264      	movs	r2, #100	@ 0x64
 800020e:	2101      	movs	r1, #1
 8000210:	4618      	mov	r0, r3
 8000212:	f000 f8b7 	bl	8000384 <SPI_Transmit>
 8000216:	4603      	mov	r3, r0
 8000218:	461a      	mov	r2, r3
 800021a:	7afb      	ldrb	r3, [r7, #11]
 800021c:	4013      	ands	r3, r2
 800021e:	2b00      	cmp	r3, #0
 8000220:	bf14      	ite	ne
 8000222:	2301      	movne	r3, #1
 8000224:	2300      	moveq	r3, #0
 8000226:	72fb      	strb	r3, [r7, #11]
	isOK &= SPI_Receive(pID, 3, MX25L4_MAX_CMD_TIME);
 8000228:	f107 0308 	add.w	r3, r7, #8
 800022c:	2264      	movs	r2, #100	@ 0x64
 800022e:	2103      	movs	r1, #3
 8000230:	4618      	mov	r0, r3
 8000232:	f000 f8c1 	bl	80003b8 <SPI_Receive>
 8000236:	4603      	mov	r3, r0
 8000238:	461a      	mov	r2, r3
 800023a:	7afb      	ldrb	r3, [r7, #11]
 800023c:	4013      	ands	r3, r2
 800023e:	2b00      	cmp	r3, #0
 8000240:	bf14      	ite	ne
 8000242:	2301      	movne	r3, #1
 8000244:	2300      	moveq	r3, #0
 8000246:	72fb      	strb	r3, [r7, #11]

	// Chip Select - OFF
	CS_Unselect();
 8000248:	f000 f890 	bl	800036c <CS_Unselect>

	id = pID[0] << 16 | pID[1] << 8 | pID[2];
 800024c:	7a3b      	ldrb	r3, [r7, #8]
 800024e:	041a      	lsls	r2, r3, #16
 8000250:	7a7b      	ldrb	r3, [r7, #9]
 8000252:	021b      	lsls	r3, r3, #8
 8000254:	4313      	orrs	r3, r2
 8000256:	7aba      	ldrb	r2, [r7, #10]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]

	if (!isOK)
 800025c:	7afb      	ldrb	r3, [r7, #11]
 800025e:	f083 0301 	eor.w	r3, r3, #1
 8000262:	b2db      	uxtb	r3, r3
 8000264:	2b00      	cmp	r3, #0
 8000266:	d001      	beq.n	800026c <MX25L4_ReadID+0x78>
	{
		id = 0;
 8000268:	2300      	movs	r3, #0
 800026a:	60fb      	str	r3, [r7, #12]
	}
	return id;
 800026c:	68fb      	ldr	r3, [r7, #12]
}
 800026e:	4618      	mov	r0, r3
 8000270:	3710      	adds	r7, #16
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}

08000276 <MX25L4_ReadData>:

bool MX25L4_ReadData(uint8_t *pData, uint16_t size, uint32_t address)
{
 8000276:	b580      	push	{r7, lr}
 8000278:	b086      	sub	sp, #24
 800027a:	af00      	add	r7, sp, #0
 800027c:	60f8      	str	r0, [r7, #12]
 800027e:	460b      	mov	r3, r1
 8000280:	607a      	str	r2, [r7, #4]
 8000282:	817b      	strh	r3, [r7, #10]
	uint8_t isOK = true;
 8000284:	2301      	movs	r3, #1
 8000286:	75fb      	strb	r3, [r7, #23]
	uint8_t cmd[4] =
 8000288:	2303      	movs	r3, #3
 800028a:	743b      	strb	r3, [r7, #16]
	{ MX25L4_CMD_READ, MX25L4_BYTE2(address), MX25L4_BYTE1(address), MX25L4_BYTE0(address) };
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	0c1b      	lsrs	r3, r3, #16
	uint8_t cmd[4] =
 8000290:	b2db      	uxtb	r3, r3
 8000292:	747b      	strb	r3, [r7, #17]
	{ MX25L4_CMD_READ, MX25L4_BYTE2(address), MX25L4_BYTE1(address), MX25L4_BYTE0(address) };
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	0a1b      	lsrs	r3, r3, #8
	uint8_t cmd[4] =
 8000298:	b2db      	uxtb	r3, r3
 800029a:	74bb      	strb	r3, [r7, #18]
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	74fb      	strb	r3, [r7, #19]

	// Chip Select - ON
	CS_Select();
 80002a2:	f000 f857 	bl	8000354 <CS_Select>

	isOK &= SPI_Transmit(cmd, 4, MX25L4_MAX_CMD_TIME);
 80002a6:	f107 0310 	add.w	r3, r7, #16
 80002aa:	2264      	movs	r2, #100	@ 0x64
 80002ac:	2104      	movs	r1, #4
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 f868 	bl	8000384 <SPI_Transmit>
 80002b4:	4603      	mov	r3, r0
 80002b6:	461a      	mov	r2, r3
 80002b8:	7dfb      	ldrb	r3, [r7, #23]
 80002ba:	4013      	ands	r3, r2
 80002bc:	75fb      	strb	r3, [r7, #23]
	isOK &= SPI_Receive(pData, size, MX25L4_MAX_RW_TIME);
 80002be:	897b      	ldrh	r3, [r7, #10]
 80002c0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80002c4:	4619      	mov	r1, r3
 80002c6:	68f8      	ldr	r0, [r7, #12]
 80002c8:	f000 f876 	bl	80003b8 <SPI_Receive>
 80002cc:	4603      	mov	r3, r0
 80002ce:	461a      	mov	r2, r3
 80002d0:	7dfb      	ldrb	r3, [r7, #23]
 80002d2:	4013      	ands	r3, r2
 80002d4:	75fb      	strb	r3, [r7, #23]

	// Chip Select - OFF
	CS_Unselect();
 80002d6:	f000 f849 	bl	800036c <CS_Unselect>

	return isOK;
 80002da:	7dfb      	ldrb	r3, [r7, #23]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	bf14      	ite	ne
 80002e0:	2301      	movne	r3, #1
 80002e2:	2300      	moveq	r3, #0
 80002e4:	b2db      	uxtb	r3, r3
}
 80002e6:	4618      	mov	r0, r3
 80002e8:	3718      	adds	r7, #24
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <MX25L4_WriteData>:
	MEM_ReadRegister(&registerStatus);
	return (registerStatus & 0x01) == 0x01; // Lettura dell'ultimo bit e verifica se è pari a 1 (Occupato)
}

bool MX25L4_WriteData(uint8_t *pData, uint16_t size, uint32_t *address)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b086      	sub	sp, #24
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	60f8      	str	r0, [r7, #12]
 80002f8:	460b      	mov	r3, r1
 80002fa:	607a      	str	r2, [r7, #4]
 80002fc:	817b      	strh	r3, [r7, #10]
	bool isOK = true;
 80002fe:	2301      	movs	r3, #1
 8000300:	75fb      	strb	r3, [r7, #23]

	if (size > MX25L4_PACKET_SIZE)
 8000302:	897b      	ldrh	r3, [r7, #10]
 8000304:	2b0a      	cmp	r3, #10
 8000306:	d901      	bls.n	800030c <MX25L4_WriteData+0x1c>
	{
		return false;
 8000308:	2300      	movs	r3, #0
 800030a:	e01c      	b.n	8000346 <MX25L4_WriteData+0x56>
	}
	if (address != NULL)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d003      	beq.n	800031a <MX25L4_WriteData+0x2a>
	{
		*address = memoryContext.addrFreeSpace;
 8000312:	4b0f      	ldr	r3, [pc, #60]	@ (8000350 <MX25L4_WriteData+0x60>)
 8000314:	685a      	ldr	r2, [r3, #4]
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	601a      	str	r2, [r3, #0]
	}
	isOK &= MEM_Write(pData, size, memoryContext.addrFreeSpace);
 800031a:	4b0d      	ldr	r3, [pc, #52]	@ (8000350 <MX25L4_WriteData+0x60>)
 800031c:	685a      	ldr	r2, [r3, #4]
 800031e:	897b      	ldrh	r3, [r7, #10]
 8000320:	4619      	mov	r1, r3
 8000322:	68f8      	ldr	r0, [r7, #12]
 8000324:	f000 f963 	bl	80005ee <MEM_Write>
 8000328:	4603      	mov	r3, r0
 800032a:	461a      	mov	r2, r3
 800032c:	7dfb      	ldrb	r3, [r7, #23]
 800032e:	4013      	ands	r3, r2
 8000330:	2b00      	cmp	r3, #0
 8000332:	bf14      	ite	ne
 8000334:	2301      	movne	r3, #1
 8000336:	2300      	moveq	r3, #0
 8000338:	75fb      	strb	r3, [r7, #23]

	memoryContext.addrFreeSpace += MX25L4_PACKET_SIZE;
 800033a:	4b05      	ldr	r3, [pc, #20]	@ (8000350 <MX25L4_WriteData+0x60>)
 800033c:	685b      	ldr	r3, [r3, #4]
 800033e:	330a      	adds	r3, #10
 8000340:	4a03      	ldr	r2, [pc, #12]	@ (8000350 <MX25L4_WriteData+0x60>)
 8000342:	6053      	str	r3, [r2, #4]

	return isOK;
 8000344:	7dfb      	ldrb	r3, [r7, #23]
}
 8000346:	4618      	mov	r0, r3
 8000348:	3718      	adds	r7, #24
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	20000078 	.word	0x20000078

08000354 <CS_Select>:
//***********************************************************
//++++++++++++++++ Funzioni Private ++++++++++++++++++++++++++
//***********************************************************

inline void CS_Select()
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MX25L4_CS_Port, MX25L4_CS_Pin, GPIO_PIN_RESET);
 8000358:	2200      	movs	r2, #0
 800035a:	2120      	movs	r1, #32
 800035c:	4802      	ldr	r0, [pc, #8]	@ (8000368 <CS_Select+0x14>)
 800035e:	f000 fea3 	bl	80010a8 <HAL_GPIO_WritePin>
}
 8000362:	bf00      	nop
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	48000400 	.word	0x48000400

0800036c <CS_Unselect>:

inline void CS_Unselect()
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MX25L4_CS_Port, MX25L4_CS_Pin, GPIO_PIN_SET);
 8000370:	2201      	movs	r2, #1
 8000372:	2120      	movs	r1, #32
 8000374:	4802      	ldr	r0, [pc, #8]	@ (8000380 <CS_Unselect+0x14>)
 8000376:	f000 fe97 	bl	80010a8 <HAL_GPIO_WritePin>
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	48000400 	.word	0x48000400

08000384 <SPI_Transmit>:

inline bool SPI_Transmit(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	60f8      	str	r0, [r7, #12]
 800038c:	460b      	mov	r3, r1
 800038e:	607a      	str	r2, [r7, #4]
 8000390:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Transmit(&MX25L4_SPI, pData, Size, Timeout) == HAL_OK;
 8000392:	897a      	ldrh	r2, [r7, #10]
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	68f9      	ldr	r1, [r7, #12]
 8000398:	4806      	ldr	r0, [pc, #24]	@ (80003b4 <SPI_Transmit+0x30>)
 800039a:	f002 f857 	bl	800244c <HAL_SPI_Transmit>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	bf0c      	ite	eq
 80003a4:	2301      	moveq	r3, #1
 80003a6:	2300      	movne	r3, #0
 80003a8:	b2db      	uxtb	r3, r3
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3710      	adds	r7, #16
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000080 	.word	0x20000080

080003b8 <SPI_Receive>:

inline bool SPI_Receive(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	60f8      	str	r0, [r7, #12]
 80003c0:	460b      	mov	r3, r1
 80003c2:	607a      	str	r2, [r7, #4]
 80003c4:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Receive(&MX25L4_SPI, pData, Size, Timeout) == HAL_OK;
 80003c6:	897a      	ldrh	r2, [r7, #10]
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	68f9      	ldr	r1, [r7, #12]
 80003cc:	4806      	ldr	r0, [pc, #24]	@ (80003e8 <SPI_Receive+0x30>)
 80003ce:	f002 f9d5 	bl	800277c <HAL_SPI_Receive>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	bf0c      	ite	eq
 80003d8:	2301      	moveq	r3, #1
 80003da:	2300      	movne	r3, #0
 80003dc:	b2db      	uxtb	r3, r3
}
 80003de:	4618      	mov	r0, r3
 80003e0:	3710      	adds	r7, #16
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	20000080 	.word	0x20000080

080003ec <MEM_SendCMD>:

bool MEM_SendCMD(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b086      	sub	sp, #24
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	60f8      	str	r0, [r7, #12]
 80003f4:	460b      	mov	r3, r1
 80003f6:	607a      	str	r2, [r7, #4]
 80003f8:	817b      	strh	r3, [r7, #10]
	bool isOK = true;
 80003fa:	2301      	movs	r3, #1
 80003fc:	75fb      	strb	r3, [r7, #23]

	// Chip Select - ON
	CS_Select();
 80003fe:	f7ff ffa9 	bl	8000354 <CS_Select>

	isOK &= SPI_Transmit(pData, Size, Timeout);
 8000402:	897b      	ldrh	r3, [r7, #10]
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	4619      	mov	r1, r3
 8000408:	68f8      	ldr	r0, [r7, #12]
 800040a:	f7ff ffbb 	bl	8000384 <SPI_Transmit>
 800040e:	4603      	mov	r3, r0
 8000410:	461a      	mov	r2, r3
 8000412:	7dfb      	ldrb	r3, [r7, #23]
 8000414:	4013      	ands	r3, r2
 8000416:	2b00      	cmp	r3, #0
 8000418:	bf14      	ite	ne
 800041a:	2301      	movne	r3, #1
 800041c:	2300      	moveq	r3, #0
 800041e:	75fb      	strb	r3, [r7, #23]

	// Chip Select - OFF
	CS_Unselect();
 8000420:	f7ff ffa4 	bl	800036c <CS_Unselect>

	return isOK;
 8000424:	7dfb      	ldrb	r3, [r7, #23]

}
 8000426:	4618      	mov	r0, r3
 8000428:	3718      	adds	r7, #24
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <MEM_UpdateContext>:

bool MEM_UpdateContext(uint8_t *pData)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
	memoryContext.firmwareVersion = pData[2];
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	789a      	ldrb	r2, [r3, #2]
 800043c:	4b05      	ldr	r3, [pc, #20]	@ (8000454 <MEM_UpdateContext+0x24>)
 800043e:	705a      	strb	r2, [r3, #1]
	memoryContext.packetSize = pData[3];
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	78da      	ldrb	r2, [r3, #3]
 8000444:	4b03      	ldr	r3, [pc, #12]	@ (8000454 <MEM_UpdateContext+0x24>)
 8000446:	701a      	strb	r2, [r3, #0]
	return true;
 8000448:	2301      	movs	r3, #1
}
 800044a:	4618      	mov	r0, r3
 800044c:	370c      	adds	r7, #12
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr
 8000454:	20000078 	.word	0x20000078

08000458 <MEM_FindFreeSpace>:

bool MEM_FindFreeSpace(uint32_t start_address)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b086      	sub	sp, #24
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	bool stop = false;
 8000460:	2300      	movs	r3, #0
 8000462:	75fb      	strb	r3, [r7, #23]
	uint8_t pData[MX25L4_FORWARD_CHECK];

	MX25L4_ReadData(pData, MX25L4_FORWARD_CHECK, start_address);
 8000464:	f107 0308 	add.w	r3, r7, #8
 8000468:	687a      	ldr	r2, [r7, #4]
 800046a:	2108      	movs	r1, #8
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ff02 	bl	8000276 <MX25L4_ReadData>
	if (!MEM_IsHeader(pData))
 8000472:	f107 0308 	add.w	r3, r7, #8
 8000476:	4618      	mov	r0, r3
 8000478:	f000 f872 	bl	8000560 <MEM_IsHeader>
 800047c:	4603      	mov	r3, r0
 800047e:	f083 0301 	eor.w	r3, r3, #1
 8000482:	b2db      	uxtb	r3, r3
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MEM_FindFreeSpace+0x34>
	{
		return false;
 8000488:	2300      	movs	r3, #0
 800048a:	e042      	b.n	8000512 <MEM_FindFreeSpace+0xba>
	}

	MEM_UpdateContext(pData); // Aggiorniamo il contesto della memoria
 800048c:	f107 0308 	add.w	r3, r7, #8
 8000490:	4618      	mov	r0, r3
 8000492:	f7ff ffcd 	bl	8000430 <MEM_UpdateContext>

	uint32_t addr = start_address + MX25L4_HEADER_BYTE_NUM; // partiamo a leggere dal primo blocco libero
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	3304      	adds	r3, #4
 800049a:	613b      	str	r3, [r7, #16]

	// Ciclo di scan della memoria
	while (!stop)
 800049c:	e032      	b.n	8000504 <MEM_FindFreeSpace+0xac>
	{
		MX25L4_ReadData(pData, MX25L4_FORWARD_CHECK, addr);
 800049e:	f107 0308 	add.w	r3, r7, #8
 80004a2:	693a      	ldr	r2, [r7, #16]
 80004a4:	2108      	movs	r1, #8
 80004a6:	4618      	mov	r0, r3
 80004a8:	f7ff fee5 	bl	8000276 <MX25L4_ReadData>

		if (MEM_IsHeader(pData)) // Se vero -> Aggiorniamo il contesto della memoria
 80004ac:	f107 0308 	add.w	r3, r7, #8
 80004b0:	4618      	mov	r0, r3
 80004b2:	f000 f855 	bl	8000560 <MEM_IsHeader>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d005      	beq.n	80004c8 <MEM_FindFreeSpace+0x70>
		{
			MEM_UpdateContext(pData);
 80004bc:	f107 0308 	add.w	r3, r7, #8
 80004c0:	4618      	mov	r0, r3
 80004c2:	f7ff ffb5 	bl	8000430 <MEM_UpdateContext>
 80004c6:	e017      	b.n	80004f8 <MEM_FindFreeSpace+0xa0>
		}
		else if (MEM_IsFree(pData, MX25L4_FORWARD_CHECK)) // se vero -> ci fermiamo e aggiorniamo il contesto
 80004c8:	f107 0308 	add.w	r3, r7, #8
 80004cc:	2108      	movs	r1, #8
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 f86f 	bl	80005b2 <MEM_IsFree>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d00e      	beq.n	80004f8 <MEM_FindFreeSpace+0xa0>
		{
			if (memoryContext.firmwareVersion != MX25L4_FIRMWARE_VERSION) // se vero -> scriviamo l'header della nuova versione
 80004da:	4b10      	ldr	r3, [pc, #64]	@ (800051c <MEM_FindFreeSpace+0xc4>)
 80004dc:	785b      	ldrb	r3, [r3, #1]
 80004de:	2b03      	cmp	r3, #3
 80004e0:	d005      	beq.n	80004ee <MEM_FindFreeSpace+0x96>
			{
				MEM_WriteHeader(addr);
 80004e2:	6938      	ldr	r0, [r7, #16]
 80004e4:	f000 f81c 	bl	8000520 <MEM_WriteHeader>
				addr += MX25L4_HEADER_BYTE_NUM;
 80004e8:	693b      	ldr	r3, [r7, #16]
 80004ea:	3304      	adds	r3, #4
 80004ec:	613b      	str	r3, [r7, #16]
			}
			memoryContext.addrFreeSpace = addr;
 80004ee:	4a0b      	ldr	r2, [pc, #44]	@ (800051c <MEM_FindFreeSpace+0xc4>)
 80004f0:	693b      	ldr	r3, [r7, #16]
 80004f2:	6053      	str	r3, [r2, #4]
			stop = true;
 80004f4:	2301      	movs	r3, #1
 80004f6:	75fb      	strb	r3, [r7, #23]
		}

		addr += memoryContext.packetSize; // Continuiamo ad avanzare
 80004f8:	4b08      	ldr	r3, [pc, #32]	@ (800051c <MEM_FindFreeSpace+0xc4>)
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	461a      	mov	r2, r3
 80004fe:	693b      	ldr	r3, [r7, #16]
 8000500:	4413      	add	r3, r2
 8000502:	613b      	str	r3, [r7, #16]
	while (!stop)
 8000504:	7dfb      	ldrb	r3, [r7, #23]
 8000506:	f083 0301 	eor.w	r3, r3, #1
 800050a:	b2db      	uxtb	r3, r3
 800050c:	2b00      	cmp	r3, #0
 800050e:	d1c6      	bne.n	800049e <MEM_FindFreeSpace+0x46>
	}

	return true;
 8000510:	2301      	movs	r3, #1
}
 8000512:	4618      	mov	r0, r3
 8000514:	3718      	adds	r7, #24
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000078 	.word	0x20000078

08000520 <MEM_WriteHeader>:

bool MEM_WriteHeader(uint32_t addr)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
	bool isOK = true;
 8000528:	2301      	movs	r3, #1
 800052a:	73fb      	strb	r3, [r7, #15]
	uint8_t pData[MX25L4_HEADER_BYTE_NUM] =
 800052c:	4b0b      	ldr	r3, [pc, #44]	@ (800055c <MEM_WriteHeader+0x3c>)
 800052e:	60bb      	str	r3, [r7, #8]
	{ MX25L4_HEADER_BYTE_0, MX25L4_HEADER_BYTE_1, MX25L4_FIRMWARE_VERSION, MX25L4_PACKET_SIZE };

	isOK &= MEM_Write(pData, MX25L4_HEADER_BYTE_NUM, addr);
 8000530:	f107 0308 	add.w	r3, r7, #8
 8000534:	687a      	ldr	r2, [r7, #4]
 8000536:	2104      	movs	r1, #4
 8000538:	4618      	mov	r0, r3
 800053a:	f000 f858 	bl	80005ee <MEM_Write>
 800053e:	4603      	mov	r3, r0
 8000540:	461a      	mov	r2, r3
 8000542:	7bfb      	ldrb	r3, [r7, #15]
 8000544:	4013      	ands	r3, r2
 8000546:	2b00      	cmp	r3, #0
 8000548:	bf14      	ite	ne
 800054a:	2301      	movne	r3, #1
 800054c:	2300      	moveq	r3, #0
 800054e:	73fb      	strb	r3, [r7, #15]
	return isOK;
 8000550:	7bfb      	ldrb	r3, [r7, #15]
}
 8000552:	4618      	mov	r0, r3
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	0a0355ff 	.word	0x0a0355ff

08000560 <MEM_IsHeader>:

bool MEM_IsHeader(uint8_t *pData)
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	bool isOK = true;
 8000568:	2301      	movs	r3, #1
 800056a:	73fb      	strb	r3, [r7, #15]
	isOK &= pData[0] == MX25L4_HEADER_BYTE_0;
 800056c:	7bfb      	ldrb	r3, [r7, #15]
 800056e:	687a      	ldr	r2, [r7, #4]
 8000570:	7812      	ldrb	r2, [r2, #0]
 8000572:	2aff      	cmp	r2, #255	@ 0xff
 8000574:	bf0c      	ite	eq
 8000576:	2201      	moveq	r2, #1
 8000578:	2200      	movne	r2, #0
 800057a:	b2d2      	uxtb	r2, r2
 800057c:	4013      	ands	r3, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	bf14      	ite	ne
 8000582:	2301      	movne	r3, #1
 8000584:	2300      	moveq	r3, #0
 8000586:	73fb      	strb	r3, [r7, #15]
	isOK &= pData[1] == MX25L4_HEADER_BYTE_1;
 8000588:	7bfb      	ldrb	r3, [r7, #15]
 800058a:	687a      	ldr	r2, [r7, #4]
 800058c:	3201      	adds	r2, #1
 800058e:	7812      	ldrb	r2, [r2, #0]
 8000590:	2a55      	cmp	r2, #85	@ 0x55
 8000592:	bf0c      	ite	eq
 8000594:	2201      	moveq	r2, #1
 8000596:	2200      	movne	r2, #0
 8000598:	b2d2      	uxtb	r2, r2
 800059a:	4013      	ands	r3, r2
 800059c:	2b00      	cmp	r3, #0
 800059e:	bf14      	ite	ne
 80005a0:	2301      	movne	r3, #1
 80005a2:	2300      	moveq	r3, #0
 80005a4:	73fb      	strb	r3, [r7, #15]
//	isOK &= (pData[2] == (memoryContext.firmwareVersion + 1)); 	// Versioni del firmware consecutive TODO da chiedere
//	isOK &= ((pData[3] % 2) == 0); 								// Dimensioni del pacchetto "pari" TODO da chiedere
	return isOK;
 80005a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr

080005b2 <MEM_IsFree>:

bool MEM_IsFree(uint8_t *pData, uint8_t size)
{
 80005b2:	b480      	push	{r7}
 80005b4:	b085      	sub	sp, #20
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
 80005ba:	460b      	mov	r3, r1
 80005bc:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 0; i < size; i++)
 80005be:	2300      	movs	r3, #0
 80005c0:	73fb      	strb	r3, [r7, #15]
 80005c2:	e00a      	b.n	80005da <MEM_IsFree+0x28>
	{
		if ((pData[i] & 0xFF) != 0xFF)
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	4413      	add	r3, r2
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2bff      	cmp	r3, #255	@ 0xff
 80005ce:	d001      	beq.n	80005d4 <MEM_IsFree+0x22>
		{
			return false;
 80005d0:	2300      	movs	r3, #0
 80005d2:	e007      	b.n	80005e4 <MEM_IsFree+0x32>
	for (uint8_t i = 0; i < size; i++)
 80005d4:	7bfb      	ldrb	r3, [r7, #15]
 80005d6:	3301      	adds	r3, #1
 80005d8:	73fb      	strb	r3, [r7, #15]
 80005da:	7bfa      	ldrb	r2, [r7, #15]
 80005dc:	78fb      	ldrb	r3, [r7, #3]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d3f0      	bcc.n	80005c4 <MEM_IsFree+0x12>
		}
	}
	return true;
 80005e2:	2301      	movs	r3, #1
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3714      	adds	r7, #20
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr

080005ee <MEM_Write>:

bool MEM_Write(uint8_t *pData, uint16_t size, uint32_t addr)
{
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b088      	sub	sp, #32
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	60f8      	str	r0, [r7, #12]
 80005f6:	460b      	mov	r3, r1
 80005f8:	607a      	str	r2, [r7, #4]
 80005fa:	817b      	strh	r3, [r7, #10]
	bool isOK = true;
 80005fc:	2301      	movs	r3, #1
 80005fe:	77bb      	strb	r3, [r7, #30]

	uint8_t cmdWREN = MX25L4_CMD_WREN;
 8000600:	2306      	movs	r3, #6
 8000602:	74fb      	strb	r3, [r7, #19]
	uint8_t payLoad = 1 + 3; // payLoad per inviare il comando: CMD + ADD1 + ADD2 + ADD3
 8000604:	2304      	movs	r3, #4
 8000606:	777b      	strb	r3, [r7, #29]
	// Creo un'area di memoria continua (comando + indirizzo + dati) in modo tale da
	uint8_t *cmdWRITE = malloc((size_t) (payLoad + MX25L4_MIN(size, MX25L4_MEM_PAGE))); // TODO da chiedere se va bene
 8000608:	7f7b      	ldrb	r3, [r7, #29]
 800060a:	897a      	ldrh	r2, [r7, #10]
 800060c:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8000610:	bf28      	it	cs
 8000612:	f44f 7280 	movcs.w	r2, #256	@ 0x100
 8000616:	b292      	uxth	r2, r2
 8000618:	4413      	add	r3, r2
 800061a:	4618      	mov	r0, r3
 800061c:	f002 ffae 	bl	800357c <malloc>
 8000620:	4603      	mov	r3, r0
 8000622:	61bb      	str	r3, [r7, #24]

	// verifica se si è riusciti ad allocare la memoria
	if (cmdWRITE == NULL)
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d101      	bne.n	800062e <MEM_Write+0x40>
	{
		return false;
 800062a:	2300      	movs	r3, #0
 800062c:	e059      	b.n	80006e2 <MEM_Write+0xf4>
	}

	uint16_t byteLiberi = 0;	// Numero di byte liberi per la pagina attuale
 800062e:	2300      	movs	r3, #0
 8000630:	82fb      	strh	r3, [r7, #22]
	uint16_t daScrivere = 0; 	// dati da scrivere attraverso uno comando
 8000632:	2300      	movs	r3, #0
 8000634:	82bb      	strh	r3, [r7, #20]
	bool stop = false; 			// Indica se si deve concludere il ciclo while
 8000636:	2300      	movs	r3, #0
 8000638:	77fb      	strb	r3, [r7, #31]

	cmdWRITE[0] = MX25L4_CMD_PP;
 800063a:	69bb      	ldr	r3, [r7, #24]
 800063c:	2202      	movs	r2, #2
 800063e:	701a      	strb	r2, [r3, #0]

	while (!stop)
 8000640:	e048      	b.n	80006d4 <MEM_Write+0xe6>
	{

		byteLiberi = MX25L4_MEM_PAGE - MX25L4_BYTE0(addr);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	b29b      	uxth	r3, r3
 8000646:	b2db      	uxtb	r3, r3
 8000648:	b29b      	uxth	r3, r3
 800064a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800064e:	82fb      	strh	r3, [r7, #22]
		// Scrivo solo i dati che ci stanno nella pagina oppure quelli che devo scrivere
		daScrivere = MX25L4_MIN(byteLiberi, size);
 8000650:	8afa      	ldrh	r2, [r7, #22]
 8000652:	897b      	ldrh	r3, [r7, #10]
 8000654:	4293      	cmp	r3, r2
 8000656:	bf28      	it	cs
 8000658:	4613      	movcs	r3, r2
 800065a:	82bb      	strh	r3, [r7, #20]

		// scrittura degli indirizzi nel comando
		cmdWRITE[1] = MX25L4_BYTE2(addr);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	0c1a      	lsrs	r2, r3, #16
 8000660:	69bb      	ldr	r3, [r7, #24]
 8000662:	3301      	adds	r3, #1
 8000664:	b2d2      	uxtb	r2, r2
 8000666:	701a      	strb	r2, [r3, #0]
		cmdWRITE[2] = MX25L4_BYTE1(addr);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	0a1a      	lsrs	r2, r3, #8
 800066c:	69bb      	ldr	r3, [r7, #24]
 800066e:	3302      	adds	r3, #2
 8000670:	b2d2      	uxtb	r2, r2
 8000672:	701a      	strb	r2, [r3, #0]
		cmdWRITE[3] = MX25L4_BYTE0(addr);
 8000674:	69bb      	ldr	r3, [r7, #24]
 8000676:	3303      	adds	r3, #3
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	b2d2      	uxtb	r2, r2
 800067c:	701a      	strb	r2, [r3, #0]

		// copia dei dati in memoria (dopo il payload)
		memcpy(cmdWRITE + payLoad, pData, daScrivere);
 800067e:	7f7b      	ldrb	r3, [r7, #29]
 8000680:	69ba      	ldr	r2, [r7, #24]
 8000682:	4413      	add	r3, r2
 8000684:	8aba      	ldrh	r2, [r7, #20]
 8000686:	68f9      	ldr	r1, [r7, #12]
 8000688:	4618      	mov	r0, r3
 800068a:	f003 f871 	bl	8003770 <memcpy>

		// Abilitazione della scrittura
		MEM_SendCMD(&cmdWREN, 1, MX25L4_MAX_CMD_TIME);
 800068e:	f107 0313 	add.w	r3, r7, #19
 8000692:	2264      	movs	r2, #100	@ 0x64
 8000694:	2101      	movs	r1, #1
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff fea8 	bl	80003ec <MEM_SendCMD>

		// Esecuzione scrittura
		MEM_SendCMD(cmdWRITE, daScrivere + payLoad, MX25L4_MAX_RW_TIME);
 800069c:	7f7b      	ldrb	r3, [r7, #29]
 800069e:	b29a      	uxth	r2, r3
 80006a0:	8abb      	ldrh	r3, [r7, #20]
 80006a2:	4413      	add	r3, r2
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80006aa:	4619      	mov	r1, r3
 80006ac:	69b8      	ldr	r0, [r7, #24]
 80006ae:	f7ff fe9d 	bl	80003ec <MEM_SendCMD>

		// Operazioni finali
		pData += daScrivere; 	// Sposto il puntatore dei dati su quelli non ancora letti
 80006b2:	8abb      	ldrh	r3, [r7, #20]
 80006b4:	68fa      	ldr	r2, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
		addr += daScrivere;		// Sposto l'indirizzo di memoria su cui scrivere
 80006ba:	8abb      	ldrh	r3, [r7, #20]
 80006bc:	687a      	ldr	r2, [r7, #4]
 80006be:	4413      	add	r3, r2
 80006c0:	607b      	str	r3, [r7, #4]
		size -= daScrivere;		// Riduco il numero di dati da scrivere
 80006c2:	897a      	ldrh	r2, [r7, #10]
 80006c4:	8abb      	ldrh	r3, [r7, #20]
 80006c6:	1ad3      	subs	r3, r2, r3
 80006c8:	817b      	strh	r3, [r7, #10]
		if (size == 0) 			// se abbiamo finito di scrivere mi fermo
 80006ca:	897b      	ldrh	r3, [r7, #10]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <MEM_Write+0xe6>
		{
			stop = true;
 80006d0:	2301      	movs	r3, #1
 80006d2:	77fb      	strb	r3, [r7, #31]
	while (!stop)
 80006d4:	7ffb      	ldrb	r3, [r7, #31]
 80006d6:	f083 0301 	eor.w	r3, r3, #1
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d1b0      	bne.n	8000642 <MEM_Write+0x54>
		}
	}

	return isOK;
 80006e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3720      	adds	r7, #32
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80006ea:	b480      	push	{r7}
 80006ec:	b085      	sub	sp, #20
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80006f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80006f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80006f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4313      	orrs	r3, r2
 8000700:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000702:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000706:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4013      	ands	r3, r2
 800070c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800070e:	68fb      	ldr	r3, [r7, #12]
}
 8000710:	bf00      	nop
 8000712:	3714      	adds	r7, #20
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr
	...

0800071c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000722:	f000 fa09 	bl	8000b38 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000726:	f000 f83d 	bl	80007a4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800072a:	f000 f8cb 	bl	80008c4 <MX_GPIO_Init>
	MX_SPI1_Init();
 800072e:	f000 f88b 	bl	8000848 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	MX25L4_Init();
 8000732:	f7ff fd21 	bl	8000178 <MX25L4_Init>

	MX25L4_ReadData(readData, 100, 1170);
 8000736:	f240 4292 	movw	r2, #1170	@ 0x492
 800073a:	2164      	movs	r1, #100	@ 0x64
 800073c:	4817      	ldr	r0, [pc, #92]	@ (800079c <main+0x80>)
 800073e:	f7ff fd9a 	bl	8000276 <MX25L4_ReadData>

	uint32_t addr;
	pData[0] = 0xBB;
 8000742:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <main+0x84>)
 8000744:	22bb      	movs	r2, #187	@ 0xbb
 8000746:	701a      	strb	r2, [r3, #0]
	pData[1] = 0xBB;
 8000748:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <main+0x84>)
 800074a:	22bb      	movs	r2, #187	@ 0xbb
 800074c:	705a      	strb	r2, [r3, #1]
	pData[2] = 0xBB;
 800074e:	4b14      	ldr	r3, [pc, #80]	@ (80007a0 <main+0x84>)
 8000750:	22bb      	movs	r2, #187	@ 0xbb
 8000752:	709a      	strb	r2, [r3, #2]
	pData[3] = 0xBB;
 8000754:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <main+0x84>)
 8000756:	22bb      	movs	r2, #187	@ 0xbb
 8000758:	70da      	strb	r2, [r3, #3]
	pData[4] = 0xBB;
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <main+0x84>)
 800075c:	22bb      	movs	r2, #187	@ 0xbb
 800075e:	711a      	strb	r2, [r3, #4]
	pData[5] = 0x00;
 8000760:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <main+0x84>)
 8000762:	2200      	movs	r2, #0
 8000764:	715a      	strb	r2, [r3, #5]
	pData[6] = 0x00;
 8000766:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <main+0x84>)
 8000768:	2200      	movs	r2, #0
 800076a:	719a      	strb	r2, [r3, #6]
	pData[7] = 0x00;
 800076c:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <main+0x84>)
 800076e:	2200      	movs	r2, #0
 8000770:	71da      	strb	r2, [r3, #7]
	pData[8] = 0x00;
 8000772:	4b0b      	ldr	r3, [pc, #44]	@ (80007a0 <main+0x84>)
 8000774:	2200      	movs	r2, #0
 8000776:	721a      	strb	r2, [r3, #8]
	pData[9] = 0x00;
 8000778:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <main+0x84>)
 800077a:	2200      	movs	r2, #0
 800077c:	725a      	strb	r2, [r3, #9]

	// Test - scrivo 5 dati
	MX25L4_WriteData(pData, 5, &addr);
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	461a      	mov	r2, r3
 8000782:	2105      	movs	r1, #5
 8000784:	4806      	ldr	r0, [pc, #24]	@ (80007a0 <main+0x84>)
 8000786:	f7ff fdb3 	bl	80002f0 <MX25L4_WriteData>

	MX25L4_ReadData(readData, 100, addr-50);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	3b32      	subs	r3, #50	@ 0x32
 800078e:	461a      	mov	r2, r3
 8000790:	2164      	movs	r1, #100	@ 0x64
 8000792:	4802      	ldr	r0, [pc, #8]	@ (800079c <main+0x80>)
 8000794:	f7ff fd6f 	bl	8000276 <MX25L4_ReadData>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000798:	bf00      	nop
 800079a:	e7fd      	b.n	8000798 <main+0x7c>
 800079c:	200000f0 	.word	0x200000f0
 80007a0:	200000e4 	.word	0x200000e4

080007a4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b09a      	sub	sp, #104	@ 0x68
 80007a8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80007aa:	f107 0320 	add.w	r3, r7, #32
 80007ae:	2248      	movs	r2, #72	@ 0x48
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f002 ff98 	bl	80036e8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	60da      	str	r2, [r3, #12]
 80007c4:	611a      	str	r2, [r3, #16]
 80007c6:	615a      	str	r2, [r3, #20]
 80007c8:	619a      	str	r2, [r3, #24]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000844 <SystemClock_Config+0xa0>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007d2:	4a1c      	ldr	r2, [pc, #112]	@ (8000844 <SystemClock_Config+0xa0>)
 80007d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007d8:	6013      	str	r3, [r2, #0]
 80007da:	4b1a      	ldr	r3, [pc, #104]	@ (8000844 <SystemClock_Config+0xa0>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007e6:	2320      	movs	r3, #32
 80007e8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007ea:	2301      	movs	r3, #1
 80007ec:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80007ee:	2300      	movs	r3, #0
 80007f0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007f2:	2360      	movs	r3, #96	@ 0x60
 80007f4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007f6:	2300      	movs	r3, #0
 80007f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fa:	f107 0320 	add.w	r3, r7, #32
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 ff26 	bl	8001650 <HAL_RCC_OscConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0x6a>
	{
		Error_Handler();
 800080a:	f000 f883 	bl	8000914 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3 | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 800080e:	234f      	movs	r3, #79	@ 0x4f
 8000810:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000812:	2300      	movs	r3, #0
 8000814:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000822:	2300      	movs	r3, #0
 8000824:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f001 fa92 	bl	8001d54 <HAL_RCC_ClockConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x96>
	{
		Error_Handler();
 8000836:	f000 f86d 	bl	8000914 <Error_Handler>
	}
}
 800083a:	bf00      	nop
 800083c:	3768      	adds	r7, #104	@ 0x68
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	58000400 	.word	0x58000400

08000848 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 800084c:	4b1b      	ldr	r3, [pc, #108]	@ (80008bc <MX_SPI1_Init+0x74>)
 800084e:	4a1c      	ldr	r2, [pc, #112]	@ (80008c0 <MX_SPI1_Init+0x78>)
 8000850:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000852:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <MX_SPI1_Init+0x74>)
 8000854:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000858:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800085a:	4b18      	ldr	r3, [pc, #96]	@ (80008bc <MX_SPI1_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000860:	4b16      	ldr	r3, [pc, #88]	@ (80008bc <MX_SPI1_Init+0x74>)
 8000862:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000866:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000868:	4b14      	ldr	r3, [pc, #80]	@ (80008bc <MX_SPI1_Init+0x74>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800086e:	4b13      	ldr	r3, [pc, #76]	@ (80008bc <MX_SPI1_Init+0x74>)
 8000870:	2200      	movs	r2, #0
 8000872:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000874:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <MX_SPI1_Init+0x74>)
 8000876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800087a:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800087c:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <MX_SPI1_Init+0x74>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000882:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <MX_SPI1_Init+0x74>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000888:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <MX_SPI1_Init+0x74>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800088e:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <MX_SPI1_Init+0x74>)
 8000890:	2200      	movs	r2, #0
 8000892:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000894:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <MX_SPI1_Init+0x74>)
 8000896:	2207      	movs	r2, #7
 8000898:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <MX_SPI1_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <MX_SPI1_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008a6:	4805      	ldr	r0, [pc, #20]	@ (80008bc <MX_SPI1_Init+0x74>)
 80008a8:	f001 fcfc 	bl	80022a4 <HAL_SPI_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_SPI1_Init+0x6e>
	{
		Error_Handler();
 80008b2:	f000 f82f 	bl	8000914 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000080 	.word	0x20000080
 80008c0:	40013000 	.word	0x40013000

080008c4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b086      	sub	sp, #24
 80008c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008d8:	2001      	movs	r0, #1
 80008da:	f7ff ff06 	bl	80006ea <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80008de:	2002      	movs	r0, #2
 80008e0:	f7ff ff03 	bl	80006ea <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, HOLD_FLASH_Pin | CS_FLASH_Pin, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	21a0      	movs	r1, #160	@ 0xa0
 80008e8:	4809      	ldr	r0, [pc, #36]	@ (8000910 <MX_GPIO_Init+0x4c>)
 80008ea:	f000 fbdd 	bl	80010a8 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : HOLD_FLASH_Pin CS_FLASH_Pin */
	GPIO_InitStruct.Pin = HOLD_FLASH_Pin | CS_FLASH_Pin;
 80008ee:	23a0      	movs	r3, #160	@ 0xa0
 80008f0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4619      	mov	r1, r3
 8000902:	4803      	ldr	r0, [pc, #12]	@ (8000910 <MX_GPIO_Init+0x4c>)
 8000904:	f000 fa70 	bl	8000de8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000908:	bf00      	nop
 800090a:	3718      	adds	r7, #24
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	48000400 	.word	0x48000400

08000914 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000918:	b672      	cpsid	i
}
 800091a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <Error_Handler+0x8>

08000920 <LL_AHB2_GRP1_EnableClock>:
{
 8000920:	b480      	push	{r7}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800092c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800092e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4313      	orrs	r3, r2
 8000936:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800093c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4013      	ands	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000944:	68fb      	ldr	r3, [r7, #12]
}
 8000946:	bf00      	nop
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800095c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800095e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4313      	orrs	r3, r2
 8000966:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800096c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4013      	ands	r3, r2
 8000972:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000974:	68fb      	ldr	r3, [r7, #12]
}
 8000976:	bf00      	nop
 8000978:	3714      	adds	r7, #20
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr

0800098c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a18      	ldr	r2, [pc, #96]	@ (8000a0c <HAL_SPI_MspInit+0x80>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d12a      	bne.n	8000a04 <HAL_SPI_MspInit+0x78>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009ae:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80009b2:	f7ff ffcd 	bl	8000950 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b6:	2001      	movs	r0, #1
 80009b8:	f7ff ffb2 	bl	8000920 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009bc:	2002      	movs	r0, #2
 80009be:	f7ff ffaf 	bl	8000920 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 80009c2:	2382      	movs	r3, #130	@ 0x82
 80009c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c6:	2302      	movs	r3, #2
 80009c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009d2:	2305      	movs	r3, #5
 80009d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d6:	f107 030c 	add.w	r3, r7, #12
 80009da:	4619      	mov	r1, r3
 80009dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e0:	f000 fa02 	bl	8000de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80009e4:	2310      	movs	r3, #16
 80009e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e8:	2302      	movs	r3, #2
 80009ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009f4:	2305      	movs	r3, #5
 80009f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	4619      	mov	r1, r3
 80009fe:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <HAL_SPI_MspInit+0x84>)
 8000a00:	f000 f9f2 	bl	8000de8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a04:	bf00      	nop
 8000a06:	3720      	adds	r7, #32
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40013000 	.word	0x40013000
 8000a10:	48000400 	.word	0x48000400

08000a14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <NMI_Handler+0x4>

08000a1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <HardFault_Handler+0x4>

08000a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <MemManage_Handler+0x4>

08000a2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <BusFault_Handler+0x4>

08000a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <UsageFault_Handler+0x4>

08000a3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr

08000a48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr

08000a54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr

08000a60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a64:	f000 f8c2 	bl	8000bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a74:	4a14      	ldr	r2, [pc, #80]	@ (8000ac8 <_sbrk+0x5c>)
 8000a76:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <_sbrk+0x60>)
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a80:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <_sbrk+0x64>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d102      	bne.n	8000a8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a88:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <_sbrk+0x64>)
 8000a8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ad4 <_sbrk+0x68>)
 8000a8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ad0 <_sbrk+0x64>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d207      	bcs.n	8000aac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a9c:	f002 fe3c 	bl	8003718 <__errno>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aa6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000aaa:	e009      	b.n	8000ac0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aac:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ab2:	4b07      	ldr	r3, [pc, #28]	@ (8000ad0 <_sbrk+0x64>)
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4413      	add	r3, r2
 8000aba:	4a05      	ldr	r2, [pc, #20]	@ (8000ad0 <_sbrk+0x64>)
 8000abc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000abe:	68fb      	ldr	r3, [r7, #12]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20010000 	.word	0x20010000
 8000acc:	00000400 	.word	0x00000400
 8000ad0:	200002e4 	.word	0x200002e4
 8000ad4:	20000438 	.word	0x20000438

08000ad8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr

08000ae4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ae4:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ae6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ae8:	f7ff fff6 	bl	8000ad8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aec:	480c      	ldr	r0, [pc, #48]	@ (8000b20 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aee:	490d      	ldr	r1, [pc, #52]	@ (8000b24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000af0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b28 <LoopForever+0xe>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af4:	e002      	b.n	8000afc <LoopCopyDataInit>

08000af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afa:	3304      	adds	r3, #4

08000afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b00:	d3f9      	bcc.n	8000af6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b02:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b04:	4c0a      	ldr	r4, [pc, #40]	@ (8000b30 <LoopForever+0x16>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b08:	e001      	b.n	8000b0e <LoopFillZerobss>

08000b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b0c:	3204      	adds	r2, #4

08000b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b10:	d3fb      	bcc.n	8000b0a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b12:	f002 fe07 	bl	8003724 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b16:	f7ff fe01 	bl	800071c <main>

08000b1a <LoopForever>:

LoopForever:
    b LoopForever
 8000b1a:	e7fe      	b.n	8000b1a <LoopForever>
  ldr   r0, =_estack
 8000b1c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b24:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b28:	08003848 	.word	0x08003848
  ldr r2, =_sbss
 8000b2c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b30:	20000434 	.word	0x20000434

08000b34 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b34:	e7fe      	b.n	8000b34 <ADC_IRQHandler>
	...

08000b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b42:	2003      	movs	r0, #3
 8000b44:	f000 f91e 	bl	8000d84 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000b48:	f001 fae6 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	4a09      	ldr	r2, [pc, #36]	@ (8000b74 <HAL_Init+0x3c>)
 8000b50:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b52:	200f      	movs	r0, #15
 8000b54:	f000 f810 	bl	8000b78 <HAL_InitTick>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d002      	beq.n	8000b64 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	71fb      	strb	r3, [r7, #7]
 8000b62:	e001      	b.n	8000b68 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b64:	f7ff ff0c 	bl	8000980 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b68:	79fb      	ldrb	r3, [r7, #7]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000000 	.word	0x20000000

08000b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b80:	2300      	movs	r3, #0
 8000b82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b84:	4b17      	ldr	r3, [pc, #92]	@ (8000be4 <HAL_InitTick+0x6c>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d024      	beq.n	8000bd6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b8c:	f001 fac4 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8000b90:	4602      	mov	r2, r0
 8000b92:	4b14      	ldr	r3, [pc, #80]	@ (8000be4 <HAL_InitTick+0x6c>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	4619      	mov	r1, r3
 8000b98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b9c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 f912 	bl	8000dce <HAL_SYSTICK_Config>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d10f      	bne.n	8000bd0 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b0f      	cmp	r3, #15
 8000bb4:	d809      	bhi.n	8000bca <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	6879      	ldr	r1, [r7, #4]
 8000bba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bbe:	f000 f8ec 	bl	8000d9a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bc2:	4a09      	ldr	r2, [pc, #36]	@ (8000be8 <HAL_InitTick+0x70>)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	6013      	str	r3, [r2, #0]
 8000bc8:	e007      	b.n	8000bda <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	73fb      	strb	r3, [r7, #15]
 8000bce:	e004      	b.n	8000bda <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	73fb      	strb	r3, [r7, #15]
 8000bd4:	e001      	b.n	8000bda <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000008 	.word	0x20000008
 8000be8:	20000004 	.word	0x20000004

08000bec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bf0:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <HAL_IncTick+0x1c>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <HAL_IncTick+0x20>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	4a03      	ldr	r2, [pc, #12]	@ (8000c0c <HAL_IncTick+0x20>)
 8000bfe:	6013      	str	r3, [r2, #0]
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	200002e8 	.word	0x200002e8

08000c10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return uwTick;
 8000c14:	4b02      	ldr	r3, [pc, #8]	@ (8000c20 <HAL_GetTick+0x10>)
 8000c16:	681b      	ldr	r3, [r3, #0]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	200002e8 	.word	0x200002e8

08000c24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c34:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3a:	68ba      	ldr	r2, [r7, #8]
 8000c3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c40:	4013      	ands	r3, r2
 8000c42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c56:	4a04      	ldr	r2, [pc, #16]	@ (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	60d3      	str	r3, [r2, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	3714      	adds	r7, #20
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c70:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <__NVIC_GetPriorityGrouping+0x18>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	0a1b      	lsrs	r3, r3, #8
 8000c76:	f003 0307 	and.w	r3, r3, #7
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc80      	pop	{r7}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	db0a      	blt.n	8000cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	490c      	ldr	r1, [pc, #48]	@ (8000cd4 <__NVIC_SetPriority+0x4c>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	0112      	lsls	r2, r2, #4
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	440b      	add	r3, r1
 8000cac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb0:	e00a      	b.n	8000cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4908      	ldr	r1, [pc, #32]	@ (8000cd8 <__NVIC_SetPriority+0x50>)
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	3b04      	subs	r3, #4
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	761a      	strb	r2, [r3, #24]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000e100 	.word	0xe000e100
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b089      	sub	sp, #36	@ 0x24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	f1c3 0307 	rsb	r3, r3, #7
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	bf28      	it	cs
 8000cfa:	2304      	movcs	r3, #4
 8000cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3304      	adds	r3, #4
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	d902      	bls.n	8000d0c <NVIC_EncodePriority+0x30>
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3b03      	subs	r3, #3
 8000d0a:	e000      	b.n	8000d0e <NVIC_EncodePriority+0x32>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	43d9      	mvns	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	4313      	orrs	r3, r2
         );
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3724      	adds	r7, #36	@ 0x24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr

08000d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d50:	d301      	bcc.n	8000d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d52:	2301      	movs	r3, #1
 8000d54:	e00f      	b.n	8000d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d56:	4a0a      	ldr	r2, [pc, #40]	@ (8000d80 <SysTick_Config+0x40>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d5e:	210f      	movs	r1, #15
 8000d60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d64:	f7ff ff90 	bl	8000c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d68:	4b05      	ldr	r3, [pc, #20]	@ (8000d80 <SysTick_Config+0x40>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d6e:	4b04      	ldr	r3, [pc, #16]	@ (8000d80 <SysTick_Config+0x40>)
 8000d70:	2207      	movs	r2, #7
 8000d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	e000e010 	.word	0xe000e010

08000d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff ff49 	bl	8000c24 <__NVIC_SetPriorityGrouping>
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b086      	sub	sp, #24
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	4603      	mov	r3, r0
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
 8000da6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000da8:	f7ff ff60 	bl	8000c6c <__NVIC_GetPriorityGrouping>
 8000dac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	68b9      	ldr	r1, [r7, #8]
 8000db2:	6978      	ldr	r0, [r7, #20]
 8000db4:	f7ff ff92 	bl	8000cdc <NVIC_EncodePriority>
 8000db8:	4602      	mov	r2, r0
 8000dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dbe:	4611      	mov	r1, r2
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff ff61 	bl	8000c88 <__NVIC_SetPriority>
}
 8000dc6:	bf00      	nop
 8000dc8:	3718      	adds	r7, #24
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b082      	sub	sp, #8
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f7ff ffb2 	bl	8000d40 <SysTick_Config>
 8000ddc:	4603      	mov	r3, r0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
	...

08000de8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b087      	sub	sp, #28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000df2:	2300      	movs	r3, #0
 8000df4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df6:	e140      	b.n	800107a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	fa01 f303 	lsl.w	r3, r1, r3
 8000e04:	4013      	ands	r3, r2
 8000e06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f000 8132 	beq.w	8001074 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f003 0303 	and.w	r3, r3, #3
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d005      	beq.n	8000e28 <HAL_GPIO_Init+0x40>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f003 0303 	and.w	r3, r3, #3
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d130      	bne.n	8000e8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	2203      	movs	r2, #3
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	68da      	ldr	r2, [r3, #12]
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e5e:	2201      	movs	r2, #1
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	43db      	mvns	r3, r3
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	091b      	lsrs	r3, r3, #4
 8000e74:	f003 0201 	and.w	r2, r3, #1
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f003 0303 	and.w	r3, r3, #3
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d017      	beq.n	8000ec6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	68db      	ldr	r3, [r3, #12]
 8000e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	689a      	ldr	r2, [r3, #8]
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0303 	and.w	r3, r3, #3
 8000ece:	2b02      	cmp	r3, #2
 8000ed0:	d123      	bne.n	8000f1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	08da      	lsrs	r2, r3, #3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	3208      	adds	r2, #8
 8000eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ede:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	f003 0307 	and.w	r3, r3, #7
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	220f      	movs	r2, #15
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	691a      	ldr	r2, [r3, #16]
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	f003 0307 	and.w	r3, r3, #7
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	08da      	lsrs	r2, r3, #3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3208      	adds	r2, #8
 8000f14:	6939      	ldr	r1, [r7, #16]
 8000f16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	2203      	movs	r2, #3
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43db      	mvns	r3, r3
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f003 0203 	and.w	r2, r3, #3
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	f000 808c 	beq.w	8001074 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f5c:	4a4e      	ldr	r2, [pc, #312]	@ (8001098 <HAL_GPIO_Init+0x2b0>)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	089b      	lsrs	r3, r3, #2
 8000f62:	3302      	adds	r3, #2
 8000f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	f003 0303 	and.w	r3, r3, #3
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	2207      	movs	r2, #7
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f86:	d00d      	beq.n	8000fa4 <HAL_GPIO_Init+0x1bc>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a44      	ldr	r2, [pc, #272]	@ (800109c <HAL_GPIO_Init+0x2b4>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d007      	beq.n	8000fa0 <HAL_GPIO_Init+0x1b8>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a43      	ldr	r2, [pc, #268]	@ (80010a0 <HAL_GPIO_Init+0x2b8>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d101      	bne.n	8000f9c <HAL_GPIO_Init+0x1b4>
 8000f98:	2302      	movs	r3, #2
 8000f9a:	e004      	b.n	8000fa6 <HAL_GPIO_Init+0x1be>
 8000f9c:	2307      	movs	r3, #7
 8000f9e:	e002      	b.n	8000fa6 <HAL_GPIO_Init+0x1be>
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e000      	b.n	8000fa6 <HAL_GPIO_Init+0x1be>
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	f002 0203 	and.w	r2, r2, #3
 8000fac:	0092      	lsls	r2, r2, #2
 8000fae:	4093      	lsls	r3, r2
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fb6:	4938      	ldr	r1, [pc, #224]	@ (8001098 <HAL_GPIO_Init+0x2b0>)
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	089b      	lsrs	r3, r3, #2
 8000fbc:	3302      	adds	r3, #2
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fc4:	4b37      	ldr	r3, [pc, #220]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d003      	beq.n	8000fe8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fe8:	4a2e      	ldr	r2, [pc, #184]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000fee:	4b2d      	ldr	r3, [pc, #180]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	43db      	mvns	r3, r3
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	4313      	orrs	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001012:	4a24      	ldr	r2, [pc, #144]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001018:	4b22      	ldr	r3, [pc, #136]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 800101a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800101e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	43db      	mvns	r3, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800103e:	4a19      	ldr	r2, [pc, #100]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 8001048:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800104c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	43db      	mvns	r3, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800106c:	4a0d      	ldr	r2, [pc, #52]	@ (80010a4 <HAL_GPIO_Init+0x2bc>)
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	3301      	adds	r3, #1
 8001078:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	fa22 f303 	lsr.w	r3, r2, r3
 8001084:	2b00      	cmp	r3, #0
 8001086:	f47f aeb7 	bne.w	8000df8 <HAL_GPIO_Init+0x10>
  }
}
 800108a:	bf00      	nop
 800108c:	bf00      	nop
 800108e:	371c      	adds	r7, #28
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	40010000 	.word	0x40010000
 800109c:	48000400 	.word	0x48000400
 80010a0:	48000800 	.word	0x48000800
 80010a4:	58000800 	.word	0x58000800

080010a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	807b      	strh	r3, [r7, #2]
 80010b4:	4613      	mov	r3, r2
 80010b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010b8:	787b      	ldrb	r3, [r7, #1]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010be:	887a      	ldrh	r2, [r7, #2]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010c4:	e002      	b.n	80010cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010c6:	887a      	ldrh	r2, [r7, #2]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bc80      	pop	{r7}
 80010d4:	4770      	bx	lr
	...

080010d8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010dc:	4b04      	ldr	r3, [pc, #16]	@ (80010f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a03      	ldr	r2, [pc, #12]	@ (80010f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80010e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr
 80010f0:	58000400 	.word	0x58000400

080010f4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80010f8:	4b03      	ldr	r3, [pc, #12]	@ (8001108 <HAL_PWREx_GetVoltageRange+0x14>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001100:	4618      	mov	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	58000400 	.word	0x58000400

0800110c <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800111c:	d101      	bne.n	8001122 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800111e:	2301      	movs	r3, #1
 8001120:	e000      	b.n	8001124 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8001122:	2300      	movs	r3, #0
}
 8001124:	4618      	mov	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	58000400 	.word	0x58000400

08001130 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800113e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr

0800114c <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001150:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800115a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800115e:	6013      	str	r3, [r2, #0]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr

08001168 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800116c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001176:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800117a:	d101      	bne.n	8001180 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800117c:	2301      	movs	r3, #1
 800117e:	e000      	b.n	8001182 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr

0800118a <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800118e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800119c:	6013      	str	r3, [r2, #0]
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr

080011a6 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80011aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011b8:	6013      	str	r3, [r2, #0]
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr

080011c2 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80011c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80011d4:	d101      	bne.n	80011da <LL_RCC_HSE_IsReady+0x18>
 80011d6:	2301      	movs	r3, #1
 80011d8:	e000      	b.n	80011dc <LL_RCC_HSE_IsReady+0x1a>
 80011da:	2300      	movs	r3, #0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80011e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800120e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001212:	6013      	str	r3, [r2, #0]
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800122a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800122e:	d101      	bne.n	8001234 <LL_RCC_HSI_IsReady+0x18>
 8001230:	2301      	movs	r3, #1
 8001232:	e000      	b.n	8001236 <LL_RCC_HSI_IsReady+0x1a>
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr

0800123e <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	061b      	lsls	r3, r3, #24
 8001254:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001258:	4313      	orrs	r3, r2
 800125a:	604b      	str	r3, [r1, #4]
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800126a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800126e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	2b02      	cmp	r3, #2
 8001278:	d101      	bne.n	800127e <LL_RCC_LSE_IsReady+0x18>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <LL_RCC_LSE_IsReady+0x1a>
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800128c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001294:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80012ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012b8:	f023 0301 	bic.w	r3, r3, #1
 80012bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80012cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d101      	bne.n	80012e0 <LL_RCC_LSI_IsReady+0x18>
 80012dc:	2301      	movs	r3, #1
 80012de:	e000      	b.n	80012e2 <LL_RCC_LSI_IsReady+0x1a>
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr

080012ea <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80012ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6013      	str	r3, [r2, #0]
}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800130a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001314:	f023 0301 	bic.w	r3, r3, #1
 8001318:	6013      	str	r3, [r2, #0]
}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr

08001322 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0302 	and.w	r3, r3, #2
 8001330:	2b02      	cmp	r3, #2
 8001332:	d101      	bne.n	8001338 <LL_RCC_MSI_IsReady+0x16>
 8001334:	2301      	movs	r3, #1
 8001336:	e000      	b.n	800133a <LL_RCC_MSI_IsReady+0x18>
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr

08001342 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0308 	and.w	r3, r3, #8
 8001350:	2b08      	cmp	r3, #8
 8001352:	d101      	bne.n	8001358 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001354:	2301      	movs	r3, #1
 8001356:	e000      	b.n	800135a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr

08001362 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001362:	b480      	push	{r7}
 8001364:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001366:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001370:	4618      	mov	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800137c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001380:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001384:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	021b      	lsls	r3, r3, #8
 80013a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013aa:	4313      	orrs	r3, r2
 80013ac:	604b      	str	r3, [r1, #4]
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr

080013b8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80013c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f023 0203 	bic.w	r2, r3, #3
 80013ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	608b      	str	r3, [r1, #8]
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr

080013de <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80013e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f003 030c 	and.w	r3, r3, #12
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80013fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001406:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4313      	orrs	r3, r2
 800140e:	608b      	str	r3, [r1, #8]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr

0800141a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001422:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001426:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800142a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800142e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4313      	orrs	r3, r2
 8001436:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800144c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001450:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001454:	f023 020f 	bic.w	r2, r3, #15
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	091b      	lsrs	r3, r3, #4
 800145c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001460:	4313      	orrs	r3, r2
 8001462:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001478:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001482:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4313      	orrs	r3, r2
 800148a:	608b      	str	r3, [r1, #8]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800149e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80014a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	608b      	str	r3, [r1, #8]
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr

080014bc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80014c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80014d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014da:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80014de:	011b      	lsls	r3, r3, #4
 80014e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80014f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014fe:	6013      	str	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr

08001508 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800150c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001516:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800151a:	6013      	str	r3, [r2, #0]
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr

08001524 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001532:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001536:	d101      	bne.n	800153c <LL_RCC_PLL_IsReady+0x18>
 8001538:	2301      	movs	r3, #1
 800153a:	e000      	b.n	800153e <LL_RCC_PLL_IsReady+0x1a>
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr

08001546 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800154a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	0a1b      	lsrs	r3, r3, #8
 8001552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001556:	4618      	mov	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr

0800155e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800156c:	4618      	mov	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr

0800158a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800158a:	b480      	push	{r7}
 800158c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800158e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	f003 0303 	and.w	r3, r3, #3
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80015a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015b2:	d101      	bne.n	80015b8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80015b4:	2301      	movs	r3, #1
 80015b6:	e000      	b.n	80015ba <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80015c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80015ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80015d6:	d101      	bne.n	80015dc <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80015d8:	2301      	movs	r3, #1
 80015da:	e000      	b.n	80015de <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr

080015e6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80015ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ee:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80015f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015fa:	d101      	bne.n	8001600 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80015fc:	2301      	movs	r3, #1
 80015fe:	e000      	b.n	8001602 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800160e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001618:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800161c:	d101      	bne.n	8001622 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800163a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800163e:	d101      	bne.n	8001644 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001640:	2301      	movs	r3, #1
 8001642:	e000      	b.n	8001646 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr
	...

08001650 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e36f      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001662:	f7ff febc 	bl	80013de <LL_RCC_GetSysClkSource>
 8001666:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001668:	f7ff ff8f 	bl	800158a <LL_RCC_PLL_GetMainSource>
 800166c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0320 	and.w	r3, r3, #32
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 80c4 	beq.w	8001804 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <HAL_RCC_OscConfig+0x3e>
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	2b0c      	cmp	r3, #12
 8001686:	d176      	bne.n	8001776 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d173      	bne.n	8001776 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6a1b      	ldr	r3, [r3, #32]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e353      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800169e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0308 	and.w	r3, r3, #8
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d005      	beq.n	80016b8 <HAL_RCC_OscConfig+0x68>
 80016ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016b6:	e006      	b.n	80016c6 <HAL_RCC_OscConfig+0x76>
 80016b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d222      	bcs.n	8001710 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 fd36 	bl	8002140 <RCC_SetFlashLatencyFromMSIRange>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e331      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016e8:	f043 0308 	orr.w	r3, r3, #8
 80016ec:	6013      	str	r3, [r2, #0]
 80016ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001700:	4313      	orrs	r3, r2
 8001702:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fe41 	bl	8001390 <LL_RCC_MSI_SetCalibTrimming>
 800170e:	e021      	b.n	8001754 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800171a:	f043 0308 	orr.w	r3, r3, #8
 800171e:	6013      	str	r3, [r2, #0]
 8001720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001732:	4313      	orrs	r3, r2
 8001734:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fe28 	bl	8001390 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001744:	4618      	mov	r0, r3
 8001746:	f000 fcfb 	bl	8002140 <RCC_SetFlashLatencyFromMSIRange>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e2f6      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001754:	f000 fce0 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8001758:	4603      	mov	r3, r0
 800175a:	4aa7      	ldr	r2, [pc, #668]	@ (80019f8 <HAL_RCC_OscConfig+0x3a8>)
 800175c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800175e:	4ba7      	ldr	r3, [pc, #668]	@ (80019fc <HAL_RCC_OscConfig+0x3ac>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fa08 	bl	8000b78 <HAL_InitTick>
 8001768:	4603      	mov	r3, r0
 800176a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800176c:	7cfb      	ldrb	r3, [r7, #19]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d047      	beq.n	8001802 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8001772:	7cfb      	ldrb	r3, [r7, #19]
 8001774:	e2e5      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d02c      	beq.n	80017d8 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800177e:	f7ff fdb4 	bl	80012ea <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001782:	f7ff fa45 	bl	8000c10 <HAL_GetTick>
 8001786:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001788:	e008      	b.n	800179c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800178a:	f7ff fa41 	bl	8000c10 <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e2d2      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 800179c:	f7ff fdc1 	bl	8001322 <LL_RCC_MSI_IsReady>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d0f1      	beq.n	800178a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017b0:	f043 0308 	orr.w	r3, r3, #8
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017c8:	4313      	orrs	r3, r2
 80017ca:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fddd 	bl	8001390 <LL_RCC_MSI_SetCalibTrimming>
 80017d6:	e015      	b.n	8001804 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017d8:	f7ff fd95 	bl	8001306 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017dc:	f7ff fa18 	bl	8000c10 <HAL_GetTick>
 80017e0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017e4:	f7ff fa14 	bl	8000c10 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e2a5      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80017f6:	f7ff fd94 	bl	8001322 <LL_RCC_MSI_IsReady>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1f1      	bne.n	80017e4 <HAL_RCC_OscConfig+0x194>
 8001800:	e000      	b.n	8001804 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001802:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	2b00      	cmp	r3, #0
 800180e:	d058      	beq.n	80018c2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	2b08      	cmp	r3, #8
 8001814:	d005      	beq.n	8001822 <HAL_RCC_OscConfig+0x1d2>
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	2b0c      	cmp	r3, #12
 800181a:	d108      	bne.n	800182e <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	2b03      	cmp	r3, #3
 8001820:	d105      	bne.n	800182e <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d14b      	bne.n	80018c2 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e289      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800182e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001840:	4313      	orrs	r3, r2
 8001842:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800184c:	d102      	bne.n	8001854 <HAL_RCC_OscConfig+0x204>
 800184e:	f7ff fc9c 	bl	800118a <LL_RCC_HSE_Enable>
 8001852:	e00d      	b.n	8001870 <HAL_RCC_OscConfig+0x220>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800185c:	d104      	bne.n	8001868 <HAL_RCC_OscConfig+0x218>
 800185e:	f7ff fc67 	bl	8001130 <LL_RCC_HSE_EnableTcxo>
 8001862:	f7ff fc92 	bl	800118a <LL_RCC_HSE_Enable>
 8001866:	e003      	b.n	8001870 <HAL_RCC_OscConfig+0x220>
 8001868:	f7ff fc9d 	bl	80011a6 <LL_RCC_HSE_Disable>
 800186c:	f7ff fc6e 	bl	800114c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d012      	beq.n	800189e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001878:	f7ff f9ca 	bl	8000c10 <HAL_GetTick>
 800187c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001880:	f7ff f9c6 	bl	8000c10 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b64      	cmp	r3, #100	@ 0x64
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e257      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001892:	f7ff fc96 	bl	80011c2 <LL_RCC_HSE_IsReady>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d0f1      	beq.n	8001880 <HAL_RCC_OscConfig+0x230>
 800189c:	e011      	b.n	80018c2 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189e:	f7ff f9b7 	bl	8000c10 <HAL_GetTick>
 80018a2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80018a4:	e008      	b.n	80018b8 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a6:	f7ff f9b3 	bl	8000c10 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2b64      	cmp	r3, #100	@ 0x64
 80018b2:	d901      	bls.n	80018b8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80018b4:	2303      	movs	r3, #3
 80018b6:	e244      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80018b8:	f7ff fc83 	bl	80011c2 <LL_RCC_HSE_IsReady>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f1      	bne.n	80018a6 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d046      	beq.n	800195c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	d005      	beq.n	80018e0 <HAL_RCC_OscConfig+0x290>
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	2b0c      	cmp	r3, #12
 80018d8:	d10e      	bne.n	80018f8 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d10b      	bne.n	80018f8 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	691b      	ldr	r3, [r3, #16]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d101      	bne.n	80018ec <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e22a      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fca4 	bl	800123e <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80018f6:	e031      	b.n	800195c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d019      	beq.n	8001934 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001900:	f7ff fc70 	bl	80011e4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001904:	f7ff f984 	bl	8000c10 <HAL_GetTick>
 8001908:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800190c:	f7ff f980 	bl	8000c10 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e211      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800191e:	f7ff fc7d 	bl	800121c <LL_RCC_HSI_IsReady>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d0f1      	beq.n	800190c <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fc86 	bl	800123e <LL_RCC_HSI_SetCalibTrimming>
 8001932:	e013      	b.n	800195c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001934:	f7ff fc64 	bl	8001200 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001938:	f7ff f96a 	bl	8000c10 <HAL_GetTick>
 800193c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001940:	f7ff f966 	bl	8000c10 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e1f7      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001952:	f7ff fc63 	bl	800121c <LL_RCC_HSI_IsReady>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f1      	bne.n	8001940 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0308 	and.w	r3, r3, #8
 8001964:	2b00      	cmp	r3, #0
 8001966:	d06e      	beq.n	8001a46 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d056      	beq.n	8001a1e <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001970:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001978:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	69da      	ldr	r2, [r3, #28]
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f003 0310 	and.w	r3, r3, #16
 8001984:	429a      	cmp	r2, r3
 8001986:	d031      	beq.n	80019ec <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d006      	beq.n	80019a0 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001998:	2b00      	cmp	r3, #0
 800199a:	d101      	bne.n	80019a0 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e1d0      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d013      	beq.n	80019d2 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80019aa:	f7ff fc7d 	bl	80012a8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019ae:	f7ff f92f 	bl	8000c10 <HAL_GetTick>
 80019b2:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b6:	f7ff f92b 	bl	8000c10 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b11      	cmp	r3, #17
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e1bc      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80019c8:	f7ff fc7e 	bl	80012c8 <LL_RCC_LSI_IsReady>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1f1      	bne.n	80019b6 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80019d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019da:	f023 0210 	bic.w	r2, r3, #16
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019e6:	4313      	orrs	r3, r2
 80019e8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ec:	f7ff fc4c 	bl	8001288 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f0:	f7ff f90e 	bl	8000c10 <HAL_GetTick>
 80019f4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80019f6:	e00c      	b.n	8001a12 <HAL_RCC_OscConfig+0x3c2>
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a00:	f7ff f906 	bl	8000c10 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b11      	cmp	r3, #17
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e197      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001a12:	f7ff fc59 	bl	80012c8 <LL_RCC_LSI_IsReady>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0f1      	beq.n	8001a00 <HAL_RCC_OscConfig+0x3b0>
 8001a1c:	e013      	b.n	8001a46 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a1e:	f7ff fc43 	bl	80012a8 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a22:	f7ff f8f5 	bl	8000c10 <HAL_GetTick>
 8001a26:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a2a:	f7ff f8f1 	bl	8000c10 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b11      	cmp	r3, #17
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e182      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a3c:	f7ff fc44 	bl	80012c8 <LL_RCC_LSI_IsReady>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1f1      	bne.n	8001a2a <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0304 	and.w	r3, r3, #4
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f000 80d8 	beq.w	8001c04 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a54:	f7ff fb5a 	bl	800110c <LL_PWR_IsEnabledBkUpAccess>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d113      	bne.n	8001a86 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001a5e:	f7ff fb3b 	bl	80010d8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a62:	f7ff f8d5 	bl	8000c10 <HAL_GetTick>
 8001a66:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a68:	e008      	b.n	8001a7c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a6a:	f7ff f8d1 	bl	8000c10 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d901      	bls.n	8001a7c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e162      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a7c:	f7ff fb46 	bl	800110c <LL_PWR_IsEnabledBkUpAccess>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d0f1      	beq.n	8001a6a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d07b      	beq.n	8001b86 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b85      	cmp	r3, #133	@ 0x85
 8001a94:	d003      	beq.n	8001a9e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	2b05      	cmp	r3, #5
 8001a9c:	d109      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aa6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001aaa:	f043 0304 	orr.w	r3, r3, #4
 8001aae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab2:	f7ff f8ad 	bl	8000c10 <HAL_GetTick>
 8001ab6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001ab8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ac0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001acc:	e00a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ace:	f7ff f89f 	bl	8000c10 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e12e      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001ae4:	f7ff fbbf 	bl	8001266 <LL_RCC_LSE_IsReady>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d0ef      	beq.n	8001ace <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b81      	cmp	r3, #129	@ 0x81
 8001af4:	d003      	beq.n	8001afe <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	2b85      	cmp	r3, #133	@ 0x85
 8001afc:	d121      	bne.n	8001b42 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afe:	f7ff f887 	bl	8000c10 <HAL_GetTick>
 8001b02:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b18:	e00a      	b.n	8001b30 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b1a:	f7ff f879 	bl	8000c10 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e108      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d0ec      	beq.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001b40:	e060      	b.n	8001c04 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b42:	f7ff f865 	bl	8000c10 <HAL_GetTick>
 8001b46:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b50:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b5c:	e00a      	b.n	8001b74 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5e:	f7ff f857 	bl	8000c10 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e0e6      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1ec      	bne.n	8001b5e <HAL_RCC_OscConfig+0x50e>
 8001b84:	e03e      	b.n	8001c04 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b86:	f7ff f843 	bl	8000c10 <HAL_GetTick>
 8001b8a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001ba0:	e00a      	b.n	8001bb8 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba2:	f7ff f835 	bl	8000c10 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e0c4      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001bb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1ec      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc8:	f7ff f822 	bl	8000c10 <HAL_GetTick>
 8001bcc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001bce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bda:	f023 0301 	bic.w	r3, r3, #1
 8001bde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001be2:	e00a      	b.n	8001bfa <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be4:	f7ff f814 	bl	8000c10 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e0a3      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001bfa:	f7ff fb34 	bl	8001266 <LL_RCC_LSE_IsReady>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1ef      	bne.n	8001be4 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8099 	beq.w	8001d40 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	2b0c      	cmp	r3, #12
 8001c12:	d06c      	beq.n	8001cee <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d14b      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c1c:	f7ff fc74 	bl	8001508 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c20:	f7fe fff6 	bl	8000c10 <HAL_GetTick>
 8001c24:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c28:	f7fe fff2 	bl	8000c10 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b0a      	cmp	r3, #10
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e083      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c3a:	f7ff fc73 	bl	8001524 <LL_RCC_PLL_IsReady>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1f1      	bne.n	8001c28 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c48:	68da      	ldr	r2, [r3, #12]
 8001c4a:	4b40      	ldr	r3, [pc, #256]	@ (8001d4c <HAL_RCC_OscConfig+0x6fc>)
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c56:	4311      	orrs	r1, r2
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001c5c:	0212      	lsls	r2, r2, #8
 8001c5e:	4311      	orrs	r1, r2
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c64:	4311      	orrs	r1, r2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c6a:	4311      	orrs	r1, r2
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001c70:	430a      	orrs	r2, r1
 8001c72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c76:	4313      	orrs	r3, r2
 8001c78:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c7a:	f7ff fc37 	bl	80014ec <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c8c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8e:	f7fe ffbf 	bl	8000c10 <HAL_GetTick>
 8001c92:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c96:	f7fe ffbb 	bl	8000c10 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b0a      	cmp	r3, #10
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e04c      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001ca8:	f7ff fc3c 	bl	8001524 <LL_RCC_PLL_IsReady>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0f1      	beq.n	8001c96 <HAL_RCC_OscConfig+0x646>
 8001cb2:	e045      	b.n	8001d40 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb4:	f7ff fc28 	bl	8001508 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7fe ffaa 	bl	8000c10 <HAL_GetTick>
 8001cbc:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc0:	f7fe ffa6 	bl	8000c10 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b0a      	cmp	r3, #10
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e037      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001cd2:	f7ff fc27 	bl	8001524 <LL_RCC_PLL_IsReady>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1f1      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001cdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ce0:	68da      	ldr	r2, [r3, #12]
 8001ce2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <HAL_RCC_OscConfig+0x700>)
 8001ce8:	4013      	ands	r3, r2
 8001cea:	60cb      	str	r3, [r1, #12]
 8001cec:	e028      	b.n	8001d40 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d101      	bne.n	8001cfa <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e023      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	f003 0203 	and.w	r2, r3, #3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d115      	bne.n	8001d3c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d10e      	bne.n	8001d3c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d28:	021b      	lsls	r3, r3, #8
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d106      	bne.n	8001d3c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e000      	b.n	8001d42 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3720      	adds	r7, #32
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	11c1808c 	.word	0x11c1808c
 8001d50:	eefefffc 	.word	0xeefefffc

08001d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e12c      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d68:	4b98      	ldr	r3, [pc, #608]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0307 	and.w	r3, r3, #7
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d91b      	bls.n	8001dae <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d76:	4b95      	ldr	r3, [pc, #596]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f023 0207 	bic.w	r2, r3, #7
 8001d7e:	4993      	ldr	r1, [pc, #588]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d86:	f7fe ff43 	bl	8000c10 <HAL_GetTick>
 8001d8a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001d8e:	f7fe ff3f 	bl	8000c10 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e110      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da0:	4b8a      	ldr	r3, [pc, #552]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d1ef      	bne.n	8001d8e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d016      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff fb18 	bl	80013f4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001dc4:	f7fe ff24 	bl	8000c10 <HAL_GetTick>
 8001dc8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001dcc:	f7fe ff20 	bl	8000c10 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e0f1      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001dde:	f7ff fbdf 	bl	80015a0 <LL_RCC_IsActiveFlag_HPRE>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0f1      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0320 	and.w	r3, r3, #32
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d016      	beq.n	8001e22 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff fb0e 	bl	800141a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001dfe:	f7fe ff07 	bl	8000c10 <HAL_GetTick>
 8001e02:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001e04:	e008      	b.n	8001e18 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e06:	f7fe ff03 	bl	8000c10 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e0d4      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001e18:	f7ff fbd3 	bl	80015c2 <LL_RCC_IsActiveFlag_C2HPRE>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f1      	beq.n	8001e06 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d016      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff fb06 	bl	8001444 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e38:	f7fe feea 	bl	8000c10 <HAL_GetTick>
 8001e3c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e40:	f7fe fee6 	bl	8000c10 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e0b7      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001e52:	f7ff fbc8 	bl	80015e6 <LL_RCC_IsActiveFlag_SHDHPRE>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0f1      	beq.n	8001e40 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d016      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff faff 	bl	8001470 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e72:	f7fe fecd 	bl	8000c10 <HAL_GetTick>
 8001e76:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e7a:	f7fe fec9 	bl	8000c10 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e09a      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001e8c:	f7ff fbbd 	bl	800160a <LL_RCC_IsActiveFlag_PPRE1>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f1      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0308 	and.w	r3, r3, #8
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d017      	beq.n	8001ed2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff faf4 	bl	8001496 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001eae:	f7fe feaf 	bl	8000c10 <HAL_GetTick>
 8001eb2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001eb4:	e008      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001eb6:	f7fe feab 	bl	8000c10 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e07c      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001ec8:	f7ff fbb0 	bl	800162c <LL_RCC_IsActiveFlag_PPRE2>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f1      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d043      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d106      	bne.n	8001ef4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001ee6:	f7ff f96c 	bl	80011c2 <LL_RCC_HSE_IsReady>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d11e      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e066      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	2b03      	cmp	r3, #3
 8001efa:	d106      	bne.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001efc:	f7ff fb12 	bl	8001524 <LL_RCC_PLL_IsReady>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d113      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e05b      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d106      	bne.n	8001f20 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8001f12:	f7ff fa06 	bl	8001322 <LL_RCC_MSI_IsReady>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d108      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e050      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8001f20:	f7ff f97c 	bl	800121c <LL_RCC_HSI_IsReady>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e049      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fa40 	bl	80013b8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f38:	f7fe fe6a 	bl	8000c10 <HAL_GetTick>
 8001f3c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3e:	e00a      	b.n	8001f56 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f40:	f7fe fe66 	bl	8000c10 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e035      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f56:	f7ff fa42 	bl	80013de <LL_RCC_GetSysClkSource>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d1ec      	bne.n	8001f40 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f66:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d21b      	bcs.n	8001fac <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f74:	4b15      	ldr	r3, [pc, #84]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f023 0207 	bic.w	r2, r3, #7
 8001f7c:	4913      	ldr	r1, [pc, #76]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f84:	f7fe fe44 	bl	8000c10 <HAL_GetTick>
 8001f88:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f8a:	e008      	b.n	8001f9e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001f8c:	f7fe fe40 	bl	8000c10 <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e011      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <HAL_RCC_ClockConfig+0x278>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d1ef      	bne.n	8001f8c <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001fac:	f000 f8b4 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	4a07      	ldr	r2, [pc, #28]	@ (8001fd0 <HAL_RCC_ClockConfig+0x27c>)
 8001fb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8001fb6:	4b07      	ldr	r3, [pc, #28]	@ (8001fd4 <HAL_RCC_ClockConfig+0x280>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7fe fddc 	bl	8000b78 <HAL_InitTick>
 8001fc0:	4603      	mov	r3, r0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	58004000 	.word	0x58004000
 8001fd0:	20000000 	.word	0x20000000
 8001fd4:	20000004 	.word	0x20000004

08001fd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fe6:	f7ff f9fa 	bl	80013de <LL_RCC_GetSysClkSource>
 8001fea:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fec:	f7ff facd 	bl	800158a <LL_RCC_PLL_GetMainSource>
 8001ff0:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d005      	beq.n	8002004 <HAL_RCC_GetSysClockFreq+0x2c>
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b0c      	cmp	r3, #12
 8001ffc:	d139      	bne.n	8002072 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d136      	bne.n	8002072 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002004:	f7ff f99d 	bl	8001342 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d115      	bne.n	800203a <HAL_RCC_GetSysClockFreq+0x62>
 800200e:	f7ff f998 	bl	8001342 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002012:	4603      	mov	r3, r0
 8002014:	2b01      	cmp	r3, #1
 8002016:	d106      	bne.n	8002026 <HAL_RCC_GetSysClockFreq+0x4e>
 8002018:	f7ff f9a3 	bl	8001362 <LL_RCC_MSI_GetRange>
 800201c:	4603      	mov	r3, r0
 800201e:	0a1b      	lsrs	r3, r3, #8
 8002020:	f003 030f 	and.w	r3, r3, #15
 8002024:	e005      	b.n	8002032 <HAL_RCC_GetSysClockFreq+0x5a>
 8002026:	f7ff f9a7 	bl	8001378 <LL_RCC_MSI_GetRangeAfterStandby>
 800202a:	4603      	mov	r3, r0
 800202c:	0a1b      	lsrs	r3, r3, #8
 800202e:	f003 030f 	and.w	r3, r3, #15
 8002032:	4a36      	ldr	r2, [pc, #216]	@ (800210c <HAL_RCC_GetSysClockFreq+0x134>)
 8002034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002038:	e014      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0x8c>
 800203a:	f7ff f982 	bl	8001342 <LL_RCC_MSI_IsEnabledRangeSelect>
 800203e:	4603      	mov	r3, r0
 8002040:	2b01      	cmp	r3, #1
 8002042:	d106      	bne.n	8002052 <HAL_RCC_GetSysClockFreq+0x7a>
 8002044:	f7ff f98d 	bl	8001362 <LL_RCC_MSI_GetRange>
 8002048:	4603      	mov	r3, r0
 800204a:	091b      	lsrs	r3, r3, #4
 800204c:	f003 030f 	and.w	r3, r3, #15
 8002050:	e005      	b.n	800205e <HAL_RCC_GetSysClockFreq+0x86>
 8002052:	f7ff f991 	bl	8001378 <LL_RCC_MSI_GetRangeAfterStandby>
 8002056:	4603      	mov	r3, r0
 8002058:	091b      	lsrs	r3, r3, #4
 800205a:	f003 030f 	and.w	r3, r3, #15
 800205e:	4a2b      	ldr	r2, [pc, #172]	@ (800210c <HAL_RCC_GetSysClockFreq+0x134>)
 8002060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002064:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d115      	bne.n	8002098 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002070:	e012      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	2b04      	cmp	r3, #4
 8002076:	d102      	bne.n	800207e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002078:	4b25      	ldr	r3, [pc, #148]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x138>)
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	e00c      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2b08      	cmp	r3, #8
 8002082:	d109      	bne.n	8002098 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002084:	f7ff f870 	bl	8001168 <LL_RCC_HSE_IsEnabledDiv2>
 8002088:	4603      	mov	r3, r0
 800208a:	2b01      	cmp	r3, #1
 800208c:	d102      	bne.n	8002094 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800208e:	4b20      	ldr	r3, [pc, #128]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x138>)
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	e001      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002094:	4b1f      	ldr	r3, [pc, #124]	@ (8002114 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002096:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002098:	f7ff f9a1 	bl	80013de <LL_RCC_GetSysClkSource>
 800209c:	4603      	mov	r3, r0
 800209e:	2b0c      	cmp	r3, #12
 80020a0:	d12f      	bne.n	8002102 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80020a2:	f7ff fa72 	bl	800158a <LL_RCC_PLL_GetMainSource>
 80020a6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d003      	beq.n	80020b6 <HAL_RCC_GetSysClockFreq+0xde>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b03      	cmp	r3, #3
 80020b2:	d003      	beq.n	80020bc <HAL_RCC_GetSysClockFreq+0xe4>
 80020b4:	e00d      	b.n	80020d2 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80020b6:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x138>)
 80020b8:	60fb      	str	r3, [r7, #12]
        break;
 80020ba:	e00d      	b.n	80020d8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80020bc:	f7ff f854 	bl	8001168 <LL_RCC_HSE_IsEnabledDiv2>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d102      	bne.n	80020cc <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80020c6:	4b12      	ldr	r3, [pc, #72]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x138>)
 80020c8:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80020ca:	e005      	b.n	80020d8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80020cc:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <HAL_RCC_GetSysClockFreq+0x13c>)
 80020ce:	60fb      	str	r3, [r7, #12]
        break;
 80020d0:	e002      	b.n	80020d8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	60fb      	str	r3, [r7, #12]
        break;
 80020d6:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80020d8:	f7ff fa35 	bl	8001546 <LL_RCC_PLL_GetN>
 80020dc:	4602      	mov	r2, r0
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	fb03 f402 	mul.w	r4, r3, r2
 80020e4:	f7ff fa46 	bl	8001574 <LL_RCC_PLL_GetDivider>
 80020e8:	4603      	mov	r3, r0
 80020ea:	091b      	lsrs	r3, r3, #4
 80020ec:	3301      	adds	r3, #1
 80020ee:	fbb4 f4f3 	udiv	r4, r4, r3
 80020f2:	f7ff fa34 	bl	800155e <LL_RCC_PLL_GetR>
 80020f6:	4603      	mov	r3, r0
 80020f8:	0f5b      	lsrs	r3, r3, #29
 80020fa:	3301      	adds	r3, #1
 80020fc:	fbb4 f3f3 	udiv	r3, r4, r3
 8002100:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002102:	697b      	ldr	r3, [r7, #20]
}
 8002104:	4618      	mov	r0, r3
 8002106:	371c      	adds	r7, #28
 8002108:	46bd      	mov	sp, r7
 800210a:	bd90      	pop	{r4, r7, pc}
 800210c:	08003800 	.word	0x08003800
 8002110:	00f42400 	.word	0x00f42400
 8002114:	01e84800 	.word	0x01e84800

08002118 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002118:	b598      	push	{r3, r4, r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800211c:	f7ff ff5c 	bl	8001fd8 <HAL_RCC_GetSysClockFreq>
 8002120:	4604      	mov	r4, r0
 8002122:	f7ff f9cb 	bl	80014bc <LL_RCC_GetAHBPrescaler>
 8002126:	4603      	mov	r3, r0
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	4a03      	ldr	r2, [pc, #12]	@ (800213c <HAL_RCC_GetHCLKFreq+0x24>)
 8002130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002134:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002138:	4618      	mov	r0, r3
 800213a:	bd98      	pop	{r3, r4, r7, pc}
 800213c:	080037c0 	.word	0x080037c0

08002140 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002140:	b590      	push	{r4, r7, lr}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	091b      	lsrs	r3, r3, #4
 800214c:	f003 030f 	and.w	r3, r3, #15
 8002150:	4a10      	ldr	r2, [pc, #64]	@ (8002194 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002156:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002158:	f7ff f9bb 	bl	80014d2 <LL_RCC_GetAHB3Prescaler>
 800215c:	4603      	mov	r3, r0
 800215e:	091b      	lsrs	r3, r3, #4
 8002160:	f003 030f 	and.w	r3, r3, #15
 8002164:	4a0c      	ldr	r2, [pc, #48]	@ (8002198 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8002166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002170:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	4a09      	ldr	r2, [pc, #36]	@ (800219c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8002176:	fba2 2303 	umull	r2, r3, r2, r3
 800217a:	0c9c      	lsrs	r4, r3, #18
 800217c:	f7fe ffba 	bl	80010f4 <HAL_PWREx_GetVoltageRange>
 8002180:	4603      	mov	r3, r0
 8002182:	4619      	mov	r1, r3
 8002184:	4620      	mov	r0, r4
 8002186:	f000 f80b 	bl	80021a0 <RCC_SetFlashLatency>
 800218a:	4603      	mov	r3, r0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	bd90      	pop	{r4, r7, pc}
 8002194:	08003800 	.word	0x08003800
 8002198:	080037c0 	.word	0x080037c0
 800219c:	431bde83 	.word	0x431bde83

080021a0 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08e      	sub	sp, #56	@ 0x38
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80021aa:	4a3a      	ldr	r2, [pc, #232]	@ (8002294 <RCC_SetFlashLatency+0xf4>)
 80021ac:	f107 0320 	add.w	r3, r7, #32
 80021b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021b4:	6018      	str	r0, [r3, #0]
 80021b6:	3304      	adds	r3, #4
 80021b8:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80021ba:	4a37      	ldr	r2, [pc, #220]	@ (8002298 <RCC_SetFlashLatency+0xf8>)
 80021bc:	f107 0318 	add.w	r3, r7, #24
 80021c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021c4:	6018      	str	r0, [r3, #0]
 80021c6:	3304      	adds	r3, #4
 80021c8:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80021ca:	4a34      	ldr	r2, [pc, #208]	@ (800229c <RCC_SetFlashLatency+0xfc>)
 80021cc:	f107 030c 	add.w	r3, r7, #12
 80021d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80021d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80021d6:	2300      	movs	r3, #0
 80021d8:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021e0:	d11b      	bne.n	800221a <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80021e6:	e014      	b.n	8002212 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80021e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	3338      	adds	r3, #56	@ 0x38
 80021ee:	443b      	add	r3, r7
 80021f0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80021f4:	461a      	mov	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d807      	bhi.n	800220c <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80021fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	3338      	adds	r3, #56	@ 0x38
 8002202:	443b      	add	r3, r7
 8002204:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002208:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800220a:	e021      	b.n	8002250 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800220c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800220e:	3301      	adds	r3, #1
 8002210:	633b      	str	r3, [r7, #48]	@ 0x30
 8002212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002214:	2b02      	cmp	r3, #2
 8002216:	d9e7      	bls.n	80021e8 <RCC_SetFlashLatency+0x48>
 8002218:	e01a      	b.n	8002250 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800221a:	2300      	movs	r3, #0
 800221c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800221e:	e014      	b.n	800224a <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	3338      	adds	r3, #56	@ 0x38
 8002226:	443b      	add	r3, r7
 8002228:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800222c:	461a      	mov	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4293      	cmp	r3, r2
 8002232:	d807      	bhi.n	8002244 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	3338      	adds	r3, #56	@ 0x38
 800223a:	443b      	add	r3, r7
 800223c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002240:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002242:	e005      	b.n	8002250 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002246:	3301      	adds	r3, #1
 8002248:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800224a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800224c:	2b02      	cmp	r3, #2
 800224e:	d9e7      	bls.n	8002220 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002250:	4b13      	ldr	r3, [pc, #76]	@ (80022a0 <RCC_SetFlashLatency+0x100>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f023 0207 	bic.w	r2, r3, #7
 8002258:	4911      	ldr	r1, [pc, #68]	@ (80022a0 <RCC_SetFlashLatency+0x100>)
 800225a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800225c:	4313      	orrs	r3, r2
 800225e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002260:	f7fe fcd6 	bl	8000c10 <HAL_GetTick>
 8002264:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002266:	e008      	b.n	800227a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002268:	f7fe fcd2 	bl	8000c10 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e007      	b.n	800228a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800227a:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <RCC_SetFlashLatency+0x100>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002284:	429a      	cmp	r2, r3
 8002286:	d1ef      	bne.n	8002268 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3738      	adds	r7, #56	@ 0x38
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	080037a4 	.word	0x080037a4
 8002298:	080037ac 	.word	0x080037ac
 800229c:	080037b4 	.word	0x080037b4
 80022a0:	58004000 	.word	0x58004000

080022a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e0c6      	b.n	8002444 <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d108      	bne.n	80022d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022c6:	d009      	beq.n	80022dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	61da      	str	r2, [r3, #28]
 80022ce:	e005      	b.n	80022dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d106      	bne.n	80022f6 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7fe fb4b 	bl	800098c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2202      	movs	r2, #2
 80022fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800230c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002316:	d902      	bls.n	800231e <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	e002      	b.n	8002324 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800231e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002322:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800232c:	d007      	beq.n	800233e <HAL_SPI_Init+0x9a>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002336:	d002      	beq.n	800233e <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800234e:	431a      	orrs	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	691b      	ldr	r3, [r3, #16]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	431a      	orrs	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800236c:	431a      	orrs	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002380:	ea42 0103 	orr.w	r1, r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002388:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002398:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800239c:	d11b      	bne.n	80023d6 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10b      	bne.n	80023be <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80023ae:	d903      	bls.n	80023b8 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2202      	movs	r2, #2
 80023b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80023b6:	e002      	b.n	80023be <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d107      	bne.n	80023d6 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023d4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	f003 0204 	and.w	r2, r3, #4
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e4:	f003 0310 	and.w	r3, r3, #16
 80023e8:	431a      	orrs	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023ee:	f003 0308 	and.w	r3, r3, #8
 80023f2:	431a      	orrs	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80023fc:	ea42 0103 	orr.w	r1, r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002416:	d105      	bne.n	8002424 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	b292      	uxth	r2, r2
 8002422:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	69da      	ldr	r2, [r3, #28]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002432:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b088      	sub	sp, #32
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	4613      	mov	r3, r2
 800245a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800245c:	f7fe fbd8 	bl	8000c10 <HAL_GetTick>
 8002460:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b01      	cmp	r3, #1
 8002470:	d001      	beq.n	8002476 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002472:	2302      	movs	r3, #2
 8002474:	e17e      	b.n	8002774 <HAL_SPI_Transmit+0x328>
  }

  if ((pData == NULL) || (Size == 0U))
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d002      	beq.n	8002482 <HAL_SPI_Transmit+0x36>
 800247c:	88fb      	ldrh	r3, [r7, #6]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e176      	b.n	8002774 <HAL_SPI_Transmit+0x328>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800248c:	2b01      	cmp	r3, #1
 800248e:	d101      	bne.n	8002494 <HAL_SPI_Transmit+0x48>
 8002490:	2302      	movs	r3, #2
 8002492:	e16f      	b.n	8002774 <HAL_SPI_Transmit+0x328>
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2203      	movs	r2, #3
 80024a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	68ba      	ldr	r2, [r7, #8]
 80024ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	88fa      	ldrh	r2, [r7, #6]
 80024b4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	88fa      	ldrh	r2, [r7, #6]
 80024ba:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2200      	movs	r2, #0
 80024d6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2200      	movs	r2, #0
 80024dc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024e6:	d10f      	bne.n	8002508 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002506:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002510:	d10f      	bne.n	8002532 <HAL_SPI_Transmit+0xe6>
  {
    SPI_RESET_CRC(hspi);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002530:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800253c:	2b40      	cmp	r3, #64	@ 0x40
 800253e:	d007      	beq.n	8002550 <HAL_SPI_Transmit+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800254e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002558:	d952      	bls.n	8002600 <HAL_SPI_Transmit+0x1b4>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <HAL_SPI_Transmit+0x11c>
 8002562:	8b7b      	ldrh	r3, [r7, #26]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d145      	bne.n	80025f4 <HAL_SPI_Transmit+0x1a8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800256c:	881a      	ldrh	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002578:	1c9a      	adds	r2, r3, #2
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002582:	b29b      	uxth	r3, r3
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800258c:	e032      	b.n	80025f4 <HAL_SPI_Transmit+0x1a8>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b02      	cmp	r3, #2
 800259a:	d112      	bne.n	80025c2 <HAL_SPI_Transmit+0x176>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025a0:	881a      	ldrh	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ac:	1c9a      	adds	r2, r3, #2
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	3b01      	subs	r3, #1
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80025c0:	e018      	b.n	80025f4 <HAL_SPI_Transmit+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025c2:	f7fe fb25 	bl	8000c10 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d803      	bhi.n	80025da <HAL_SPI_Transmit+0x18e>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025d8:	d102      	bne.n	80025e0 <HAL_SPI_Transmit+0x194>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d109      	bne.n	80025f4 <HAL_SPI_Transmit+0x1a8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e0bf      	b.n	8002774 <HAL_SPI_Transmit+0x328>
    while (hspi->TxXferCount > 0U)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1c7      	bne.n	800258e <HAL_SPI_Transmit+0x142>
 80025fe:	e083      	b.n	8002708 <HAL_SPI_Transmit+0x2bc>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d002      	beq.n	800260e <HAL_SPI_Transmit+0x1c2>
 8002608:	8b7b      	ldrh	r3, [r7, #26]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d177      	bne.n	80026fe <HAL_SPI_Transmit+0x2b2>
    {
      if (hspi->TxXferCount > 1U)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002612:	b29b      	uxth	r3, r3
 8002614:	2b01      	cmp	r3, #1
 8002616:	d912      	bls.n	800263e <HAL_SPI_Transmit+0x1f2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800261c:	881a      	ldrh	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002628:	1c9a      	adds	r2, r3, #2
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002632:	b29b      	uxth	r3, r3
 8002634:	3b02      	subs	r3, #2
 8002636:	b29a      	uxth	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800263c:	e05f      	b.n	80026fe <HAL_SPI_Transmit+0x2b2>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	330c      	adds	r3, #12
 8002648:	7812      	ldrb	r2, [r2, #0]
 800264a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002664:	e04b      	b.n	80026fe <HAL_SPI_Transmit+0x2b2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b02      	cmp	r3, #2
 8002672:	d12b      	bne.n	80026cc <HAL_SPI_Transmit+0x280>
      {
        if (hspi->TxXferCount > 1U)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002678:	b29b      	uxth	r3, r3
 800267a:	2b01      	cmp	r3, #1
 800267c:	d912      	bls.n	80026a4 <HAL_SPI_Transmit+0x258>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002682:	881a      	ldrh	r2, [r3, #0]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800268e:	1c9a      	adds	r2, r3, #2
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002698:	b29b      	uxth	r3, r3
 800269a:	3b02      	subs	r3, #2
 800269c:	b29a      	uxth	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80026a2:	e02c      	b.n	80026fe <HAL_SPI_Transmit+0x2b2>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	330c      	adds	r3, #12
 80026ae:	7812      	ldrb	r2, [r2, #0]
 80026b0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80026ca:	e018      	b.n	80026fe <HAL_SPI_Transmit+0x2b2>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026cc:	f7fe faa0 	bl	8000c10 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d803      	bhi.n	80026e4 <HAL_SPI_Transmit+0x298>
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026e2:	d102      	bne.n	80026ea <HAL_SPI_Transmit+0x29e>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d109      	bne.n	80026fe <HAL_SPI_Transmit+0x2b2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e03a      	b.n	8002774 <HAL_SPI_Transmit+0x328>
    while (hspi->TxXferCount > 0U)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002702:	b29b      	uxth	r3, r3
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1ae      	bne.n	8002666 <HAL_SPI_Transmit+0x21a>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002710:	d107      	bne.n	8002722 <HAL_SPI_Transmit+0x2d6>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002720:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	6839      	ldr	r1, [r7, #0]
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 fee2 	bl	80034f0 <SPI_EndRxTxTransaction>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <HAL_SPI_Transmit+0x2ec>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2220      	movs	r2, #32
 8002736:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10a      	bne.n	8002756 <HAL_SPI_Transmit+0x30a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_SPI_Transmit+0x326>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e000      	b.n	8002774 <HAL_SPI_Transmit+0x328>
  }
  else
  {
    return HAL_OK;
 8002772:	2300      	movs	r3, #0
  }
}
 8002774:	4618      	mov	r0, r3
 8002776:	3720      	adds	r7, #32
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	@ 0x28
 8002780:	af02      	add	r7, sp, #8
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	4613      	mov	r3, r2
 800278a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002790:	2300      	movs	r3, #0
 8002792:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b01      	cmp	r3, #1
 800279e:	d001      	beq.n	80027a4 <HAL_SPI_Receive+0x28>
  {
    return HAL_BUSY;
 80027a0:	2302      	movs	r3, #2
 80027a2:	e1e0      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
  }

  if ((pData == NULL) || (Size == 0U))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <HAL_SPI_Receive+0x34>
 80027aa:	88fb      	ldrh	r3, [r7, #6]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <HAL_SPI_Receive+0x38>
  {
    return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e1d8      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027bc:	d112      	bne.n	80027e4 <HAL_SPI_Receive+0x68>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10e      	bne.n	80027e4 <HAL_SPI_Receive+0x68>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2204      	movs	r2, #4
 80027ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80027ce:	88fa      	ldrh	r2, [r7, #6]
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	4613      	mov	r3, r2
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	68b9      	ldr	r1, [r7, #8]
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f000 f9c7 	bl	8002b6e <HAL_SPI_TransmitReceive>
 80027e0:	4603      	mov	r3, r0
 80027e2:	e1c0      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027e4:	f7fe fa14 	bl	8000c10 <HAL_GetTick>
 80027e8:	61f8      	str	r0, [r7, #28]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_SPI_Receive+0x7c>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e1b6      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2204      	movs	r2, #4
 8002804:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	68ba      	ldr	r2, [r7, #8]
 8002812:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	88fa      	ldrh	r2, [r7, #6]
 8002818:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	88fa      	ldrh	r2, [r7, #6]
 8002820:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2200      	movs	r2, #0
 8002828:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002846:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800284a:	d118      	bne.n	800287e <HAL_SPI_Receive+0x102>
  {
    SPI_RESET_CRC(hspi);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800286a:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002872:	b29b      	uxth	r3, r3
 8002874:	3b01      	subs	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002886:	d908      	bls.n	800289a <HAL_SPI_Receive+0x11e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002896:	605a      	str	r2, [r3, #4]
 8002898:	e007      	b.n	80028aa <HAL_SPI_Receive+0x12e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80028a8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028b2:	d10f      	bne.n	80028d4 <HAL_SPI_Receive+0x158>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80028d2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028de:	2b40      	cmp	r3, #64	@ 0x40
 80028e0:	d007      	beq.n	80028f2 <HAL_SPI_Receive+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028f0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80028fa:	d875      	bhi.n	80029e8 <HAL_SPI_Receive+0x26c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80028fc:	e037      	b.n	800296e <HAL_SPI_Receive+0x1f2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d117      	bne.n	800293c <HAL_SPI_Receive+0x1c0>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f103 020c 	add.w	r2, r3, #12
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	7812      	ldrb	r2, [r2, #0]
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800292e:	b29b      	uxth	r3, r3
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800293a:	e018      	b.n	800296e <HAL_SPI_Receive+0x1f2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800293c:	f7fe f968 	bl	8000c10 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	429a      	cmp	r2, r3
 800294a:	d803      	bhi.n	8002954 <HAL_SPI_Receive+0x1d8>
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002952:	d102      	bne.n	800295a <HAL_SPI_Receive+0x1de>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d109      	bne.n	800296e <HAL_SPI_Receive+0x1f2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e0fb      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002974:	b29b      	uxth	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1c1      	bne.n	80028fe <HAL_SPI_Receive+0x182>
 800297a:	e03b      	b.n	80029f4 <HAL_SPI_Receive+0x278>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b01      	cmp	r3, #1
 8002988:	d115      	bne.n	80029b6 <HAL_SPI_Receive+0x23a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	b292      	uxth	r2, r2
 8002996:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299c:	1c9a      	adds	r2, r3, #2
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80029b4:	e018      	b.n	80029e8 <HAL_SPI_Receive+0x26c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029b6:	f7fe f92b 	bl	8000c10 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d803      	bhi.n	80029ce <HAL_SPI_Receive+0x252>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029cc:	d102      	bne.n	80029d4 <HAL_SPI_Receive+0x258>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d109      	bne.n	80029e8 <HAL_SPI_Receive+0x26c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e0be      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1c3      	bne.n	800297c <HAL_SPI_Receive+0x200>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029fc:	f040 8087 	bne.w	8002b0e <HAL_SPI_Receive+0x392>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a0e:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	2201      	movs	r2, #1
 8002a18:	2101      	movs	r1, #1
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f000 fbf2 	bl	8003204 <SPI_WaitFlagStateUntilTimeout>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d005      	beq.n	8002a32 <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      __HAL_UNLOCK(hspi);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e099      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002a3a:	d907      	bls.n	8002a4c <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a46:	b292      	uxth	r2, r2
 8002a48:	801a      	strh	r2, [r3, #0]
 8002a4a:	e008      	b.n	8002a5e <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f103 020c 	add.w	r2, r3, #12
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a58:	7812      	ldrb	r2, [r2, #0]
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	2201      	movs	r2, #1
 8002a66:	2101      	movs	r1, #1
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 fbcb 	bl	8003204 <SPI_WaitFlagStateUntilTimeout>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d00f      	beq.n	8002a94 <HAL_SPI_Receive+0x318>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a78:	f043 0202 	orr.w	r2, r3, #2
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e068      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002a9c:	d105      	bne.n	8002aaa <HAL_SPI_Receive+0x32e>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	e031      	b.n	8002b0e <HAL_SPI_Receive+0x392>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	330c      	adds	r3, #12
 8002ab0:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002aba:	7cfb      	ldrb	r3, [r7, #19]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002ac4:	d123      	bne.n	8002b0e <HAL_SPI_Receive+0x392>
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d11f      	bne.n	8002b0e <HAL_SPI_Receive+0x392>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f000 fb93 	bl	8003204 <SPI_WaitFlagStateUntilTimeout>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00f      	beq.n	8002b04 <HAL_SPI_Receive+0x388>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae8:	f043 0202 	orr.w	r2, r3, #2
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e030      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8002b0c:	7cfb      	ldrb	r3, [r7, #19]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b0e:	69fa      	ldr	r2, [r7, #28]
 8002b10:	6839      	ldr	r1, [r7, #0]
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f000 fc94 	bl	8003440 <SPI_EndRxTransaction>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <HAL_SPI_Receive+0x3a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2220      	movs	r2, #32
 8002b22:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 0310 	and.w	r3, r3, #16
 8002b2e:	2b10      	cmp	r3, #16
 8002b30:	d10a      	bne.n	8002b48 <HAL_SPI_Receive+0x3cc>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b36:	f043 0202 	orr.w	r2, r3, #2
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002b46:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_SPI_Receive+0x3e8>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e000      	b.n	8002b66 <HAL_SPI_Receive+0x3ea>
  }
  else
  {
    return HAL_OK;
 8002b64:	2300      	movs	r3, #0
  }
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3720      	adds	r7, #32
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b090      	sub	sp, #64	@ 0x40
 8002b72:	af02      	add	r7, sp, #8
 8002b74:	60f8      	str	r0, [r7, #12]
 8002b76:	60b9      	str	r1, [r7, #8]
 8002b78:	607a      	str	r2, [r7, #4]
 8002b7a:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002b80:	2300      	movs	r3, #0
 8002b82:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b84:	2301      	movs	r3, #1
 8002b86:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b88:	f7fe f842 	bl	8000c10 <HAL_GetTick>
 8002b8c:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002b94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  tmp_mode            = hspi->Init.Mode;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  initial_TxXferCount = Size;
 8002b9e:	887b      	ldrh	r3, [r7, #2]
 8002ba0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  initial_RxXferCount = Size;
 8002ba2:	887b      	ldrh	r3, [r7, #2]
 8002ba4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	623b      	str	r3, [r7, #32]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	61fb      	str	r3, [r7, #28]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002bb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d00d      	beq.n	8002bda <HAL_SPI_TransmitReceive+0x6c>
 8002bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bc4:	d107      	bne.n	8002bd6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d103      	bne.n	8002bd6 <HAL_SPI_TransmitReceive+0x68>
 8002bce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d001      	beq.n	8002bda <HAL_SPI_TransmitReceive+0x6c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e30f      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <HAL_SPI_TransmitReceive+0x7e>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d002      	beq.n	8002bec <HAL_SPI_TransmitReceive+0x7e>
 8002be6:	887b      	ldrh	r3, [r7, #2]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <HAL_SPI_TransmitReceive+0x82>
  {
    return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e304      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d101      	bne.n	8002bfe <HAL_SPI_TransmitReceive+0x90>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e2fd      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d003      	beq.n	8002c1a <HAL_SPI_TransmitReceive+0xac>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2205      	movs	r2, #5
 8002c16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	887a      	ldrh	r2, [r7, #2]
 8002c2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	887a      	ldrh	r2, [r7, #2]
 8002c32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	887a      	ldrh	r2, [r7, #2]
 8002c40:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	887a      	ldrh	r2, [r7, #2]
 8002c46:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c5c:	d10f      	bne.n	8002c7e <HAL_SPI_TransmitReceive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c7c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c86:	d802      	bhi.n	8002c8e <HAL_SPI_TransmitReceive+0x120>
 8002c88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d908      	bls.n	8002ca0 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	e007      	b.n	8002cb0 <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002cae:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cba:	2b40      	cmp	r3, #64	@ 0x40
 8002cbc:	d007      	beq.n	8002cce <HAL_SPI_TransmitReceive+0x160>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ccc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002cd6:	f240 80d0 	bls.w	8002e7a <HAL_SPI_TransmitReceive+0x30c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_SPI_TransmitReceive+0x17c>
 8002ce2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	f040 80ba 	bne.w	8002e5e <HAL_SPI_TransmitReceive+0x2f0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cee:	881a      	ldrh	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cfa:	1c9a      	adds	r2, r3, #2
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f040 80a2 	bne.w	8002e5e <HAL_SPI_TransmitReceive+0x2f0>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d22:	f040 809c 	bne.w	8002e5e <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002d26:	6a3b      	ldr	r3, [r7, #32]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10c      	bne.n	8002d4a <HAL_SPI_TransmitReceive+0x1dc>
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f003 0308 	and.w	r3, r3, #8
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d007      	beq.n	8002d4a <HAL_SPI_TransmitReceive+0x1dc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d48:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d58:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d5a:	e080      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d13f      	bne.n	8002dea <HAL_SPI_TransmitReceive+0x27c>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d03a      	beq.n	8002dea <HAL_SPI_TransmitReceive+0x27c>
 8002d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d137      	bne.n	8002dea <HAL_SPI_TransmitReceive+0x27c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d7e:	881a      	ldrh	r2, [r3, #0]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d8a:	1c9a      	adds	r2, r3, #2
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	3b01      	subs	r3, #1
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d11e      	bne.n	8002dea <HAL_SPI_TransmitReceive+0x27c>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002db4:	d119      	bne.n	8002dea <HAL_SPI_TransmitReceive+0x27c>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	f003 0304 	and.w	r3, r3, #4
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10c      	bne.n	8002dda <HAL_SPI_TransmitReceive+0x26c>
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f003 0308 	and.w	r3, r3, #8
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <HAL_SPI_TransmitReceive+0x26c>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dd8:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002de8:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d11c      	bne.n	8002e32 <HAL_SPI_TransmitReceive+0x2c4>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d016      	beq.n	8002e32 <HAL_SPI_TransmitReceive+0x2c4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	b292      	uxth	r2, r2
 8002e10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e16:	1c9a      	adds	r2, r3, #2
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002e32:	f7fd feed 	bl	8000c10 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d80d      	bhi.n	8002e5e <HAL_SPI_TransmitReceive+0x2f0>
 8002e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e48:	d009      	beq.n	8002e5e <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e1cd      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f47f af79 	bne.w	8002d5c <HAL_SPI_TransmitReceive+0x1ee>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	f47f af72 	bne.w	8002d5c <HAL_SPI_TransmitReceive+0x1ee>
 8002e78:	e12f      	b.n	80030da <HAL_SPI_TransmitReceive+0x56c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_SPI_TransmitReceive+0x31c>
 8002e82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	f040 811b 	bne.w	80030c0 <HAL_SPI_TransmitReceive+0x552>
    {
      if (hspi->TxXferCount > 1U)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d912      	bls.n	8002eba <HAL_SPI_TransmitReceive+0x34c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e98:	881a      	ldrh	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea4:	1c9a      	adds	r2, r3, #2
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	3b02      	subs	r3, #2
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002eb8:	e102      	b.n	80030c0 <HAL_SPI_TransmitReceive+0x552>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	330c      	adds	r3, #12
 8002ec4:	7812      	ldrb	r2, [r2, #0]
 8002ec6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ecc:	1c5a      	adds	r2, r3, #1
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f040 80ea 	bne.w	80030c0 <HAL_SPI_TransmitReceive+0x552>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ef4:	f040 80e4 	bne.w	80030c0 <HAL_SPI_TransmitReceive+0x552>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10c      	bne.n	8002f1c <HAL_SPI_TransmitReceive+0x3ae>
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	f003 0308 	and.w	r3, r3, #8
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d007      	beq.n	8002f1c <HAL_SPI_TransmitReceive+0x3ae>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f1a:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f2a:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f2c:	e0c8      	b.n	80030c0 <HAL_SPI_TransmitReceive+0x552>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d158      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x480>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d053      	beq.n	8002fee <HAL_SPI_TransmitReceive+0x480>
 8002f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d150      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x480>
      {
        if (hspi->TxXferCount > 1U)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d912      	bls.n	8002f7c <HAL_SPI_TransmitReceive+0x40e>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f5a:	881a      	ldrh	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f66:	1c9a      	adds	r2, r3, #2
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	3b02      	subs	r3, #2
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f7a:	e012      	b.n	8002fa2 <HAL_SPI_TransmitReceive+0x434>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	330c      	adds	r3, #12
 8002f86:	7812      	ldrb	r2, [r2, #0]
 8002f88:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8e:	1c5a      	adds	r2, r3, #1
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d11e      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x480>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fb8:	d119      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x480>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10c      	bne.n	8002fde <HAL_SPI_TransmitReceive+0x470>
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_SPI_TransmitReceive+0x470>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fdc:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002fec:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d148      	bne.n	800308e <HAL_SPI_TransmitReceive+0x520>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003002:	b29b      	uxth	r3, r3
 8003004:	2b00      	cmp	r3, #0
 8003006:	d042      	beq.n	800308e <HAL_SPI_TransmitReceive+0x520>
      {
        if (hspi->RxXferCount > 1U)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800300e:	b29b      	uxth	r3, r3
 8003010:	2b01      	cmp	r3, #1
 8003012:	d923      	bls.n	800305c <HAL_SPI_TransmitReceive+0x4ee>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68da      	ldr	r2, [r3, #12]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301e:	b292      	uxth	r2, r2
 8003020:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	1c9a      	adds	r2, r3, #2
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003032:	b29b      	uxth	r3, r3
 8003034:	3b02      	subs	r3, #2
 8003036:	b29a      	uxth	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003044:	b29b      	uxth	r3, r3
 8003046:	2b01      	cmp	r3, #1
 8003048:	d81f      	bhi.n	800308a <HAL_SPI_TransmitReceive+0x51c>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	e016      	b.n	800308a <HAL_SPI_TransmitReceive+0x51c>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f103 020c 	add.w	r2, r3, #12
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003068:	7812      	ldrb	r2, [r2, #0]
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800307e:	b29b      	uxth	r3, r3
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800308a:	2301      	movs	r3, #1
 800308c:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800308e:	f7fd fdbf 	bl	8000c10 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800309a:	429a      	cmp	r2, r3
 800309c:	d803      	bhi.n	80030a6 <HAL_SPI_TransmitReceive+0x538>
 800309e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030a4:	d102      	bne.n	80030ac <HAL_SPI_TransmitReceive+0x53e>
 80030a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d109      	bne.n	80030c0 <HAL_SPI_TransmitReceive+0x552>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e09c      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f47f af31 	bne.w	8002f2e <HAL_SPI_TransmitReceive+0x3c0>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f47f af2a 	bne.w	8002f2e <HAL_SPI_TransmitReceive+0x3c0>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030e2:	d152      	bne.n	800318a <HAL_SPI_TransmitReceive+0x61c>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80030e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e6:	9300      	str	r3, [sp, #0]
 80030e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030ea:	2201      	movs	r2, #1
 80030ec:	2101      	movs	r1, #1
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 f888 	bl	8003204 <SPI_WaitFlagStateUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00f      	beq.n	800311a <HAL_SPI_TransmitReceive+0x5ac>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030fe:	f043 0202 	orr.w	r2, r3, #2
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e06f      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003122:	d105      	bne.n	8003130 <HAL_SPI_TransmitReceive+0x5c2>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	e02c      	b.n	800318a <HAL_SPI_TransmitReceive+0x61c>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	330c      	adds	r3, #12
 8003136:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	b2db      	uxtb	r3, r3
 800313e:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003140:	7cfb      	ldrb	r3, [r7, #19]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	2b02      	cmp	r3, #2
 8003148:	d11f      	bne.n	800318a <HAL_SPI_TransmitReceive+0x61c>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800314a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003150:	2201      	movs	r2, #1
 8003152:	2101      	movs	r1, #1
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f000 f855 	bl	8003204 <SPI_WaitFlagStateUntilTimeout>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00f      	beq.n	8003180 <HAL_SPI_TransmitReceive+0x612>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003164:	f043 0202 	orr.w	r2, r3, #2
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e03c      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	b2db      	uxtb	r3, r3
 8003186:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8003188:	7cfb      	ldrb	r3, [r7, #19]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f003 0310 	and.w	r3, r3, #16
 8003194:	2b10      	cmp	r3, #16
 8003196:	d110      	bne.n	80031ba <HAL_SPI_TransmitReceive+0x64c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319c:	f043 0202 	orr.w	r2, r3, #2
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80031ac:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e01f      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f996 	bl	80034f0 <SPI_EndRxTxTransaction>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d008      	beq.n	80031dc <HAL_SPI_TransmitReceive+0x66e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2220      	movs	r2, #32
 80031ce:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e00e      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <HAL_SPI_TransmitReceive+0x68a>
  {
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <HAL_SPI_TransmitReceive+0x68c>
  }
  else
  {
    return HAL_OK;
 80031f8:	2300      	movs	r3, #0
  }
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3738      	adds	r7, #56	@ 0x38
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b088      	sub	sp, #32
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	4613      	mov	r3, r2
 8003212:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003214:	f7fd fcfc 	bl	8000c10 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321c:	1a9b      	subs	r3, r3, r2
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	4413      	add	r3, r2
 8003222:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003224:	f7fd fcf4 	bl	8000c10 <HAL_GetTick>
 8003228:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800322a:	4b39      	ldr	r3, [pc, #228]	@ (8003310 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	015b      	lsls	r3, r3, #5
 8003230:	0d1b      	lsrs	r3, r3, #20
 8003232:	69fa      	ldr	r2, [r7, #28]
 8003234:	fb02 f303 	mul.w	r3, r2, r3
 8003238:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800323a:	e055      	b.n	80032e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003242:	d051      	beq.n	80032e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003244:	f7fd fce4 	bl	8000c10 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	69fa      	ldr	r2, [r7, #28]
 8003250:	429a      	cmp	r2, r3
 8003252:	d902      	bls.n	800325a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d13d      	bne.n	80032d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003268:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003272:	d111      	bne.n	8003298 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800327c:	d004      	beq.n	8003288 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003286:	d107      	bne.n	8003298 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003296:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032a0:	d10f      	bne.n	80032c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e018      	b.n	8003308 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d102      	bne.n	80032e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	61fb      	str	r3, [r7, #28]
 80032e0:	e002      	b.n	80032e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	3b01      	subs	r3, #1
 80032e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689a      	ldr	r2, [r3, #8]
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	4013      	ands	r3, r2
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	461a      	mov	r2, r3
 8003300:	79fb      	ldrb	r3, [r7, #7]
 8003302:	429a      	cmp	r2, r3
 8003304:	d19a      	bne.n	800323c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3720      	adds	r7, #32
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000000 	.word	0x20000000

08003314 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b08a      	sub	sp, #40	@ 0x28
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003322:	2300      	movs	r3, #0
 8003324:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003326:	f7fd fc73 	bl	8000c10 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800332e:	1a9b      	subs	r3, r3, r2
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	4413      	add	r3, r2
 8003334:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003336:	f7fd fc6b 	bl	8000c10 <HAL_GetTick>
 800333a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	330c      	adds	r3, #12
 8003342:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003344:	4b3d      	ldr	r3, [pc, #244]	@ (800343c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	00da      	lsls	r2, r3, #3
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	0d1b      	lsrs	r3, r3, #20
 8003354:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003356:	fb02 f303 	mul.w	r3, r2, r3
 800335a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800335c:	e061      	b.n	8003422 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003364:	d107      	bne.n	8003376 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d104      	bne.n	8003376 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003374:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800337c:	d051      	beq.n	8003422 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800337e:	f7fd fc47 	bl	8000c10 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800338a:	429a      	cmp	r2, r3
 800338c:	d902      	bls.n	8003394 <SPI_WaitFifoStateUntilTimeout+0x80>
 800338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003390:	2b00      	cmp	r3, #0
 8003392:	d13d      	bne.n	8003410 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80033a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033ac:	d111      	bne.n	80033d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033b6:	d004      	beq.n	80033c2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033c0:	d107      	bne.n	80033d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033da:	d10f      	bne.n	80033fc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e011      	b.n	8003434 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d102      	bne.n	800341c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8003416:	2300      	movs	r3, #0
 8003418:	627b      	str	r3, [r7, #36]	@ 0x24
 800341a:	e002      	b.n	8003422 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	3b01      	subs	r3, #1
 8003420:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	4013      	ands	r3, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	d195      	bne.n	800335e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3728      	adds	r7, #40	@ 0x28
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20000000 	.word	0x20000000

08003440 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af02      	add	r7, sp, #8
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003454:	d111      	bne.n	800347a <SPI_EndRxTransaction+0x3a>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800345e:	d004      	beq.n	800346a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003468:	d107      	bne.n	800347a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003478:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	2200      	movs	r2, #0
 8003482:	2180      	movs	r1, #128	@ 0x80
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f7ff febd 	bl	8003204 <SPI_WaitFlagStateUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d007      	beq.n	80034a0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003494:	f043 0220 	orr.w	r2, r3, #32
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e023      	b.n	80034e8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034a8:	d11d      	bne.n	80034e6 <SPI_EndRxTransaction+0xa6>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034b2:	d004      	beq.n	80034be <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034bc:	d113      	bne.n	80034e6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f7ff ff22 	bl	8003314 <SPI_WaitFifoStateUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d007      	beq.n	80034e6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034da:	f043 0220 	orr.w	r2, r3, #32
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e000      	b.n	80034e8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3710      	adds	r7, #16
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af02      	add	r7, sp, #8
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	2200      	movs	r2, #0
 8003504:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f7ff ff03 	bl	8003314 <SPI_WaitFifoStateUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003518:	f043 0220 	orr.w	r2, r3, #32
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e027      	b.n	8003574 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	2200      	movs	r2, #0
 800352c:	2180      	movs	r1, #128	@ 0x80
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f7ff fe68 	bl	8003204 <SPI_WaitFlagStateUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d007      	beq.n	800354a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800353e:	f043 0220 	orr.w	r2, r3, #32
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e014      	b.n	8003574 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2200      	movs	r2, #0
 8003552:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f7ff fedc 	bl	8003314 <SPI_WaitFifoStateUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d007      	beq.n	8003572 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e000      	b.n	8003574 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <malloc>:
 800357c:	4b02      	ldr	r3, [pc, #8]	@ (8003588 <malloc+0xc>)
 800357e:	4601      	mov	r1, r0
 8003580:	6818      	ldr	r0, [r3, #0]
 8003582:	f000 b825 	b.w	80035d0 <_malloc_r>
 8003586:	bf00      	nop
 8003588:	2000000c 	.word	0x2000000c

0800358c <sbrk_aligned>:
 800358c:	b570      	push	{r4, r5, r6, lr}
 800358e:	4e0f      	ldr	r6, [pc, #60]	@ (80035cc <sbrk_aligned+0x40>)
 8003590:	460c      	mov	r4, r1
 8003592:	6831      	ldr	r1, [r6, #0]
 8003594:	4605      	mov	r5, r0
 8003596:	b911      	cbnz	r1, 800359e <sbrk_aligned+0x12>
 8003598:	f000 f8ae 	bl	80036f8 <_sbrk_r>
 800359c:	6030      	str	r0, [r6, #0]
 800359e:	4621      	mov	r1, r4
 80035a0:	4628      	mov	r0, r5
 80035a2:	f000 f8a9 	bl	80036f8 <_sbrk_r>
 80035a6:	1c43      	adds	r3, r0, #1
 80035a8:	d103      	bne.n	80035b2 <sbrk_aligned+0x26>
 80035aa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80035ae:	4620      	mov	r0, r4
 80035b0:	bd70      	pop	{r4, r5, r6, pc}
 80035b2:	1cc4      	adds	r4, r0, #3
 80035b4:	f024 0403 	bic.w	r4, r4, #3
 80035b8:	42a0      	cmp	r0, r4
 80035ba:	d0f8      	beq.n	80035ae <sbrk_aligned+0x22>
 80035bc:	1a21      	subs	r1, r4, r0
 80035be:	4628      	mov	r0, r5
 80035c0:	f000 f89a 	bl	80036f8 <_sbrk_r>
 80035c4:	3001      	adds	r0, #1
 80035c6:	d1f2      	bne.n	80035ae <sbrk_aligned+0x22>
 80035c8:	e7ef      	b.n	80035aa <sbrk_aligned+0x1e>
 80035ca:	bf00      	nop
 80035cc:	200002ec 	.word	0x200002ec

080035d0 <_malloc_r>:
 80035d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035d4:	1ccd      	adds	r5, r1, #3
 80035d6:	f025 0503 	bic.w	r5, r5, #3
 80035da:	3508      	adds	r5, #8
 80035dc:	2d0c      	cmp	r5, #12
 80035de:	bf38      	it	cc
 80035e0:	250c      	movcc	r5, #12
 80035e2:	2d00      	cmp	r5, #0
 80035e4:	4606      	mov	r6, r0
 80035e6:	db01      	blt.n	80035ec <_malloc_r+0x1c>
 80035e8:	42a9      	cmp	r1, r5
 80035ea:	d904      	bls.n	80035f6 <_malloc_r+0x26>
 80035ec:	230c      	movs	r3, #12
 80035ee:	6033      	str	r3, [r6, #0]
 80035f0:	2000      	movs	r0, #0
 80035f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80036cc <_malloc_r+0xfc>
 80035fa:	f000 f869 	bl	80036d0 <__malloc_lock>
 80035fe:	f8d8 3000 	ldr.w	r3, [r8]
 8003602:	461c      	mov	r4, r3
 8003604:	bb44      	cbnz	r4, 8003658 <_malloc_r+0x88>
 8003606:	4629      	mov	r1, r5
 8003608:	4630      	mov	r0, r6
 800360a:	f7ff ffbf 	bl	800358c <sbrk_aligned>
 800360e:	1c43      	adds	r3, r0, #1
 8003610:	4604      	mov	r4, r0
 8003612:	d158      	bne.n	80036c6 <_malloc_r+0xf6>
 8003614:	f8d8 4000 	ldr.w	r4, [r8]
 8003618:	4627      	mov	r7, r4
 800361a:	2f00      	cmp	r7, #0
 800361c:	d143      	bne.n	80036a6 <_malloc_r+0xd6>
 800361e:	2c00      	cmp	r4, #0
 8003620:	d04b      	beq.n	80036ba <_malloc_r+0xea>
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	4639      	mov	r1, r7
 8003626:	4630      	mov	r0, r6
 8003628:	eb04 0903 	add.w	r9, r4, r3
 800362c:	f000 f864 	bl	80036f8 <_sbrk_r>
 8003630:	4581      	cmp	r9, r0
 8003632:	d142      	bne.n	80036ba <_malloc_r+0xea>
 8003634:	6821      	ldr	r1, [r4, #0]
 8003636:	1a6d      	subs	r5, r5, r1
 8003638:	4629      	mov	r1, r5
 800363a:	4630      	mov	r0, r6
 800363c:	f7ff ffa6 	bl	800358c <sbrk_aligned>
 8003640:	3001      	adds	r0, #1
 8003642:	d03a      	beq.n	80036ba <_malloc_r+0xea>
 8003644:	6823      	ldr	r3, [r4, #0]
 8003646:	442b      	add	r3, r5
 8003648:	6023      	str	r3, [r4, #0]
 800364a:	f8d8 3000 	ldr.w	r3, [r8]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	bb62      	cbnz	r2, 80036ac <_malloc_r+0xdc>
 8003652:	f8c8 7000 	str.w	r7, [r8]
 8003656:	e00f      	b.n	8003678 <_malloc_r+0xa8>
 8003658:	6822      	ldr	r2, [r4, #0]
 800365a:	1b52      	subs	r2, r2, r5
 800365c:	d420      	bmi.n	80036a0 <_malloc_r+0xd0>
 800365e:	2a0b      	cmp	r2, #11
 8003660:	d917      	bls.n	8003692 <_malloc_r+0xc2>
 8003662:	1961      	adds	r1, r4, r5
 8003664:	42a3      	cmp	r3, r4
 8003666:	6025      	str	r5, [r4, #0]
 8003668:	bf18      	it	ne
 800366a:	6059      	strne	r1, [r3, #4]
 800366c:	6863      	ldr	r3, [r4, #4]
 800366e:	bf08      	it	eq
 8003670:	f8c8 1000 	streq.w	r1, [r8]
 8003674:	5162      	str	r2, [r4, r5]
 8003676:	604b      	str	r3, [r1, #4]
 8003678:	4630      	mov	r0, r6
 800367a:	f000 f82f 	bl	80036dc <__malloc_unlock>
 800367e:	f104 000b 	add.w	r0, r4, #11
 8003682:	1d23      	adds	r3, r4, #4
 8003684:	f020 0007 	bic.w	r0, r0, #7
 8003688:	1ac2      	subs	r2, r0, r3
 800368a:	bf1c      	itt	ne
 800368c:	1a1b      	subne	r3, r3, r0
 800368e:	50a3      	strne	r3, [r4, r2]
 8003690:	e7af      	b.n	80035f2 <_malloc_r+0x22>
 8003692:	6862      	ldr	r2, [r4, #4]
 8003694:	42a3      	cmp	r3, r4
 8003696:	bf0c      	ite	eq
 8003698:	f8c8 2000 	streq.w	r2, [r8]
 800369c:	605a      	strne	r2, [r3, #4]
 800369e:	e7eb      	b.n	8003678 <_malloc_r+0xa8>
 80036a0:	4623      	mov	r3, r4
 80036a2:	6864      	ldr	r4, [r4, #4]
 80036a4:	e7ae      	b.n	8003604 <_malloc_r+0x34>
 80036a6:	463c      	mov	r4, r7
 80036a8:	687f      	ldr	r7, [r7, #4]
 80036aa:	e7b6      	b.n	800361a <_malloc_r+0x4a>
 80036ac:	461a      	mov	r2, r3
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	42a3      	cmp	r3, r4
 80036b2:	d1fb      	bne.n	80036ac <_malloc_r+0xdc>
 80036b4:	2300      	movs	r3, #0
 80036b6:	6053      	str	r3, [r2, #4]
 80036b8:	e7de      	b.n	8003678 <_malloc_r+0xa8>
 80036ba:	230c      	movs	r3, #12
 80036bc:	6033      	str	r3, [r6, #0]
 80036be:	4630      	mov	r0, r6
 80036c0:	f000 f80c 	bl	80036dc <__malloc_unlock>
 80036c4:	e794      	b.n	80035f0 <_malloc_r+0x20>
 80036c6:	6005      	str	r5, [r0, #0]
 80036c8:	e7d6      	b.n	8003678 <_malloc_r+0xa8>
 80036ca:	bf00      	nop
 80036cc:	200002f0 	.word	0x200002f0

080036d0 <__malloc_lock>:
 80036d0:	4801      	ldr	r0, [pc, #4]	@ (80036d8 <__malloc_lock+0x8>)
 80036d2:	f000 b84b 	b.w	800376c <__retarget_lock_acquire_recursive>
 80036d6:	bf00      	nop
 80036d8:	20000430 	.word	0x20000430

080036dc <__malloc_unlock>:
 80036dc:	4801      	ldr	r0, [pc, #4]	@ (80036e4 <__malloc_unlock+0x8>)
 80036de:	f000 b846 	b.w	800376e <__retarget_lock_release_recursive>
 80036e2:	bf00      	nop
 80036e4:	20000430 	.word	0x20000430

080036e8 <memset>:
 80036e8:	4402      	add	r2, r0
 80036ea:	4603      	mov	r3, r0
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d100      	bne.n	80036f2 <memset+0xa>
 80036f0:	4770      	bx	lr
 80036f2:	f803 1b01 	strb.w	r1, [r3], #1
 80036f6:	e7f9      	b.n	80036ec <memset+0x4>

080036f8 <_sbrk_r>:
 80036f8:	b538      	push	{r3, r4, r5, lr}
 80036fa:	4d06      	ldr	r5, [pc, #24]	@ (8003714 <_sbrk_r+0x1c>)
 80036fc:	2300      	movs	r3, #0
 80036fe:	4604      	mov	r4, r0
 8003700:	4608      	mov	r0, r1
 8003702:	602b      	str	r3, [r5, #0]
 8003704:	f7fd f9b2 	bl	8000a6c <_sbrk>
 8003708:	1c43      	adds	r3, r0, #1
 800370a:	d102      	bne.n	8003712 <_sbrk_r+0x1a>
 800370c:	682b      	ldr	r3, [r5, #0]
 800370e:	b103      	cbz	r3, 8003712 <_sbrk_r+0x1a>
 8003710:	6023      	str	r3, [r4, #0]
 8003712:	bd38      	pop	{r3, r4, r5, pc}
 8003714:	2000042c 	.word	0x2000042c

08003718 <__errno>:
 8003718:	4b01      	ldr	r3, [pc, #4]	@ (8003720 <__errno+0x8>)
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	2000000c 	.word	0x2000000c

08003724 <__libc_init_array>:
 8003724:	b570      	push	{r4, r5, r6, lr}
 8003726:	4d0d      	ldr	r5, [pc, #52]	@ (800375c <__libc_init_array+0x38>)
 8003728:	4c0d      	ldr	r4, [pc, #52]	@ (8003760 <__libc_init_array+0x3c>)
 800372a:	1b64      	subs	r4, r4, r5
 800372c:	10a4      	asrs	r4, r4, #2
 800372e:	2600      	movs	r6, #0
 8003730:	42a6      	cmp	r6, r4
 8003732:	d109      	bne.n	8003748 <__libc_init_array+0x24>
 8003734:	4d0b      	ldr	r5, [pc, #44]	@ (8003764 <__libc_init_array+0x40>)
 8003736:	4c0c      	ldr	r4, [pc, #48]	@ (8003768 <__libc_init_array+0x44>)
 8003738:	f000 f828 	bl	800378c <_init>
 800373c:	1b64      	subs	r4, r4, r5
 800373e:	10a4      	asrs	r4, r4, #2
 8003740:	2600      	movs	r6, #0
 8003742:	42a6      	cmp	r6, r4
 8003744:	d105      	bne.n	8003752 <__libc_init_array+0x2e>
 8003746:	bd70      	pop	{r4, r5, r6, pc}
 8003748:	f855 3b04 	ldr.w	r3, [r5], #4
 800374c:	4798      	blx	r3
 800374e:	3601      	adds	r6, #1
 8003750:	e7ee      	b.n	8003730 <__libc_init_array+0xc>
 8003752:	f855 3b04 	ldr.w	r3, [r5], #4
 8003756:	4798      	blx	r3
 8003758:	3601      	adds	r6, #1
 800375a:	e7f2      	b.n	8003742 <__libc_init_array+0x1e>
 800375c:	08003840 	.word	0x08003840
 8003760:	08003840 	.word	0x08003840
 8003764:	08003840 	.word	0x08003840
 8003768:	08003844 	.word	0x08003844

0800376c <__retarget_lock_acquire_recursive>:
 800376c:	4770      	bx	lr

0800376e <__retarget_lock_release_recursive>:
 800376e:	4770      	bx	lr

08003770 <memcpy>:
 8003770:	440a      	add	r2, r1
 8003772:	4291      	cmp	r1, r2
 8003774:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003778:	d100      	bne.n	800377c <memcpy+0xc>
 800377a:	4770      	bx	lr
 800377c:	b510      	push	{r4, lr}
 800377e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003782:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003786:	4291      	cmp	r1, r2
 8003788:	d1f9      	bne.n	800377e <memcpy+0xe>
 800378a:	bd10      	pop	{r4, pc}

0800378c <_init>:
 800378c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800378e:	bf00      	nop
 8003790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003792:	bc08      	pop	{r3}
 8003794:	469e      	mov	lr, r3
 8003796:	4770      	bx	lr

08003798 <_fini>:
 8003798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800379a:	bf00      	nop
 800379c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800379e:	bc08      	pop	{r3}
 80037a0:	469e      	mov	lr, r3
 80037a2:	4770      	bx	lr
