
main_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000137a4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  08013978  08013978  00023978  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014008  08014008  00024008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014010  08014010  00024010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08014014  08014014  00024014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a4  20000000  08014018  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00019c14  200000a8  080140bc  000300a8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20019cbc  080140bc  00039cbc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000300a4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000374de  00000000  00000000  000300d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005fd6  00000000  00000000  000675b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001d30  00000000  00000000  0006d588  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001ae0  00000000  00000000  0006f2b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010003  00000000  00000000  00070d98  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00009128  00000000  00000000  00080d9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00089ec3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007d7c  00000000  00000000  00089f40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a8 	.word	0x200000a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801395c 	.word	0x0801395c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000ac 	.word	0x200000ac
 800020c:	0801395c 	.word	0x0801395c

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800034e:	f1a4 0401 	sub.w	r4, r4, #1
 8000352:	d1e9      	bne.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f092 0f00 	teq	r2, #0
 80004fa:	bf14      	ite	ne
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e720      	b.n	8000354 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aedc 	beq.w	8000302 <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6c1      	b.n	8000302 <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2iz>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae8:	d215      	bcs.n	8000b16 <__aeabi_d2iz+0x36>
 8000aea:	d511      	bpl.n	8000b10 <__aeabi_d2iz+0x30>
 8000aec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d912      	bls.n	8000b1c <__aeabi_d2iz+0x3c>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b06:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	4240      	negne	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d105      	bne.n	8000b28 <__aeabi_d2iz+0x48>
 8000b1c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	bf08      	it	eq
 8000b22:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295
 8000be4:	f000 b97a 	b.w	8000edc <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	468c      	mov	ip, r1
 8000c06:	460d      	mov	r5, r1
 8000c08:	4604      	mov	r4, r0
 8000c0a:	9e08      	ldr	r6, [sp, #32]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d151      	bne.n	8000cb4 <__udivmoddi4+0xb4>
 8000c10:	428a      	cmp	r2, r1
 8000c12:	4617      	mov	r7, r2
 8000c14:	d96d      	bls.n	8000cf2 <__udivmoddi4+0xf2>
 8000c16:	fab2 fe82 	clz	lr, r2
 8000c1a:	f1be 0f00 	cmp.w	lr, #0
 8000c1e:	d00b      	beq.n	8000c38 <__udivmoddi4+0x38>
 8000c20:	f1ce 0c20 	rsb	ip, lr, #32
 8000c24:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c28:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c2c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c30:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c34:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c38:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c3c:	0c25      	lsrs	r5, r4, #16
 8000c3e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c42:	fa1f f987 	uxth.w	r9, r7
 8000c46:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c4a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c4e:	fb08 f309 	mul.w	r3, r8, r9
 8000c52:	42ab      	cmp	r3, r5
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x6c>
 8000c56:	19ed      	adds	r5, r5, r7
 8000c58:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c5c:	f080 8123 	bcs.w	8000ea6 <__udivmoddi4+0x2a6>
 8000c60:	42ab      	cmp	r3, r5
 8000c62:	f240 8120 	bls.w	8000ea6 <__udivmoddi4+0x2a6>
 8000c66:	f1a8 0802 	sub.w	r8, r8, #2
 8000c6a:	443d      	add	r5, r7
 8000c6c:	1aed      	subs	r5, r5, r3
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c74:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c78:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c7c:	fb00 f909 	mul.w	r9, r0, r9
 8000c80:	45a1      	cmp	r9, r4
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x98>
 8000c84:	19e4      	adds	r4, r4, r7
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	f080 810a 	bcs.w	8000ea2 <__udivmoddi4+0x2a2>
 8000c8e:	45a1      	cmp	r9, r4
 8000c90:	f240 8107 	bls.w	8000ea2 <__udivmoddi4+0x2a2>
 8000c94:	3802      	subs	r0, #2
 8000c96:	443c      	add	r4, r7
 8000c98:	eba4 0409 	sub.w	r4, r4, r9
 8000c9c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d061      	beq.n	8000d6a <__udivmoddi4+0x16a>
 8000ca6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000caa:	2300      	movs	r3, #0
 8000cac:	6034      	str	r4, [r6, #0]
 8000cae:	6073      	str	r3, [r6, #4]
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d907      	bls.n	8000cc8 <__udivmoddi4+0xc8>
 8000cb8:	2e00      	cmp	r6, #0
 8000cba:	d054      	beq.n	8000d66 <__udivmoddi4+0x166>
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cc2:	4608      	mov	r0, r1
 8000cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc8:	fab3 f183 	clz	r1, r3
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	f040 808e 	bne.w	8000dee <__udivmoddi4+0x1ee>
 8000cd2:	42ab      	cmp	r3, r5
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xdc>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80fa 	bhi.w	8000ed0 <__udivmoddi4+0x2d0>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb65 0503 	sbc.w	r5, r5, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	46ac      	mov	ip, r5
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d03f      	beq.n	8000d6a <__udivmoddi4+0x16a>
 8000cea:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	b912      	cbnz	r2, 8000cfa <__udivmoddi4+0xfa>
 8000cf4:	2701      	movs	r7, #1
 8000cf6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cfa:	fab7 fe87 	clz	lr, r7
 8000cfe:	f1be 0f00 	cmp.w	lr, #0
 8000d02:	d134      	bne.n	8000d6e <__udivmoddi4+0x16e>
 8000d04:	1beb      	subs	r3, r5, r7
 8000d06:	0c3a      	lsrs	r2, r7, #16
 8000d08:	fa1f fc87 	uxth.w	ip, r7
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d12:	0c25      	lsrs	r5, r4, #16
 8000d14:	fb02 3318 	mls	r3, r2, r8, r3
 8000d18:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d1c:	fb0c f308 	mul.w	r3, ip, r8
 8000d20:	42ab      	cmp	r3, r5
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x134>
 8000d24:	19ed      	adds	r5, r5, r7
 8000d26:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x132>
 8000d2c:	42ab      	cmp	r3, r5
 8000d2e:	f200 80d1 	bhi.w	8000ed4 <__udivmoddi4+0x2d4>
 8000d32:	4680      	mov	r8, r0
 8000d34:	1aed      	subs	r5, r5, r3
 8000d36:	b2a3      	uxth	r3, r4
 8000d38:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d3c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d40:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d44:	fb0c fc00 	mul.w	ip, ip, r0
 8000d48:	45a4      	cmp	ip, r4
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x15c>
 8000d4c:	19e4      	adds	r4, r4, r7
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x15a>
 8000d54:	45a4      	cmp	ip, r4
 8000d56:	f200 80b8 	bhi.w	8000eca <__udivmoddi4+0x2ca>
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	eba4 040c 	sub.w	r4, r4, ip
 8000d60:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d64:	e79d      	b.n	8000ca2 <__udivmoddi4+0xa2>
 8000d66:	4631      	mov	r1, r6
 8000d68:	4630      	mov	r0, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	f1ce 0420 	rsb	r4, lr, #32
 8000d72:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d76:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d7a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d7e:	0c3a      	lsrs	r2, r7, #16
 8000d80:	fa25 f404 	lsr.w	r4, r5, r4
 8000d84:	ea48 0803 	orr.w	r8, r8, r3
 8000d88:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d8c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d90:	fb02 4411 	mls	r4, r2, r1, r4
 8000d94:	fa1f fc87 	uxth.w	ip, r7
 8000d98:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d9c:	fb01 f30c 	mul.w	r3, r1, ip
 8000da0:	42ab      	cmp	r3, r5
 8000da2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000da6:	d909      	bls.n	8000dbc <__udivmoddi4+0x1bc>
 8000da8:	19ed      	adds	r5, r5, r7
 8000daa:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dae:	f080 808a 	bcs.w	8000ec6 <__udivmoddi4+0x2c6>
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	f240 8087 	bls.w	8000ec6 <__udivmoddi4+0x2c6>
 8000db8:	3902      	subs	r1, #2
 8000dba:	443d      	add	r5, r7
 8000dbc:	1aeb      	subs	r3, r5, r3
 8000dbe:	fa1f f588 	uxth.w	r5, r8
 8000dc2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dc6:	fb02 3310 	mls	r3, r2, r0, r3
 8000dca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dce:	fb00 f30c 	mul.w	r3, r0, ip
 8000dd2:	42ab      	cmp	r3, r5
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x1e6>
 8000dd6:	19ed      	adds	r5, r5, r7
 8000dd8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ddc:	d26f      	bcs.n	8000ebe <__udivmoddi4+0x2be>
 8000dde:	42ab      	cmp	r3, r5
 8000de0:	d96d      	bls.n	8000ebe <__udivmoddi4+0x2be>
 8000de2:	3802      	subs	r0, #2
 8000de4:	443d      	add	r5, r7
 8000de6:	1aeb      	subs	r3, r5, r3
 8000de8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dec:	e78f      	b.n	8000d0e <__udivmoddi4+0x10e>
 8000dee:	f1c1 0720 	rsb	r7, r1, #32
 8000df2:	fa22 f807 	lsr.w	r8, r2, r7
 8000df6:	408b      	lsls	r3, r1
 8000df8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dfc:	ea48 0303 	orr.w	r3, r8, r3
 8000e00:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e04:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e08:	40fd      	lsrs	r5, r7
 8000e0a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e0e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e12:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e16:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e1a:	fa1f f883 	uxth.w	r8, r3
 8000e1e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e22:	fb09 f408 	mul.w	r4, r9, r8
 8000e26:	42ac      	cmp	r4, r5
 8000e28:	fa02 f201 	lsl.w	r2, r2, r1
 8000e2c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x244>
 8000e32:	18ed      	adds	r5, r5, r3
 8000e34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e38:	d243      	bcs.n	8000ec2 <__udivmoddi4+0x2c2>
 8000e3a:	42ac      	cmp	r4, r5
 8000e3c:	d941      	bls.n	8000ec2 <__udivmoddi4+0x2c2>
 8000e3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e42:	441d      	add	r5, r3
 8000e44:	1b2d      	subs	r5, r5, r4
 8000e46:	fa1f fe8e 	uxth.w	lr, lr
 8000e4a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e4e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e52:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e56:	fb00 f808 	mul.w	r8, r0, r8
 8000e5a:	45a0      	cmp	r8, r4
 8000e5c:	d907      	bls.n	8000e6e <__udivmoddi4+0x26e>
 8000e5e:	18e4      	adds	r4, r4, r3
 8000e60:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e64:	d229      	bcs.n	8000eba <__udivmoddi4+0x2ba>
 8000e66:	45a0      	cmp	r8, r4
 8000e68:	d927      	bls.n	8000eba <__udivmoddi4+0x2ba>
 8000e6a:	3802      	subs	r0, #2
 8000e6c:	441c      	add	r4, r3
 8000e6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e72:	eba4 0408 	sub.w	r4, r4, r8
 8000e76:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7a:	454c      	cmp	r4, r9
 8000e7c:	46c6      	mov	lr, r8
 8000e7e:	464d      	mov	r5, r9
 8000e80:	d315      	bcc.n	8000eae <__udivmoddi4+0x2ae>
 8000e82:	d012      	beq.n	8000eaa <__udivmoddi4+0x2aa>
 8000e84:	b156      	cbz	r6, 8000e9c <__udivmoddi4+0x29c>
 8000e86:	ebba 030e 	subs.w	r3, sl, lr
 8000e8a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e8e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e92:	40cb      	lsrs	r3, r1
 8000e94:	431f      	orrs	r7, r3
 8000e96:	40cc      	lsrs	r4, r1
 8000e98:	6037      	str	r7, [r6, #0]
 8000e9a:	6074      	str	r4, [r6, #4]
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	e6f8      	b.n	8000c98 <__udivmoddi4+0x98>
 8000ea6:	4690      	mov	r8, r2
 8000ea8:	e6e0      	b.n	8000c6c <__udivmoddi4+0x6c>
 8000eaa:	45c2      	cmp	sl, r8
 8000eac:	d2ea      	bcs.n	8000e84 <__udivmoddi4+0x284>
 8000eae:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb2:	eb69 0503 	sbc.w	r5, r9, r3
 8000eb6:	3801      	subs	r0, #1
 8000eb8:	e7e4      	b.n	8000e84 <__udivmoddi4+0x284>
 8000eba:	4628      	mov	r0, r5
 8000ebc:	e7d7      	b.n	8000e6e <__udivmoddi4+0x26e>
 8000ebe:	4640      	mov	r0, r8
 8000ec0:	e791      	b.n	8000de6 <__udivmoddi4+0x1e6>
 8000ec2:	4681      	mov	r9, r0
 8000ec4:	e7be      	b.n	8000e44 <__udivmoddi4+0x244>
 8000ec6:	4601      	mov	r1, r0
 8000ec8:	e778      	b.n	8000dbc <__udivmoddi4+0x1bc>
 8000eca:	3802      	subs	r0, #2
 8000ecc:	443c      	add	r4, r7
 8000ece:	e745      	b.n	8000d5c <__udivmoddi4+0x15c>
 8000ed0:	4608      	mov	r0, r1
 8000ed2:	e708      	b.n	8000ce6 <__udivmoddi4+0xe6>
 8000ed4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed8:	443d      	add	r5, r7
 8000eda:	e72b      	b.n	8000d34 <__udivmoddi4+0x134>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ee4:	4a0e      	ldr	r2, [pc, #56]	; (8000f20 <HAL_Init+0x40>)
 8000ee6:	4b0e      	ldr	r3, [pc, #56]	; (8000f20 <HAL_Init+0x40>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef0:	4a0b      	ldr	r2, [pc, #44]	; (8000f20 <HAL_Init+0x40>)
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <HAL_Init+0x40>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000efc:	4a08      	ldr	r2, [pc, #32]	; (8000f20 <HAL_Init+0x40>)
 8000efe:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <HAL_Init+0x40>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f08:	2003      	movs	r0, #3
 8000f0a:	f000 fe25 	bl	8001b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f010 fd60 	bl	80119d4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000f14:	f00f fef4 	bl	8010d00 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023c00 	.word	0x40023c00

08000f24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  uwTick++;
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <HAL_IncTick+0x18>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	4a03      	ldr	r2, [pc, #12]	; (8000f3c <HAL_IncTick+0x18>)
 8000f30:	6013      	str	r3, [r2, #0]
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	20018940 	.word	0x20018940

08000f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return uwTick;
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <HAL_GetTick+0x14>)
 8000f46:	681b      	ldr	r3, [r3, #0]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20018940 	.word	0x20018940

08000f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f60:	f7ff ffee 	bl	8000f40 <HAL_GetTick>
 8000f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f70:	d002      	beq.n	8000f78 <HAL_Delay+0x20>
  {
     wait++;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	3301      	adds	r3, #1
 8000f76:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000f78:	bf00      	nop
 8000f7a:	f7ff ffe1 	bl	8000f40 <HAL_GetTick>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	1ad2      	subs	r2, r2, r3
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d3f7      	bcc.n	8000f7a <HAL_Delay+0x22>
  {
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b084      	sub	sp, #16
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d101      	bne.n	8000fa8 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e033      	b.n	8001010 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d109      	bne.n	8000fc4 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f00f fed0 	bl	8010d64 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f003 0310 	and.w	r3, r3, #16
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d118      	bne.n	8001002 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fd8:	f023 0302 	bic.w	r3, r3, #2
 8000fdc:	f043 0202 	orr.w	r2, r3, #2
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f000 fb71 	bl	80016cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff4:	f023 0303 	bic.w	r3, r3, #3
 8000ff8:	f043 0201 	orr.w	r2, r3, #1
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	641a      	str	r2, [r3, #64]	; 0x40
 8001000:	e001      	b.n	8001006 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	2300      	movs	r3, #0
 8001026:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	2b02      	cmp	r3, #2
 8001034:	bf0c      	ite	eq
 8001036:	2301      	moveq	r3, #1
 8001038:	2300      	movne	r3, #0
 800103a:	b2db      	uxtb	r3, r3
 800103c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0320 	and.w	r3, r3, #32
 8001048:	2b20      	cmp	r3, #32
 800104a:	bf0c      	ite	eq
 800104c:	2301      	moveq	r3, #1
 800104e:	2300      	movne	r3, #0
 8001050:	b2db      	uxtb	r3, r3
 8001052:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d049      	beq.n	80010ee <HAL_ADC_IRQHandler+0xd6>
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d046      	beq.n	80010ee <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001064:	f003 0310 	and.w	r3, r3, #16
 8001068:	2b00      	cmp	r3, #0
 800106a:	d105      	bne.n	8001078 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001070:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d12b      	bne.n	80010de <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800108a:	2b00      	cmp	r3, #0
 800108c:	d127      	bne.n	80010de <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001094:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001098:	2b00      	cmp	r3, #0
 800109a:	d006      	beq.n	80010aa <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d119      	bne.n	80010de <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	6812      	ldr	r2, [r2, #0]
 80010b2:	6852      	ldr	r2, [r2, #4]
 80010b4:	f022 0220 	bic.w	r2, r2, #32
 80010b8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d105      	bne.n	80010de <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d6:	f043 0201 	orr.w	r2, r3, #1
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */ 
    HAL_ADC_ConvCpltCallback(hadc);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f00a fb10 	bl	800b704 <HAL_ADC_ConvCpltCallback>
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f06f 0212 	mvn.w	r2, #18
 80010ec:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0304 	and.w	r3, r3, #4
 80010f8:	2b04      	cmp	r3, #4
 80010fa:	bf0c      	ite	eq
 80010fc:	2301      	moveq	r3, #1
 80010fe:	2300      	movne	r3, #0
 8001100:	b2db      	uxtb	r3, r3
 8001102:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800110e:	2b80      	cmp	r3, #128	; 0x80
 8001110:	bf0c      	ite	eq
 8001112:	2301      	moveq	r3, #1
 8001114:	2300      	movne	r3, #0
 8001116:	b2db      	uxtb	r3, r3
 8001118:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d057      	beq.n	80011d0 <HAL_ADC_IRQHandler+0x1b8>
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d054      	beq.n	80011d0 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	f003 0310 	and.w	r3, r3, #16
 800112e:	2b00      	cmp	r3, #0
 8001130:	d105      	bne.n	800113e <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d139      	bne.n	80011c0 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001152:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001156:	2b00      	cmp	r3, #0
 8001158:	d006      	beq.n	8001168 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001164:	2b00      	cmp	r3, #0
 8001166:	d12b      	bne.n	80011c0 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001172:	2b00      	cmp	r3, #0
 8001174:	d124      	bne.n	80011c0 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001180:	2b00      	cmp	r3, #0
 8001182:	d11d      	bne.n	80011c0 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001188:	2b00      	cmp	r3, #0
 800118a:	d119      	bne.n	80011c0 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	6812      	ldr	r2, [r2, #0]
 8001194:	6852      	ldr	r2, [r2, #4]
 8001196:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800119a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d105      	bne.n	80011c0 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b8:	f043 0201 	orr.w	r2, r3, #1
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Conversion complete callback */ 
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f000 fbf5 	bl	80019b0 <HAL_ADCEx_InjectedConvCpltCallback>
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f06f 020c 	mvn.w	r2, #12
 80011ce:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b01      	cmp	r3, #1
 80011dc:	bf0c      	ite	eq
 80011de:	2301      	moveq	r3, #1
 80011e0:	2300      	movne	r3, #0
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011f0:	2b40      	cmp	r3, #64	; 0x40
 80011f2:	bf0c      	ite	eq
 80011f4:	2301      	moveq	r3, #1
 80011f6:	2300      	movne	r3, #0
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d017      	beq.n	8001232 <HAL_ADC_IRQHandler+0x21a>
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d014      	beq.n	8001232 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b01      	cmp	r3, #1
 8001214:	d10d      	bne.n	8001232 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 f916 	bl	8001454 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f06f 0201 	mvn.w	r2, #1
 8001230:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0320 	and.w	r3, r3, #32
 800123c:	2b20      	cmp	r3, #32
 800123e:	bf0c      	ite	eq
 8001240:	2301      	moveq	r3, #1
 8001242:	2300      	movne	r3, #0
 8001244:	b2db      	uxtb	r3, r3
 8001246:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001252:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001256:	bf0c      	ite	eq
 8001258:	2301      	moveq	r3, #1
 800125a:	2300      	movne	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d015      	beq.n	8001292 <HAL_ADC_IRQHandler+0x27a>
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d012      	beq.n	8001292 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001270:	f043 0202 	orr.w	r2, r3, #2
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f06f 0220 	mvn.w	r2, #32
 8001280:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADC_ErrorCallback(hadc);
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f000 f8f0 	bl	8001468 <HAL_ADC_ErrorCallback>
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f06f 0220 	mvn.w	r2, #32
 8001290:	601a      	str	r2, [r3, #0]
  }
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d101      	bne.n	80012ba <HAL_ADC_Start_DMA+0x1e>
 80012b6:	2302      	movs	r3, #2
 80012b8:	e0b0      	b.n	800141c <HAL_ADC_Start_DMA+0x180>
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2201      	movs	r2, #1
 80012be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d018      	beq.n	8001302 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	6892      	ldr	r2, [r2, #8]
 80012da:	f042 0201 	orr.w	r2, r2, #1
 80012de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80012e0:	4b50      	ldr	r3, [pc, #320]	; (8001424 <HAL_ADC_Start_DMA+0x188>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a50      	ldr	r2, [pc, #320]	; (8001428 <HAL_ADC_Start_DMA+0x18c>)
 80012e6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ea:	0c9a      	lsrs	r2, r3, #18
 80012ec:	4613      	mov	r3, r2
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	4413      	add	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80012f4:	e002      	b.n	80012fc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d1f9      	bne.n	80012f6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	f003 0301 	and.w	r3, r3, #1
 800130c:	2b00      	cmp	r3, #0
 800130e:	f000 8084 	beq.w	800141a <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001316:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800131a:	f023 0301 	bic.w	r3, r3, #1
 800131e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001330:	2b00      	cmp	r3, #0
 8001332:	d007      	beq.n	8001344 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001338:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800133c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d006      	beq.n	800135e <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001354:	f023 0206 	bic.w	r2, r3, #6
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	645a      	str	r2, [r3, #68]	; 0x44
 800135c:	e002      	b.n	8001364 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2200      	movs	r2, #0
 8001362:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800136c:	4b2f      	ldr	r3, [pc, #188]	; (800142c <HAL_ADC_Start_DMA+0x190>)
 800136e:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001374:	4a2e      	ldr	r2, [pc, #184]	; (8001430 <HAL_ADC_Start_DMA+0x194>)
 8001376:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800137c:	4a2d      	ldr	r2, [pc, #180]	; (8001434 <HAL_ADC_Start_DMA+0x198>)
 800137e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001384:	4a2c      	ldr	r2, [pc, #176]	; (8001438 <HAL_ADC_Start_DMA+0x19c>)
 8001386:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001390:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	6812      	ldr	r2, [r2, #0]
 800139a:	6852      	ldr	r2, [r2, #4]
 800139c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80013a0:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	6812      	ldr	r2, [r2, #0]
 80013aa:	6892      	ldr	r2, [r2, #8]
 80013ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80013b0:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	334c      	adds	r3, #76	; 0x4c
 80013bc:	4619      	mov	r1, r3
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f000 fcd5 	bl	8001d70 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 031f 	and.w	r3, r3, #31
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10f      	bne.n	80013f2 <HAL_ADC_Start_DMA+0x156>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d11c      	bne.n	800141a <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	6812      	ldr	r2, [r2, #0]
 80013e8:	6892      	ldr	r2, [r2, #8]
 80013ea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	e013      	b.n	800141a <HAL_ADC_Start_DMA+0x17e>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a11      	ldr	r2, [pc, #68]	; (800143c <HAL_ADC_Start_DMA+0x1a0>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d10e      	bne.n	800141a <HAL_ADC_Start_DMA+0x17e>
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d107      	bne.n	800141a <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	6892      	ldr	r2, [r2, #8]
 8001414:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001418:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000038 	.word	0x20000038
 8001428:	431bde83 	.word	0x431bde83
 800142c:	40012300 	.word	0x40012300
 8001430:	080018c1 	.word	0x080018c1
 8001434:	08001967 	.word	0x08001967
 8001438:	08001983 	.word	0x08001983
 800143c:	40012000 	.word	0x40012000

08001440 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800147c:	b490      	push	{r4, r7}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001490:	2b01      	cmp	r3, #1
 8001492:	d101      	bne.n	8001498 <HAL_ADC_ConfigChannel+0x1c>
 8001494:	2302      	movs	r3, #2
 8001496:	e109      	b.n	80016ac <HAL_ADC_ConfigChannel+0x230>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b09      	cmp	r3, #9
 80014a6:	d926      	bls.n	80014f6 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68d9      	ldr	r1, [r3, #12]
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	4618      	mov	r0, r3
 80014ba:	4603      	mov	r3, r0
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	4403      	add	r3, r0
 80014c0:	3b1e      	subs	r3, #30
 80014c2:	2007      	movs	r0, #7
 80014c4:	fa00 f303 	lsl.w	r3, r0, r3
 80014c8:	43db      	mvns	r3, r3
 80014ca:	400b      	ands	r3, r1
 80014cc:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68d9      	ldr	r1, [r3, #12]
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	6898      	ldr	r0, [r3, #8]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	461c      	mov	r4, r3
 80014e4:	4623      	mov	r3, r4
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	4423      	add	r3, r4
 80014ea:	3b1e      	subs	r3, #30
 80014ec:	fa00 f303 	lsl.w	r3, r0, r3
 80014f0:	430b      	orrs	r3, r1
 80014f2:	60d3      	str	r3, [r2, #12]
 80014f4:	e023      	b.n	800153e <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6919      	ldr	r1, [r3, #16]
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	b29b      	uxth	r3, r3
 8001506:	4618      	mov	r0, r3
 8001508:	4603      	mov	r3, r0
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4403      	add	r3, r0
 800150e:	2007      	movs	r0, #7
 8001510:	fa00 f303 	lsl.w	r3, r0, r3
 8001514:	43db      	mvns	r3, r3
 8001516:	400b      	ands	r3, r1
 8001518:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6919      	ldr	r1, [r3, #16]
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	6898      	ldr	r0, [r3, #8]
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	b29b      	uxth	r3, r3
 800152e:	461c      	mov	r4, r3
 8001530:	4623      	mov	r3, r4
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4423      	add	r3, r4
 8001536:	fa00 f303 	lsl.w	r3, r0, r3
 800153a:	430b      	orrs	r3, r1
 800153c:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b06      	cmp	r3, #6
 8001544:	d824      	bhi.n	8001590 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6819      	ldr	r1, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	3b05      	subs	r3, #5
 800155c:	221f      	movs	r2, #31
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	4003      	ands	r3, r0
 8001566:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6819      	ldr	r1, [r3, #0]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	b29b      	uxth	r3, r3
 8001578:	461c      	mov	r4, r3
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	3b05      	subs	r3, #5
 8001586:	fa04 f303 	lsl.w	r3, r4, r3
 800158a:	4303      	orrs	r3, r0
 800158c:	634b      	str	r3, [r1, #52]	; 0x34
 800158e:	e04c      	b.n	800162a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b0c      	cmp	r3, #12
 8001596:	d824      	bhi.n	80015e2 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	3b23      	subs	r3, #35	; 0x23
 80015ae:	221f      	movs	r2, #31
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	43db      	mvns	r3, r3
 80015b6:	4003      	ands	r3, r0
 80015b8:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6819      	ldr	r1, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	461c      	mov	r4, r3
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	3b23      	subs	r3, #35	; 0x23
 80015d8:	fa04 f303 	lsl.w	r3, r4, r3
 80015dc:	4303      	orrs	r3, r0
 80015de:	630b      	str	r3, [r1, #48]	; 0x30
 80015e0:	e023      	b.n	800162a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6819      	ldr	r1, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685a      	ldr	r2, [r3, #4]
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	3b41      	subs	r3, #65	; 0x41
 80015f8:	221f      	movs	r2, #31
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	43db      	mvns	r3, r3
 8001600:	4003      	ands	r3, r0
 8001602:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6819      	ldr	r1, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	b29b      	uxth	r3, r3
 8001614:	461c      	mov	r4, r3
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	4613      	mov	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	3b41      	subs	r3, #65	; 0x41
 8001622:	fa04 f303 	lsl.w	r3, r4, r3
 8001626:	4303      	orrs	r3, r0
 8001628:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800162a:	4b23      	ldr	r3, [pc, #140]	; (80016b8 <HAL_ADC_ConfigChannel+0x23c>)
 800162c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a22      	ldr	r2, [pc, #136]	; (80016bc <HAL_ADC_ConfigChannel+0x240>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d109      	bne.n	800164c <HAL_ADC_ConfigChannel+0x1d0>
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b12      	cmp	r3, #18
 800163e:	d105      	bne.n	800164c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a1a      	ldr	r2, [pc, #104]	; (80016bc <HAL_ADC_ConfigChannel+0x240>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d125      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x226>
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a19      	ldr	r2, [pc, #100]	; (80016c0 <HAL_ADC_ConfigChannel+0x244>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d003      	beq.n	8001668 <HAL_ADC_ConfigChannel+0x1ec>
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2b11      	cmp	r3, #17
 8001666:	d11c      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a11      	ldr	r2, [pc, #68]	; (80016c0 <HAL_ADC_ConfigChannel+0x244>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d111      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x226>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <HAL_ADC_ConfigChannel+0x248>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a11      	ldr	r2, [pc, #68]	; (80016c8 <HAL_ADC_ConfigChannel+0x24c>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	0c9a      	lsrs	r2, r3, #18
 800168a:	4613      	mov	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4413      	add	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001694:	e002      	b.n	800169c <HAL_ADC_ConfigChannel+0x220>
      {
        counter--;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	3b01      	subs	r3, #1
 800169a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f9      	bne.n	8001696 <HAL_ADC_ConfigChannel+0x21a>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3710      	adds	r7, #16
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc90      	pop	{r4, r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40012300 	.word	0x40012300
 80016bc:	40012000 	.word	0x40012000
 80016c0:	10000012 	.word	0x10000012
 80016c4:	20000038 	.word	0x20000038
 80016c8:	431bde83 	.word	0x431bde83

080016cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016d4:	4b78      	ldr	r3, [pc, #480]	; (80018b8 <ADC_Init+0x1ec>)
 80016d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	431a      	orrs	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	6852      	ldr	r2, [r2, #4]
 80016fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001700:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6812      	ldr	r2, [r2, #0]
 800170a:	6851      	ldr	r1, [r2, #4]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	6912      	ldr	r2, [r2, #16]
 8001710:	0212      	lsls	r2, r2, #8
 8001712:	430a      	orrs	r2, r1
 8001714:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	6812      	ldr	r2, [r2, #0]
 800171e:	6852      	ldr	r2, [r2, #4]
 8001720:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001724:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6812      	ldr	r2, [r2, #0]
 800172e:	6851      	ldr	r1, [r2, #4]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	6892      	ldr	r2, [r2, #8]
 8001734:	430a      	orrs	r2, r1
 8001736:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	6892      	ldr	r2, [r2, #8]
 8001742:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	6891      	ldr	r1, [r2, #8]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	68d2      	ldr	r2, [r2, #12]
 8001756:	430a      	orrs	r2, r1
 8001758:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175e:	4a57      	ldr	r2, [pc, #348]	; (80018bc <ADC_Init+0x1f0>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d022      	beq.n	80017aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	6892      	ldr	r2, [r2, #8]
 800176e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001772:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	6891      	ldr	r1, [r2, #8]
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001782:	430a      	orrs	r2, r1
 8001784:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	6892      	ldr	r2, [r2, #8]
 8001790:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001794:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6812      	ldr	r2, [r2, #0]
 800179e:	6891      	ldr	r1, [r2, #8]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80017a4:	430a      	orrs	r2, r1
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	e00f      	b.n	80017ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	6892      	ldr	r2, [r2, #8]
 80017b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	6812      	ldr	r2, [r2, #0]
 80017c2:	6892      	ldr	r2, [r2, #8]
 80017c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017c8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6812      	ldr	r2, [r2, #0]
 80017d2:	6892      	ldr	r2, [r2, #8]
 80017d4:	f022 0202 	bic.w	r2, r2, #2
 80017d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	6891      	ldr	r1, [r2, #8]
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6992      	ldr	r2, [r2, #24]
 80017e8:	0052      	lsls	r2, r2, #1
 80017ea:	430a      	orrs	r2, r1
 80017ec:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a1b      	ldr	r3, [r3, #32]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d01b      	beq.n	800182e <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	6852      	ldr	r2, [r2, #4]
 8001800:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001804:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	6812      	ldr	r2, [r2, #0]
 800180e:	6852      	ldr	r2, [r2, #4]
 8001810:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001814:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	6812      	ldr	r2, [r2, #0]
 800181e:	6851      	ldr	r1, [r2, #4]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001824:	3a01      	subs	r2, #1
 8001826:	0352      	lsls	r2, r2, #13
 8001828:	430a      	orrs	r2, r1
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	e007      	b.n	800183e <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	6852      	ldr	r2, [r2, #4]
 8001838:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800183c:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	6812      	ldr	r2, [r2, #0]
 8001846:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001848:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800184c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	6812      	ldr	r2, [r2, #0]
 8001856:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	69d2      	ldr	r2, [r2, #28]
 800185c:	3a01      	subs	r2, #1
 800185e:	0512      	lsls	r2, r2, #20
 8001860:	430a      	orrs	r2, r1
 8001862:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	6812      	ldr	r2, [r2, #0]
 800186c:	6892      	ldr	r2, [r2, #8]
 800186e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001872:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6812      	ldr	r2, [r2, #0]
 800187c:	6891      	ldr	r1, [r2, #8]
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001882:	0252      	lsls	r2, r2, #9
 8001884:	430a      	orrs	r2, r1
 8001886:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	6892      	ldr	r2, [r2, #8]
 8001892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001896:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6812      	ldr	r2, [r2, #0]
 80018a0:	6891      	ldr	r1, [r2, #8]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	6952      	ldr	r2, [r2, #20]
 80018a6:	0292      	lsls	r2, r2, #10
 80018a8:	430a      	orrs	r2, r1
 80018aa:	609a      	str	r2, [r3, #8]
}
 80018ac:	bf00      	nop
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr
 80018b8:	40012300 	.word	0x40012300
 80018bc:	0f000001 	.word	0x0f000001

080018c0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018cc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d13c      	bne.n	8001954 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d12b      	bne.n	800194c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d127      	bne.n	800194c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001902:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001906:	2b00      	cmp	r3, #0
 8001908:	d006      	beq.n	8001918 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001914:	2b00      	cmp	r3, #0
 8001916:	d119      	bne.n	800194c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	6812      	ldr	r2, [r2, #0]
 8001920:	6852      	ldr	r2, [r2, #4]
 8001922:	f022 0220 	bic.w	r2, r2, #32
 8001926:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001938:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d105      	bne.n	800194c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001944:	f043 0201 	orr.w	r2, r3, #1
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 800194c:	68f8      	ldr	r0, [r7, #12]
 800194e:	f009 fed9 	bl	800b704 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001952:	e004      	b.n	800195e <ADC_DMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	4798      	blx	r3
}
 800195e:	bf00      	nop
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b084      	sub	sp, #16
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001972:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001974:	68f8      	ldr	r0, [r7, #12]
 8001976:	f7ff fd63 	bl	8001440 <HAL_ADC_ConvHalfCpltCallback>
}
 800197a:	bf00      	nop
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b084      	sub	sp, #16
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800198e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2240      	movs	r2, #64	; 0x40
 8001994:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	f043 0204 	orr.w	r2, r3, #4
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f7ff fd60 	bl	8001468 <HAL_ADC_ErrorCallback>
}
 80019a8:	bf00      	nop
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d4:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <NVIC_SetPriorityGrouping+0x44>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019da:	68ba      	ldr	r2, [r7, #8]
 80019dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e0:	4013      	ands	r3, r2
 80019e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019f6:	4a04      	ldr	r2, [pc, #16]	; (8001a08 <NVIC_SetPriorityGrouping+0x44>)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	60d3      	str	r3, [r2, #12]
}
 80019fc:	bf00      	nop
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <NVIC_GetPriorityGrouping+0x18>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	0a1b      	lsrs	r3, r3, #8
 8001a16:	f003 0307 	and.w	r3, r3, #7
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a32:	4909      	ldr	r1, [pc, #36]	; (8001a58 <NVIC_EnableIRQ+0x30>)
 8001a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a38:	095b      	lsrs	r3, r3, #5
 8001a3a:	79fa      	ldrb	r2, [r7, #7]
 8001a3c:	f002 021f 	and.w	r2, r2, #31
 8001a40:	2001      	movs	r0, #1
 8001a42:	fa00 f202 	lsl.w	r2, r0, r2
 8001a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100

08001a5c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	da0b      	bge.n	8001a88 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	490d      	ldr	r1, [pc, #52]	; (8001aa8 <NVIC_SetPriority+0x4c>)
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	f003 030f 	and.w	r3, r3, #15
 8001a78:	3b04      	subs	r3, #4
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	0112      	lsls	r2, r2, #4
 8001a80:	b2d2      	uxtb	r2, r2
 8001a82:	440b      	add	r3, r1
 8001a84:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a86:	e009      	b.n	8001a9c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a88:	4908      	ldr	r1, [pc, #32]	; (8001aac <NVIC_SetPriority+0x50>)
 8001a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8e:	683a      	ldr	r2, [r7, #0]
 8001a90:	b2d2      	uxtb	r2, r2
 8001a92:	0112      	lsls	r2, r2, #4
 8001a94:	b2d2      	uxtb	r2, r2
 8001a96:	440b      	add	r3, r1
 8001a98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000ed00 	.word	0xe000ed00
 8001aac:	e000e100 	.word	0xe000e100

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	; 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	69bb      	ldr	r3, [r7, #24]
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	1e5a      	subs	r2, r3, #1
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	401a      	ands	r2, r3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af6:	2101      	movs	r1, #1
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	fa01 f303 	lsl.w	r3, r1, r3
 8001afe:	1e59      	subs	r1, r3, #1
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b04:	4313      	orrs	r3, r2
         );
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3724      	adds	r7, #36	; 0x24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b24:	d301      	bcc.n	8001b2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00f      	b.n	8001b4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	; (8001b54 <SysTick_Config+0x40>)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b32:	210f      	movs	r1, #15
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295
 8001b38:	f7ff ff90 	bl	8001a5c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b3c:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <SysTick_Config+0x40>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b42:	4b04      	ldr	r3, [pc, #16]	; (8001b54 <SysTick_Config+0x40>)
 8001b44:	2207      	movs	r2, #7
 8001b46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	e000e010 	.word	0xe000e010

08001b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff ff2f 	bl	80019c4 <NVIC_SetPriorityGrouping>
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b086      	sub	sp, #24
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	4603      	mov	r3, r0
 8001b76:	60b9      	str	r1, [r7, #8]
 8001b78:	607a      	str	r2, [r7, #4]
 8001b7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b80:	f7ff ff44 	bl	8001a0c <NVIC_GetPriorityGrouping>
 8001b84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	68b9      	ldr	r1, [r7, #8]
 8001b8a:	6978      	ldr	r0, [r7, #20]
 8001b8c:	f7ff ff90 	bl	8001ab0 <NVIC_EncodePriority>
 8001b90:	4602      	mov	r2, r0
 8001b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff5f 	bl	8001a5c <NVIC_SetPriority>
}
 8001b9e:	bf00      	nop
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	4603      	mov	r3, r0
 8001bae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff ff37 	bl	8001a28 <NVIC_EnableIRQ>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f7ff ffa2 	bl	8001b14 <SysTick_Config>
 8001bd0:	4603      	mov	r3, r0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d106      	bne.n	8001bf8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001bea:	4a09      	ldr	r2, [pc, #36]	; (8001c10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bec:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001bf6:	e005      	b.n	8001c04 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001bf8:	4a05      	ldr	r2, [pc, #20]	; (8001c10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bfa:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 0304 	bic.w	r3, r3, #4
 8001c02:	6013      	str	r3, [r2, #0]
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c20:	f7ff f98e 	bl	8000f40 <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d101      	bne.n	8001c30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e099      	b.n	8001d64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	f022 0201 	bic.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c50:	e00f      	b.n	8001c72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c52:	f7ff f975 	bl	8000f40 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b05      	cmp	r3, #5
 8001c5e:	d908      	bls.n	8001c72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2220      	movs	r2, #32
 8001c64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2203      	movs	r2, #3
 8001c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e078      	b.n	8001d64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1e8      	bne.n	8001c52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c88:	697a      	ldr	r2, [r7, #20]
 8001c8a:	4b38      	ldr	r3, [pc, #224]	; (8001d6c <HAL_DMA_Init+0x158>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001caa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc8:	2b04      	cmp	r3, #4
 8001cca:	d107      	bne.n	8001cdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	697a      	ldr	r2, [r7, #20]
 8001ce2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	f023 0307 	bic.w	r3, r3, #7
 8001cf2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	d117      	bne.n	8001d36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d00e      	beq.n	8001d36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 fa99 	bl	8002250 <DMA_CheckFifoParam>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2240      	movs	r2, #64	; 0x40
 8001d28:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001d32:	2301      	movs	r3, #1
 8001d34:	e016      	b.n	8001d64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 fa50 	bl	80021e4 <DMA_CalcBaseAndBitshift>
 8001d44:	4603      	mov	r3, r0
 8001d46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d4c:	223f      	movs	r2, #63	; 0x3f
 8001d4e:	409a      	lsls	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	f010803f 	.word	0xf010803f

08001d70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
 8001d7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d86:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d101      	bne.n	8001d96 <HAL_DMA_Start_IT+0x26>
 8001d92:	2302      	movs	r3, #2
 8001d94:	e048      	b.n	8001e28 <HAL_DMA_Start_IT+0xb8>
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d137      	bne.n	8001e1a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2202      	movs	r2, #2
 8001dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2200      	movs	r2, #0
 8001db6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f000 f9e2 	bl	8002188 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dc8:	223f      	movs	r2, #63	; 0x3f
 8001dca:	409a      	lsls	r2, r3
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	6812      	ldr	r2, [r2, #0]
 8001dd8:	6812      	ldr	r2, [r2, #0]
 8001dda:	f042 0216 	orr.w	r2, r2, #22
 8001dde:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	6812      	ldr	r2, [r2, #0]
 8001de8:	6952      	ldr	r2, [r2, #20]
 8001dea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001dee:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d007      	beq.n	8001e08 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	6812      	ldr	r2, [r2, #0]
 8001e00:	6812      	ldr	r2, [r2, #0]
 8001e02:	f042 0208 	orr.w	r2, r2, #8
 8001e06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	6812      	ldr	r2, [r2, #0]
 8001e10:	6812      	ldr	r2, [r2, #0]
 8001e12:	f042 0201 	orr.w	r2, r2, #1
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	e005      	b.n	8001e26 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e22:	2302      	movs	r3, #2
 8001e24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d004      	beq.n	8001e4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2280      	movs	r2, #128	; 0x80
 8001e48:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e00c      	b.n	8001e68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2205      	movs	r2, #5
 8001e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	6812      	ldr	r2, [r2, #0]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e80:	4b92      	ldr	r3, [pc, #584]	; (80020cc <HAL_DMA_IRQHandler+0x258>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a92      	ldr	r2, [pc, #584]	; (80020d0 <HAL_DMA_IRQHandler+0x25c>)
 8001e86:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8a:	0a9b      	lsrs	r3, r3, #10
 8001e8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e9e:	2208      	movs	r2, #8
 8001ea0:	409a      	lsls	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d01a      	beq.n	8001ee0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d013      	beq.n	8001ee0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	6812      	ldr	r2, [r2, #0]
 8001ec2:	f022 0204 	bic.w	r2, r2, #4
 8001ec6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ecc:	2208      	movs	r2, #8
 8001ece:	409a      	lsls	r2, r3
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ed8:	f043 0201 	orr.w	r2, r3, #1
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	409a      	lsls	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4013      	ands	r3, r2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d012      	beq.n	8001f16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00b      	beq.n	8001f16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f02:	2201      	movs	r2, #1
 8001f04:	409a      	lsls	r2, r3
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0e:	f043 0202 	orr.w	r2, r3, #2
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	4013      	ands	r3, r2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d012      	beq.n	8001f4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00b      	beq.n	8001f4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f38:	2204      	movs	r2, #4
 8001f3a:	409a      	lsls	r2, r3
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f44:	f043 0204 	orr.w	r2, r3, #4
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f50:	2210      	movs	r2, #16
 8001f52:	409a      	lsls	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4013      	ands	r3, r2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d043      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d03c      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f6e:	2210      	movs	r2, #16
 8001f70:	409a      	lsls	r2, r3
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d018      	beq.n	8001fb6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d108      	bne.n	8001fa4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d024      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	4798      	blx	r3
 8001fa2:	e01f      	b.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d01b      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	4798      	blx	r3
 8001fb4:	e016      	b.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d107      	bne.n	8001fd4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	6812      	ldr	r2, [r2, #0]
 8001fcc:	6812      	ldr	r2, [r2, #0]
 8001fce:	f022 0208 	bic.w	r2, r2, #8
 8001fd2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe8:	2220      	movs	r2, #32
 8001fea:	409a      	lsls	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 808e 	beq.w	8002112 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0310 	and.w	r3, r3, #16
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 8086 	beq.w	8002112 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800200a:	2220      	movs	r2, #32
 800200c:	409a      	lsls	r2, r3
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b05      	cmp	r3, #5
 800201c:	d136      	bne.n	800208c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6812      	ldr	r2, [r2, #0]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	f022 0216 	bic.w	r2, r2, #22
 800202c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	6952      	ldr	r2, [r2, #20]
 8002038:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800203c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d103      	bne.n	800204e <HAL_DMA_IRQHandler+0x1da>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	f022 0208 	bic.w	r2, r2, #8
 800205c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002062:	223f      	movs	r2, #63	; 0x3f
 8002064:	409a      	lsls	r2, r3
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800207e:	2b00      	cmp	r3, #0
 8002080:	d07d      	beq.n	800217e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	4798      	blx	r3
        }
        return;
 800208a:	e078      	b.n	800217e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d01c      	beq.n	80020d4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d108      	bne.n	80020ba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d030      	beq.n	8002112 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	4798      	blx	r3
 80020b8:	e02b      	b.n	8002112 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d027      	beq.n	8002112 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	4798      	blx	r3
 80020ca:	e022      	b.n	8002112 <HAL_DMA_IRQHandler+0x29e>
 80020cc:	20000038 	.word	0x20000038
 80020d0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d10f      	bne.n	8002102 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6812      	ldr	r2, [r2, #0]
 80020ea:	6812      	ldr	r2, [r2, #0]
 80020ec:	f022 0210 	bic.w	r2, r2, #16
 80020f0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002116:	2b00      	cmp	r3, #0
 8002118:	d032      	beq.n	8002180 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d022      	beq.n	800216c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2205      	movs	r2, #5
 800212a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6812      	ldr	r2, [r2, #0]
 8002136:	6812      	ldr	r2, [r2, #0]
 8002138:	f022 0201 	bic.w	r2, r2, #1
 800213c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	3301      	adds	r3, #1
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	4293      	cmp	r3, r2
 8002148:	d807      	bhi.n	800215a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b00      	cmp	r3, #0
 8002156:	d1f2      	bne.n	800213e <HAL_DMA_IRQHandler+0x2ca>
 8002158:	e000      	b.n	800215c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800215a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002170:	2b00      	cmp	r3, #0
 8002172:	d005      	beq.n	8002180 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	4798      	blx	r3
 800217c:	e000      	b.n	8002180 <HAL_DMA_IRQHandler+0x30c>
        return;
 800217e:	bf00      	nop
    }
  }
}
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop

08002188 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
 8002194:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	6812      	ldr	r2, [r2, #0]
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	2b40      	cmp	r3, #64	; 0x40
 80021b4:	d108      	bne.n	80021c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021c6:	e007      	b.n	80021d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68ba      	ldr	r2, [r7, #8]
 80021ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	60da      	str	r2, [r3, #12]
}
 80021d8:	bf00      	nop
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	3b10      	subs	r3, #16
 80021f4:	4a14      	ldr	r2, [pc, #80]	; (8002248 <DMA_CalcBaseAndBitshift+0x64>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021fe:	4a13      	ldr	r2, [pc, #76]	; (800224c <DMA_CalcBaseAndBitshift+0x68>)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4413      	add	r3, r2
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2b03      	cmp	r3, #3
 8002210:	d909      	bls.n	8002226 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800221a:	f023 0303 	bic.w	r3, r3, #3
 800221e:	1d1a      	adds	r2, r3, #4
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	659a      	str	r2, [r3, #88]	; 0x58
 8002224:	e007      	b.n	8002236 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800222e:	f023 0303 	bic.w	r3, r3, #3
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	aaaaaaab 	.word	0xaaaaaaab
 800224c:	08013dd0 	.word	0x08013dd0

08002250 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002258:	2300      	movs	r3, #0
 800225a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002260:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d11f      	bne.n	80022aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b03      	cmp	r3, #3
 800226e:	d855      	bhi.n	800231c <DMA_CheckFifoParam+0xcc>
 8002270:	a201      	add	r2, pc, #4	; (adr r2, 8002278 <DMA_CheckFifoParam+0x28>)
 8002272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002276:	bf00      	nop
 8002278:	08002289 	.word	0x08002289
 800227c:	0800229b 	.word	0x0800229b
 8002280:	08002289 	.word	0x08002289
 8002284:	0800231d 	.word	0x0800231d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d045      	beq.n	8002320 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002298:	e042      	b.n	8002320 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800229e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022a2:	d13f      	bne.n	8002324 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022a8:	e03c      	b.n	8002324 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022b2:	d121      	bne.n	80022f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	d836      	bhi.n	8002328 <DMA_CheckFifoParam+0xd8>
 80022ba:	a201      	add	r2, pc, #4	; (adr r2, 80022c0 <DMA_CheckFifoParam+0x70>)
 80022bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c0:	080022d1 	.word	0x080022d1
 80022c4:	080022d7 	.word	0x080022d7
 80022c8:	080022d1 	.word	0x080022d1
 80022cc:	080022e9 	.word	0x080022e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	73fb      	strb	r3, [r7, #15]
      break;
 80022d4:	e02f      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d024      	beq.n	800232c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022e6:	e021      	b.n	800232c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022f0:	d11e      	bne.n	8002330 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022f6:	e01b      	b.n	8002330 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d902      	bls.n	8002304 <DMA_CheckFifoParam+0xb4>
 80022fe:	2b03      	cmp	r3, #3
 8002300:	d003      	beq.n	800230a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002302:	e018      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	73fb      	strb	r3, [r7, #15]
      break;
 8002308:	e015      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d00e      	beq.n	8002334 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	73fb      	strb	r3, [r7, #15]
      break;
 800231a:	e00b      	b.n	8002334 <DMA_CheckFifoParam+0xe4>
      break;
 800231c:	bf00      	nop
 800231e:	e00a      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      break;
 8002320:	bf00      	nop
 8002322:	e008      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      break;
 8002324:	bf00      	nop
 8002326:	e006      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      break;
 8002328:	bf00      	nop
 800232a:	e004      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      break;
 800232c:	bf00      	nop
 800232e:	e002      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      break;   
 8002330:	bf00      	nop
 8002332:	e000      	b.n	8002336 <DMA_CheckFifoParam+0xe6>
      break;
 8002334:	bf00      	nop
    }
  } 
  
  return status; 
 8002336:	7bfb      	ldrb	r3, [r7, #15]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002344:	b480      	push	{r7}
 8002346:	b089      	sub	sp, #36	; 0x24
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
 800235e:	e165      	b.n	800262c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002360:	2201      	movs	r2, #1
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	429a      	cmp	r2, r3
 800237a:	f040 8154 	bne.w	8002626 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b02      	cmp	r3, #2
 8002384:	d003      	beq.n	800238e <HAL_GPIO_Init+0x4a>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b12      	cmp	r3, #18
 800238c:	d123      	bne.n	80023d6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	08da      	lsrs	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3208      	adds	r2, #8
 8002396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800239a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	220f      	movs	r2, #15
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43db      	mvns	r3, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	4013      	ands	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	691a      	ldr	r2, [r3, #16]
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	08da      	lsrs	r2, r3, #3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3208      	adds	r2, #8
 80023d0:	69b9      	ldr	r1, [r7, #24]
 80023d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	2203      	movs	r2, #3
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43db      	mvns	r3, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4013      	ands	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f003 0203 	and.w	r2, r3, #3
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4313      	orrs	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d00b      	beq.n	800242a <HAL_GPIO_Init+0xe6>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d007      	beq.n	800242a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800241e:	2b11      	cmp	r3, #17
 8002420:	d003      	beq.n	800242a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b12      	cmp	r3, #18
 8002428:	d130      	bne.n	800248c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	2203      	movs	r2, #3
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43db      	mvns	r3, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4013      	ands	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002460:	2201      	movs	r2, #1
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	43db      	mvns	r3, r3
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	4013      	ands	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	091b      	lsrs	r3, r3, #4
 8002476:	f003 0201 	and.w	r2, r3, #1
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	2203      	movs	r2, #3
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4013      	ands	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 80ae 	beq.w	8002626 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	4a5c      	ldr	r2, [pc, #368]	; (8002640 <HAL_GPIO_Init+0x2fc>)
 80024d0:	4b5b      	ldr	r3, [pc, #364]	; (8002640 <HAL_GPIO_Init+0x2fc>)
 80024d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024d8:	6453      	str	r3, [r2, #68]	; 0x44
 80024da:	4b59      	ldr	r3, [pc, #356]	; (8002640 <HAL_GPIO_Init+0x2fc>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024e6:	4a57      	ldr	r2, [pc, #348]	; (8002644 <HAL_GPIO_Init+0x300>)
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	089b      	lsrs	r3, r3, #2
 80024ec:	3302      	adds	r3, #2
 80024ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	f003 0303 	and.w	r3, r3, #3
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	220f      	movs	r2, #15
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a4e      	ldr	r2, [pc, #312]	; (8002648 <HAL_GPIO_Init+0x304>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d025      	beq.n	800255e <HAL_GPIO_Init+0x21a>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a4d      	ldr	r2, [pc, #308]	; (800264c <HAL_GPIO_Init+0x308>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d01f      	beq.n	800255a <HAL_GPIO_Init+0x216>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a4c      	ldr	r2, [pc, #304]	; (8002650 <HAL_GPIO_Init+0x30c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d019      	beq.n	8002556 <HAL_GPIO_Init+0x212>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a4b      	ldr	r2, [pc, #300]	; (8002654 <HAL_GPIO_Init+0x310>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <HAL_GPIO_Init+0x20e>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a4a      	ldr	r2, [pc, #296]	; (8002658 <HAL_GPIO_Init+0x314>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00d      	beq.n	800254e <HAL_GPIO_Init+0x20a>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a49      	ldr	r2, [pc, #292]	; (800265c <HAL_GPIO_Init+0x318>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d007      	beq.n	800254a <HAL_GPIO_Init+0x206>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a48      	ldr	r2, [pc, #288]	; (8002660 <HAL_GPIO_Init+0x31c>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d101      	bne.n	8002546 <HAL_GPIO_Init+0x202>
 8002542:	2306      	movs	r3, #6
 8002544:	e00c      	b.n	8002560 <HAL_GPIO_Init+0x21c>
 8002546:	2307      	movs	r3, #7
 8002548:	e00a      	b.n	8002560 <HAL_GPIO_Init+0x21c>
 800254a:	2305      	movs	r3, #5
 800254c:	e008      	b.n	8002560 <HAL_GPIO_Init+0x21c>
 800254e:	2304      	movs	r3, #4
 8002550:	e006      	b.n	8002560 <HAL_GPIO_Init+0x21c>
 8002552:	2303      	movs	r3, #3
 8002554:	e004      	b.n	8002560 <HAL_GPIO_Init+0x21c>
 8002556:	2302      	movs	r3, #2
 8002558:	e002      	b.n	8002560 <HAL_GPIO_Init+0x21c>
 800255a:	2301      	movs	r3, #1
 800255c:	e000      	b.n	8002560 <HAL_GPIO_Init+0x21c>
 800255e:	2300      	movs	r3, #0
 8002560:	69fa      	ldr	r2, [r7, #28]
 8002562:	f002 0203 	and.w	r2, r2, #3
 8002566:	0092      	lsls	r2, r2, #2
 8002568:	4093      	lsls	r3, r2
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002570:	4934      	ldr	r1, [pc, #208]	; (8002644 <HAL_GPIO_Init+0x300>)
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	089b      	lsrs	r3, r3, #2
 8002576:	3302      	adds	r3, #2
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800257e:	4b39      	ldr	r3, [pc, #228]	; (8002664 <HAL_GPIO_Init+0x320>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	43db      	mvns	r3, r3
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	4013      	ands	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025a2:	4a30      	ldr	r2, [pc, #192]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80025a8:	4b2e      	ldr	r3, [pc, #184]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	43db      	mvns	r3, r3
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4013      	ands	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d003      	beq.n	80025cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025cc:	4a25      	ldr	r2, [pc, #148]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025d2:	4b24      	ldr	r3, [pc, #144]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	43db      	mvns	r3, r3
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	4013      	ands	r3, r2
 80025e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d003      	beq.n	80025f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025f6:	4a1b      	ldr	r2, [pc, #108]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025fc:	4b19      	ldr	r3, [pc, #100]	; (8002664 <HAL_GPIO_Init+0x320>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	43db      	mvns	r3, r3
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4013      	ands	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d003      	beq.n	8002620 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002620:	4a10      	ldr	r2, [pc, #64]	; (8002664 <HAL_GPIO_Init+0x320>)
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	3301      	adds	r3, #1
 800262a:	61fb      	str	r3, [r7, #28]
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	2b0f      	cmp	r3, #15
 8002630:	f67f ae96 	bls.w	8002360 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002634:	bf00      	nop
 8002636:	3724      	adds	r7, #36	; 0x24
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	40023800 	.word	0x40023800
 8002644:	40013800 	.word	0x40013800
 8002648:	40020000 	.word	0x40020000
 800264c:	40020400 	.word	0x40020400
 8002650:	40020800 	.word	0x40020800
 8002654:	40020c00 	.word	0x40020c00
 8002658:	40021000 	.word	0x40021000
 800265c:	40021400 	.word	0x40021400
 8002660:	40021800 	.word	0x40021800
 8002664:	40013c00 	.word	0x40013c00

08002668 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	887b      	ldrh	r3, [r7, #2]
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d002      	beq.n	8002686 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002680:	2301      	movs	r3, #1
 8002682:	73fb      	strb	r3, [r7, #15]
 8002684:	e001      	b.n	800268a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002686:	2300      	movs	r3, #0
 8002688:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800268a:	7bfb      	ldrb	r3, [r7, #15]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	807b      	strh	r3, [r7, #2]
 80026a4:	4613      	mov	r3, r2
 80026a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026a8:	787b      	ldrb	r3, [r7, #1]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026ae:	887a      	ldrh	r2, [r7, #2]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026b4:	e003      	b.n	80026be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026b6:	887b      	ldrh	r3, [r7, #2]
 80026b8:	041a      	lsls	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	619a      	str	r2, [r3, #24]
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b083      	sub	sp, #12
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
 80026d2:	460b      	mov	r3, r1
 80026d4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	695a      	ldr	r2, [r3, #20]
 80026da:	887b      	ldrh	r3, [r7, #2]
 80026dc:	405a      	eors	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	615a      	str	r2, [r3, #20]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026fa:	4b08      	ldr	r3, [pc, #32]	; (800271c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026fc:	695a      	ldr	r2, [r3, #20]
 80026fe:	88fb      	ldrh	r3, [r7, #6]
 8002700:	4013      	ands	r3, r2
 8002702:	2b00      	cmp	r3, #0
 8002704:	d006      	beq.n	8002714 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002706:	4a05      	ldr	r2, [pc, #20]	; (800271c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002708:	88fb      	ldrh	r3, [r7, #6]
 800270a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800270c:	88fb      	ldrh	r3, [r7, #6]
 800270e:	4618      	mov	r0, r3
 8002710:	f00b f99c 	bl	800da4c <HAL_GPIO_EXTI_Callback>
  }
}
 8002714:	bf00      	nop
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40013c00 	.word	0x40013c00

08002720 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e0c8      	b.n	80028cc <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d106      	bne.n	8002754 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f00e fc52 	bl	8010ff8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2224      	movs	r2, #36	; 0x24
 8002758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	6812      	ldr	r2, [r2, #0]
 8002766:	f022 0201 	bic.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800276c:	f002 fa30 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8002770:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	4a57      	ldr	r2, [pc, #348]	; (80028d4 <HAL_I2C_Init+0x1b4>)
 8002776:	fba2 2303 	umull	r2, r3, r2, r3
 800277a:	0c9b      	lsrs	r3, r3, #18
 800277c:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	4952      	ldr	r1, [pc, #328]	; (80028d8 <HAL_I2C_Init+0x1b8>)
 8002790:	428b      	cmp	r3, r1
 8002792:	d802      	bhi.n	800279a <HAL_I2C_Init+0x7a>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	3301      	adds	r3, #1
 8002798:	e009      	b.n	80027ae <HAL_I2C_Init+0x8e>
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80027a0:	fb01 f303 	mul.w	r3, r1, r3
 80027a4:	494d      	ldr	r1, [pc, #308]	; (80028dc <HAL_I2C_Init+0x1bc>)
 80027a6:	fba1 1303 	umull	r1, r3, r1, r3
 80027aa:	099b      	lsrs	r3, r3, #6
 80027ac:	3301      	adds	r3, #1
 80027ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6819      	ldr	r1, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	4a47      	ldr	r2, [pc, #284]	; (80028d8 <HAL_I2C_Init+0x1b8>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d812      	bhi.n	80027e4 <HAL_I2C_Init+0xc4>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d906      	bls.n	80027e0 <HAL_I2C_Init+0xc0>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	fbb2 f3f3 	udiv	r3, r2, r3
 80027de:	e045      	b.n	800286c <HAL_I2C_Init+0x14c>
 80027e0:	2304      	movs	r3, #4
 80027e2:	e043      	b.n	800286c <HAL_I2C_Init+0x14c>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d10f      	bne.n	800280c <HAL_I2C_Init+0xec>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	4413      	add	r3, r2
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002800:	2b00      	cmp	r3, #0
 8002802:	bf0c      	ite	eq
 8002804:	2301      	moveq	r3, #1
 8002806:	2300      	movne	r3, #0
 8002808:	b2db      	uxtb	r3, r3
 800280a:	e010      	b.n	800282e <HAL_I2C_Init+0x10e>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	009a      	lsls	r2, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002824:	2b00      	cmp	r3, #0
 8002826:	bf0c      	ite	eq
 8002828:	2301      	moveq	r3, #1
 800282a:	2300      	movne	r3, #0
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_I2C_Init+0x116>
 8002832:	2301      	movs	r3, #1
 8002834:	e01a      	b.n	800286c <HAL_I2C_Init+0x14c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10a      	bne.n	8002854 <HAL_I2C_Init+0x134>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	4413      	add	r3, r2
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	fbb2 f3f3 	udiv	r3, r2, r3
 800284e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002852:	e00b      	b.n	800286c <HAL_I2C_Init+0x14c>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	009a      	lsls	r2, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	fbb2 f3f3 	udiv	r3, r2, r3
 8002868:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800286c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	69d1      	ldr	r1, [r2, #28]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6a12      	ldr	r2, [r2, #32]
 800287a:	430a      	orrs	r2, r1
 800287c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6911      	ldr	r1, [r2, #16]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	68d2      	ldr	r2, [r2, #12]
 800288a:	430a      	orrs	r2, r1
 800288c:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6951      	ldr	r1, [r2, #20]
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6992      	ldr	r2, [r2, #24]
 800289a:	430a      	orrs	r2, r1
 800289c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	f042 0201 	orr.w	r2, r2, #1
 80028ac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2220      	movs	r2, #32
 80028b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	431bde83 	.word	0x431bde83
 80028d8:	000186a0 	.word	0x000186a0
 80028dc:	10624dd3 	.word	0x10624dd3

080028e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b088      	sub	sp, #32
 80028e4:	af02      	add	r7, sp, #8
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	607a      	str	r2, [r7, #4]
 80028ea:	461a      	mov	r2, r3
 80028ec:	460b      	mov	r3, r1
 80028ee:	817b      	strh	r3, [r7, #10]
 80028f0:	4613      	mov	r3, r2
 80028f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028f8:	f7fe fb22 	bl	8000f40 <HAL_GetTick>
 80028fc:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b20      	cmp	r3, #32
 8002908:	f040 80ee 	bne.w	8002ae8 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	2319      	movs	r3, #25
 8002912:	2201      	movs	r2, #1
 8002914:	4977      	ldr	r1, [pc, #476]	; (8002af4 <HAL_I2C_Master_Transmit+0x214>)
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f001 fe70 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8002922:	2302      	movs	r3, #2
 8002924:	e0e1      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_I2C_Master_Transmit+0x54>
 8002930:	2302      	movs	r3, #2
 8002932:	e0da      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b01      	cmp	r3, #1
 8002948:	d007      	beq.n	800295a <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	6812      	ldr	r2, [r2, #0]
 8002952:	6812      	ldr	r2, [r2, #0]
 8002954:	f042 0201 	orr.w	r2, r2, #1
 8002958:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	6812      	ldr	r2, [r2, #0]
 8002962:	6812      	ldr	r2, [r2, #0]
 8002964:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002968:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2221      	movs	r2, #33	; 0x21
 800296e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2210      	movs	r2, #16
 8002976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	893a      	ldrh	r2, [r7, #8]
 800298a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4a5a      	ldr	r2, [pc, #360]	; (8002af8 <HAL_I2C_Master_Transmit+0x218>)
 8002990:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800299c:	8979      	ldrh	r1, [r7, #10]
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	6a3a      	ldr	r2, [r7, #32]
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f001 fc92 	bl	80042cc <I2C_MasterRequestWrite>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00f      	beq.n	80029ce <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d105      	bne.n	80029c2 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e093      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e08d      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	695b      	ldr	r3, [r3, #20]
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 80029e4:	e066      	b.n	8002ab4 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	6a39      	ldr	r1, [r7, #32]
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f001 fec5 	bl	800477a <I2C_WaitOnTXEFlagUntilTimeout>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00f      	beq.n	8002a16 <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	d109      	bne.n	8002a12 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	6812      	ldr	r2, [r2, #0]
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a0c:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e06b      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e069      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1e:	1c58      	adds	r0, r3, #1
 8002a20:	68f9      	ldr	r1, [r7, #12]
 8002a22:	6248      	str	r0, [r1, #36]	; 0x24
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d119      	bne.n	8002a84 <HAL_I2C_Master_Transmit+0x1a4>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d015      	beq.n	8002a84 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a60:	1c58      	adds	r0, r3, #1
 8002a62:	68f9      	ldr	r1, [r7, #12]
 8002a64:	6248      	str	r0, [r1, #36]	; 0x24
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	6a39      	ldr	r1, [r7, #32]
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f001 feb3 	bl	80047f4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00f      	beq.n	8002ab4 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	2b04      	cmp	r3, #4
 8002a9a:	d109      	bne.n	8002ab0 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	6812      	ldr	r2, [r2, #0]
 8002aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aaa:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e01c      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e01a      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d194      	bne.n	80029e6 <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	6812      	ldr	r2, [r2, #0]
 8002ac6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	e000      	b.n	8002aea <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8002ae8:	2302      	movs	r3, #2
  }
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	00100002 	.word	0x00100002
 8002af8:	ffff0000 	.word	0xffff0000

08002afc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08c      	sub	sp, #48	; 0x30
 8002b00:	af02      	add	r7, sp, #8
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	461a      	mov	r2, r3
 8002b08:	460b      	mov	r3, r1
 8002b0a:	817b      	strh	r3, [r7, #10]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8002b10:	2300      	movs	r3, #0
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b14:	f7fe fa14 	bl	8000f40 <HAL_GetTick>
 8002b18:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b20      	cmp	r3, #32
 8002b24:	f040 8215 	bne.w	8002f52 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	2319      	movs	r3, #25
 8002b2e:	2201      	movs	r2, #1
 8002b30:	4985      	ldr	r1, [pc, #532]	; (8002d48 <HAL_I2C_Master_Receive+0x24c>)
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f001 fd62 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e208      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d101      	bne.n	8002b50 <HAL_I2C_Master_Receive+0x54>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e201      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d007      	beq.n	8002b76 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	6812      	ldr	r2, [r2, #0]
 8002b6e:	6812      	ldr	r2, [r2, #0]
 8002b70:	f042 0201 	orr.w	r2, r2, #1
 8002b74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	6812      	ldr	r2, [r2, #0]
 8002b7e:	6812      	ldr	r2, [r2, #0]
 8002b80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2222      	movs	r2, #34	; 0x22
 8002b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2210      	movs	r2, #16
 8002b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	893a      	ldrh	r2, [r7, #8]
 8002ba6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4a68      	ldr	r2, [pc, #416]	; (8002d4c <HAL_I2C_Master_Receive+0x250>)
 8002bac:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002bb8:	8979      	ldrh	r1, [r7, #10]
 8002bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f001 fc06 	bl	80043d0 <I2C_MasterRequestRead>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00f      	beq.n	8002bea <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	2b04      	cmp	r3, #4
 8002bd0:	d105      	bne.n	8002bde <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e1ba      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e1b4      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d113      	bne.n	8002c1a <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	623b      	str	r3, [r7, #32]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	623b      	str	r3, [r7, #32]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	623b      	str	r3, [r7, #32]
 8002c06:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	e188      	b.n	8002f2c <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d11b      	bne.n	8002c5a <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	6812      	ldr	r2, [r2, #0]
 8002c2a:	6812      	ldr	r2, [r2, #0]
 8002c2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c32:	2300      	movs	r3, #0
 8002c34:	61fb      	str	r3, [r7, #28]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	61fb      	str	r3, [r7, #28]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	61fb      	str	r3, [r7, #28]
 8002c46:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	6812      	ldr	r2, [r2, #0]
 8002c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	e168      	b.n	8002f2c <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d11b      	bne.n	8002c9a <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	6812      	ldr	r2, [r2, #0]
 8002c6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c70:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	6812      	ldr	r2, [r2, #0]
 8002c7a:	6812      	ldr	r2, [r2, #0]
 8002c7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c82:	2300      	movs	r3, #0
 8002c84:	61bb      	str	r3, [r7, #24]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	61bb      	str	r3, [r7, #24]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	61bb      	str	r3, [r7, #24]
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	e148      	b.n	8002f2c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	6812      	ldr	r2, [r2, #0]
 8002ca2:	6812      	ldr	r2, [r2, #0]
 8002ca4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ca8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002caa:	2300      	movs	r3, #0
 8002cac:	617b      	str	r3, [r7, #20]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	617b      	str	r3, [r7, #20]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	617b      	str	r3, [r7, #20]
 8002cbe:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8002cc0:	e134      	b.n	8002f2c <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	f200 80eb 	bhi.w	8002ea2 <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d127      	bne.n	8002d24 <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cd6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f001 fdc8 	bl	800486e <I2C_WaitOnRXNEFlagUntilTimeout>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d007      	beq.n	8002cf4 <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	2b20      	cmp	r3, #32
 8002cea:	d101      	bne.n	8002cf0 <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e131      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e12f      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf8:	1c59      	adds	r1, r3, #1
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	6251      	str	r1, [r2, #36]	; 0x24
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	6812      	ldr	r2, [r2, #0]
 8002d02:	6912      	ldr	r2, [r2, #16]
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d22:	e103      	b.n	8002f2c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d14a      	bne.n	8002dc2 <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d32:	2200      	movs	r2, #0
 8002d34:	4906      	ldr	r1, [pc, #24]	; (8002d50 <HAL_I2C_Master_Receive+0x254>)
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f001 fc60 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d008      	beq.n	8002d54 <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e106      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
 8002d46:	bf00      	nop
 8002d48:	00100002 	.word	0x00100002
 8002d4c:	ffff0000 	.word	0xffff0000
 8002d50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	6812      	ldr	r2, [r2, #0]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	1c59      	adds	r1, r3, #1
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	6251      	str	r1, [r2, #36]	; 0x24
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	6812      	ldr	r2, [r2, #0]
 8002d72:	6912      	ldr	r2, [r2, #16]
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d96:	1c59      	adds	r1, r3, #1
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	6251      	str	r1, [r2, #36]	; 0x24
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	6812      	ldr	r2, [r2, #0]
 8002da0:	6912      	ldr	r2, [r2, #16]
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	3b01      	subs	r3, #1
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002dc0:	e0b4      	b.n	8002f2c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc8:	2200      	movs	r2, #0
 8002dca:	4964      	ldr	r1, [pc, #400]	; (8002f5c <HAL_I2C_Master_Receive+0x460>)
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f001 fc15 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e0bb      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df0:	1c59      	adds	r1, r3, #1
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	6251      	str	r1, [r2, #36]	; 0x24
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	6912      	ldr	r2, [r2, #16]
 8002dfc:	b2d2      	uxtb	r2, r2
 8002dfe:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	3b01      	subs	r3, #1
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e20:	2200      	movs	r2, #0
 8002e22:	494e      	ldr	r1, [pc, #312]	; (8002f5c <HAL_I2C_Master_Receive+0x460>)
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f001 fbe9 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e08f      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	6812      	ldr	r2, [r2, #0]
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	1c59      	adds	r1, r3, #1
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	6251      	str	r1, [r2, #36]	; 0x24
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	6912      	ldr	r2, [r2, #16]
 8002e54:	b2d2      	uxtb	r2, r2
 8002e56:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e76:	1c59      	adds	r1, r3, #1
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	6251      	str	r1, [r2, #36]	; 0x24
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	6812      	ldr	r2, [r2, #0]
 8002e80:	6912      	ldr	r2, [r2, #16]
 8002e82:	b2d2      	uxtb	r2, r2
 8002e84:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ea0:	e044      	b.n	8002f2c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ea4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f001 fce1 	bl	800486e <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d007      	beq.n	8002ec2 <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	2b20      	cmp	r3, #32
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e04a      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e048      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec6:	1c59      	adds	r1, r3, #1
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	6251      	str	r1, [r2, #36]	; 0x24
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	6812      	ldr	r2, [r2, #0]
 8002ed0:	6912      	ldr	r2, [r2, #16]
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eda:	3b01      	subs	r3, #1
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	f003 0304 	and.w	r3, r3, #4
 8002efa:	2b04      	cmp	r3, #4
 8002efc:	d116      	bne.n	8002f2c <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f02:	1c59      	adds	r1, r3, #1
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	6251      	str	r1, [r2, #36]	; 0x24
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	6812      	ldr	r2, [r2, #0]
 8002f0c:	6912      	ldr	r2, [r2, #16]
 8002f0e:	b2d2      	uxtb	r2, r2
 8002f10:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f16:	3b01      	subs	r3, #1
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	3b01      	subs	r3, #1
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f47f aec6 	bne.w	8002cc2 <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2220      	movs	r2, #32
 8002f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	e000      	b.n	8002f54 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002f52:	2302      	movs	r3, #2
  }
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3728      	adds	r7, #40	; 0x28
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	00010004 	.word	0x00010004

08002f60 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b10      	cmp	r3, #16
 8002f8e:	d002      	beq.n	8002f96 <HAL_I2C_EV_IRQHandler+0x36>
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2b40      	cmp	r3, #64	; 0x40
 8002f94:	d172      	bne.n	800307c <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d008      	beq.n	8002fb2 <HAL_I2C_EV_IRQHandler+0x52>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d003      	beq.n	8002fb2 <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 fc8c 	bl	80038c8 <I2C_Master_SB>
 8002fb0:	e01a      	b.n	8002fe8 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	4b65      	ldr	r3, [pc, #404]	; (800314c <HAL_I2C_EV_IRQHandler+0x1ec>)
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_I2C_EV_IRQHandler+0x6e>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d003      	beq.n	8002fce <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 fce9 	bl	800399e <I2C_Master_ADD10>
 8002fcc:	e00c      	b.n	8002fe8 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	4b5f      	ldr	r3, [pc, #380]	; (8003150 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d007      	beq.n	8002fe8 <HAL_I2C_EV_IRQHandler+0x88>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 fcec 	bl	80039c0 <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	4b5a      	ldr	r3, [pc, #360]	; (8003154 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d022      	beq.n	8003038 <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	4b58      	ldr	r3, [pc, #352]	; (8003158 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00d      	beq.n	8003018 <HAL_I2C_EV_IRQHandler+0xb8>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003002:	2b00      	cmp	r3, #0
 8003004:	d008      	beq.n	8003018 <HAL_I2C_EV_IRQHandler+0xb8>
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	4b54      	ldr	r3, [pc, #336]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 800300a:	4013      	ands	r3, r2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d103      	bne.n	8003018 <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 f9a7 	bl	8003364 <I2C_MasterTransmit_TXE>
 8003016:	e030      	b.n	800307a <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003018:	693a      	ldr	r2, [r7, #16]
 800301a:	4b50      	ldr	r3, [pc, #320]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 800301c:	4013      	ands	r3, r2
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 808f 	beq.w	8003142 <HAL_I2C_EV_IRQHandler+0x1e2>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 8089 	beq.w	8003142 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 fa8c 	bl	800354e <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8003036:	e084      	b.n	8003142 <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4b49      	ldr	r3, [pc, #292]	; (8003160 <HAL_I2C_EV_IRQHandler+0x200>)
 800303c:	4013      	ands	r3, r2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00d      	beq.n	800305e <HAL_I2C_EV_IRQHandler+0xfe>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003048:	2b00      	cmp	r3, #0
 800304a:	d008      	beq.n	800305e <HAL_I2C_EV_IRQHandler+0xfe>
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	4b43      	ldr	r3, [pc, #268]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d103      	bne.n	800305e <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 faee 	bl	8003638 <I2C_MasterReceive_RXNE>
 800305c:	e00d      	b.n	800307a <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4b3e      	ldr	r3, [pc, #248]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 8003062:	4013      	ands	r3, r2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d06c      	beq.n	8003142 <HAL_I2C_EV_IRQHandler+0x1e2>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800306e:	2b00      	cmp	r3, #0
 8003070:	d067      	beq.n	8003142 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 fb5a 	bl	800372c <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8003078:	e063      	b.n	8003142 <HAL_I2C_EV_IRQHandler+0x1e2>
 800307a:	e062      	b.n	8003142 <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4b34      	ldr	r3, [pc, #208]	; (8003150 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8003080:	4013      	ands	r3, r2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d008      	beq.n	8003098 <HAL_I2C_EV_IRQHandler+0x138>
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 feb4 	bl	8003dfe <I2C_Slave_ADDR>
 8003096:	e055      	b.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	4b32      	ldr	r3, [pc, #200]	; (8003164 <HAL_I2C_EV_IRQHandler+0x204>)
 800309c:	4013      	ands	r3, r2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d008      	beq.n	80030b4 <HAL_I2C_EV_IRQHandler+0x154>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 fed1 	bl	8003e54 <I2C_Slave_STOPF>
 80030b2:	e047      	b.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80030b4:	697a      	ldr	r2, [r7, #20]
 80030b6:	4b27      	ldr	r3, [pc, #156]	; (8003154 <HAL_I2C_EV_IRQHandler+0x1f4>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d020      	beq.n	8003100 <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	4b25      	ldr	r3, [pc, #148]	; (8003158 <HAL_I2C_EV_IRQHandler+0x1f8>)
 80030c2:	4013      	ands	r3, r2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00d      	beq.n	80030e4 <HAL_I2C_EV_IRQHandler+0x184>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_I2C_EV_IRQHandler+0x184>
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4b21      	ldr	r3, [pc, #132]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d103      	bne.n	80030e4 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 fdd2 	bl	8003c86 <I2C_SlaveTransmit_TXE>
 80030e2:	e02f      	b.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	4b1d      	ldr	r3, [pc, #116]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 80030e8:	4013      	ands	r3, r2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d02a      	beq.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d025      	beq.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 fe01 	bl	8003d00 <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 80030fe:	e021      	b.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	4b17      	ldr	r3, [pc, #92]	; (8003160 <HAL_I2C_EV_IRQHandler+0x200>)
 8003104:	4013      	ands	r3, r2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00d      	beq.n	8003126 <HAL_I2C_EV_IRQHandler+0x1c6>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003110:	2b00      	cmp	r3, #0
 8003112:	d008      	beq.n	8003126 <HAL_I2C_EV_IRQHandler+0x1c6>
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	4b11      	ldr	r3, [pc, #68]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 8003118:	4013      	ands	r3, r2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d103      	bne.n	8003126 <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fe0e 	bl	8003d40 <I2C_SlaveReceive_RXNE>
 8003124:	e00e      	b.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4b0c      	ldr	r3, [pc, #48]	; (800315c <HAL_I2C_EV_IRQHandler+0x1fc>)
 800312a:	4013      	ands	r3, r2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d009      	beq.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003136:	2b00      	cmp	r3, #0
 8003138:	d004      	beq.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 fe3e 	bl	8003dbc <I2C_SlaveReceive_BTF>
}
 8003140:	e000      	b.n	8003144 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8003142:	bf00      	nop
}
 8003144:	bf00      	nop
 8003146:	3718      	adds	r7, #24
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	00010008 	.word	0x00010008
 8003150:	00010002 	.word	0x00010002
 8003154:	00100004 	.word	0x00100004
 8003158:	00010080 	.word	0x00010080
 800315c:	00010004 	.word	0x00010004
 8003160:	00010040 	.word	0x00010040
 8003164:	00010010 	.word	0x00010010

08003168 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b088      	sub	sp, #32
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	61fb      	str	r3, [r7, #28]
 8003174:	2300      	movs	r3, #0
 8003176:	61bb      	str	r3, [r7, #24]
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
 800317c:	2300      	movs	r3, #0
 800317e:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	4b49      	ldr	r3, [pc, #292]	; (80032b8 <HAL_I2C_ER_IRQHandler+0x150>)
 8003194:	4013      	ands	r3, r2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00f      	beq.n	80031ba <HAL_I2C_ER_IRQHandler+0x52>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00a      	beq.n	80031ba <HAL_I2C_ER_IRQHandler+0x52>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a8:	f043 0201 	orr.w	r2, r3, #1
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80031b8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00f      	beq.n	80031e4 <HAL_I2C_ER_IRQHandler+0x7c>
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_I2C_ER_IRQHandler+0x7c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	f043 0202 	orr.w	r2, r3, #2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80031e2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d044      	beq.n	8003278 <HAL_I2C_ER_IRQHandler+0x110>
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d03f      	beq.n	8003278 <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003206:	b29b      	uxth	r3, r3
 8003208:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003210:	b2db      	uxtb	r3, r3
 8003212:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003218:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	2b20      	cmp	r3, #32
 800321e:	d112      	bne.n	8003246 <HAL_I2C_ER_IRQHandler+0xde>
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10f      	bne.n	8003246 <HAL_I2C_ER_IRQHandler+0xde>
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	2b21      	cmp	r3, #33	; 0x21
 800322a:	d008      	beq.n	800323e <HAL_I2C_ER_IRQHandler+0xd6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	2b29      	cmp	r3, #41	; 0x29
 8003230:	d005      	beq.n	800323e <HAL_I2C_ER_IRQHandler+0xd6>
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	2b28      	cmp	r3, #40	; 0x28
 8003236:	d106      	bne.n	8003246 <HAL_I2C_ER_IRQHandler+0xde>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	2b21      	cmp	r3, #33	; 0x21
 800323c:	d103      	bne.n	8003246 <HAL_I2C_ER_IRQHandler+0xde>
    {
      I2C_Slave_AF(hi2c);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 fece 	bl	8003fe0 <I2C_Slave_AF>
 8003244:	e018      	b.n	8003278 <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	f043 0204 	orr.w	r2, r3, #4
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b10      	cmp	r3, #16
 800325c:	d107      	bne.n	800326e <HAL_I2C_ER_IRQHandler+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800326c:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003276:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00f      	beq.n	80032a2 <HAL_I2C_ER_IRQHandler+0x13a>
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00a      	beq.n	80032a2 <HAL_I2C_ER_IRQHandler+0x13a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	f043 0208 	orr.w	r2, r3, #8
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80032a0:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <HAL_I2C_ER_IRQHandler+0x148>
  {
    I2C_ITError(hi2c);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 ff0a 	bl	80040c4 <I2C_ITError>
  }
}
 80032b0:	bf00      	nop
 80032b2:	3720      	adds	r7, #32
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	00010100 	.word	0x00010100

080032bc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	70fb      	strb	r3, [r7, #3]
 80032f0:	4613      	mov	r3, r2
 80032f2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 800331c:	bf00      	nop
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003372:	b2db      	uxtb	r3, r3
 8003374:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800337c:	b2db      	uxtb	r3, r3
 800337e:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003384:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800338a:	2b00      	cmp	r3, #0
 800338c:	d150      	bne.n	8003430 <I2C_MasterTransmit_TXE+0xcc>
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b21      	cmp	r3, #33	; 0x21
 8003392:	d14d      	bne.n	8003430 <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b04      	cmp	r3, #4
 8003398:	d01d      	beq.n	80033d6 <I2C_MasterTransmit_TXE+0x72>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2b08      	cmp	r3, #8
 800339e:	d01a      	beq.n	80033d6 <I2C_MasterTransmit_TXE+0x72>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80033a6:	d016      	beq.n	80033d6 <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	6852      	ldr	r2, [r2, #4]
 80033b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033b6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2211      	movs	r2, #17
 80033bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2220      	movs	r2, #32
 80033ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f00c f800 	bl	800f3d4 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033d4:	e0b6      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6812      	ldr	r2, [r2, #0]
 80033de:	6852      	ldr	r2, [r2, #4]
 80033e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033e4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	6812      	ldr	r2, [r2, #0]
 80033ee:	6812      	ldr	r2, [r2, #0]
 80033f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033f4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b40      	cmp	r3, #64	; 0x40
 800340e:	d107      	bne.n	8003420 <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f7ff ff7b 	bl	8003314 <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800341e:	e091      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f00b ffd3 	bl	800f3d4 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800342e:	e089      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	2b21      	cmp	r3, #33	; 0x21
 8003434:	d006      	beq.n	8003444 <I2C_MasterTransmit_TXE+0xe0>
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	2b40      	cmp	r3, #64	; 0x40
 800343a:	f040 8083 	bne.w	8003544 <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	2b22      	cmp	r3, #34	; 0x22
 8003442:	d17f      	bne.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d108      	bne.n	8003460 <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	6812      	ldr	r2, [r2, #0]
 8003456:	6852      	ldr	r2, [r2, #4]
 8003458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	e071      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b40      	cmp	r3, #64	; 0x40
 800346a:	d15b      	bne.n	8003524 <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003470:	2b00      	cmp	r3, #0
 8003472:	d11d      	bne.n	80034b0 <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003478:	2b01      	cmp	r3, #1
 800347a:	d10b      	bne.n	8003494 <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800348c:	1c9a      	adds	r2, r3, #2
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	651a      	str	r2, [r3, #80]	; 0x50
 8003492:	e057      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800349c:	b292      	uxth	r2, r2
 800349e:	1212      	asrs	r2, r2, #8
 80034a0:	b2d2      	uxtb	r2, r2
 80034a2:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034a8:	1c5a      	adds	r2, r3, #1
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	651a      	str	r2, [r3, #80]	; 0x50
 80034ae:	e049      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d10b      	bne.n	80034d0 <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034c8:	1c5a      	adds	r2, r3, #1
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	651a      	str	r2, [r3, #80]	; 0x50
 80034ce:	e039      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d135      	bne.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b22      	cmp	r3, #34	; 0x22
 80034e2:	d108      	bne.n	80034f6 <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	6812      	ldr	r2, [r2, #0]
 80034ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	e026      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b21      	cmp	r3, #33	; 0x21
 8003500:	d120      	bne.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350a:	1c58      	adds	r0, r3, #1
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	6248      	str	r0, [r1, #36]	; 0x24
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	6113      	str	r3, [r2, #16]
            hi2c->XferCount--;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	3b01      	subs	r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003522:	e00f      	b.n	8003544 <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352c:	1c58      	adds	r0, r3, #1
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	6248      	str	r0, [r1, #36]	; 0x24
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800353a:	b29b      	uxth	r3, r3
 800353c:	3b01      	subs	r3, #1
 800353e:	b29a      	uxth	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355a:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b21      	cmp	r3, #33	; 0x21
 8003566:	d162      	bne.n	800362e <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d010      	beq.n	8003594 <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	1c58      	adds	r0, r3, #1
 800357c:	6879      	ldr	r1, [r7, #4]
 800357e:	6248      	str	r0, [r1, #36]	; 0x24
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003592:	e04c      	b.n	800362e <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b04      	cmp	r3, #4
 8003598:	d01d      	beq.n	80035d6 <I2C_MasterTransmit_BTF+0x88>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2b08      	cmp	r3, #8
 800359e:	d01a      	beq.n	80035d6 <I2C_MasterTransmit_BTF+0x88>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035a6:	d016      	beq.n	80035d6 <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6812      	ldr	r2, [r2, #0]
 80035b0:	6852      	ldr	r2, [r2, #4]
 80035b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035b6:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2211      	movs	r2, #17
 80035bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2220      	movs	r2, #32
 80035ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f00b ff00 	bl	800f3d4 <HAL_I2C_MasterTxCpltCallback>
 80035d4:	e02b      	b.n	800362e <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6812      	ldr	r2, [r2, #0]
 80035de:	6852      	ldr	r2, [r2, #4]
 80035e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035e4:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6812      	ldr	r2, [r2, #0]
 80035ee:	6812      	ldr	r2, [r2, #0]
 80035f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035f4:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2220      	movs	r2, #32
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b40      	cmp	r3, #64	; 0x40
 800360e:	d107      	bne.n	8003620 <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff fe7b 	bl	8003314 <HAL_I2C_MemTxCpltCallback>
 800361e:	e006      	b.n	800362e <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f00b fed3 	bl	800f3d4 <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b22      	cmp	r3, #34	; 0x22
 800364a:	d16a      	bne.n	8003722 <I2C_MasterReceive_RXNE+0xea>
  {
    uint32_t tmp = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003654:	b29b      	uxth	r3, r3
 8003656:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2b03      	cmp	r3, #3
 800365c:	d91e      	bls.n	800369c <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003662:	1c59      	adds	r1, r3, #1
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6251      	str	r1, [r2, #36]	; 0x24
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6812      	ldr	r2, [r2, #0]
 800366c:	6912      	ldr	r2, [r2, #16]
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003676:	b29b      	uxth	r3, r3
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	855a      	strh	r2, [r3, #42]	; 0x2a
      
      if(hi2c->XferCount == 3)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b03      	cmp	r3, #3
 8003688:	d14b      	bne.n	8003722 <I2C_MasterReceive_RXNE+0xea>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6812      	ldr	r2, [r2, #0]
 8003692:	6852      	ldr	r2, [r2, #4]
 8003694:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003698:	605a      	str	r2, [r3, #4]
 800369a:	e042      	b.n	8003722 <I2C_MasterReceive_RXNE+0xea>
      }
    }
    else if((tmp == 1U) || (tmp == 0U))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d002      	beq.n	80036a8 <I2C_MasterReceive_RXNE+0x70>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d13c      	bne.n	8003722 <I2C_MasterReceive_RXNE+0xea>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	6812      	ldr	r2, [r2, #0]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036b6:	601a      	str	r2, [r3, #0]

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	6812      	ldr	r2, [r2, #0]
 80036c0:	6852      	ldr	r2, [r2, #4]
 80036c2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80036c6:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036cc:	1c59      	adds	r1, r3, #1
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	6251      	str	r1, [r2, #36]	; 0x24
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	6812      	ldr	r2, [r2, #0]
 80036d6:	6912      	ldr	r2, [r2, #16]
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2220      	movs	r2, #32
 80036ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b40      	cmp	r3, #64	; 0x40
 8003702:	d107      	bne.n	8003714 <I2C_MasterReceive_RXNE+0xdc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff fe0b 	bl	8003328 <HAL_I2C_MemRxCpltCallback>
 8003712:	e006      	b.n	8003722 <I2C_MasterReceive_RXNE+0xea>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f00b fe6d 	bl	800f3fc <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003738:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 4U)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373e:	b29b      	uxth	r3, r3
 8003740:	2b04      	cmp	r3, #4
 8003742:	d119      	bne.n	8003778 <I2C_MasterReceive_BTF+0x4c>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	6812      	ldr	r2, [r2, #0]
 800374c:	6852      	ldr	r2, [r2, #4]
 800374e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003752:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	1c59      	adds	r1, r3, #1
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6251      	str	r1, [r2, #36]	; 0x24
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	6912      	ldr	r2, [r2, #16]
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376c:	b29b      	uxth	r3, r3
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003776:	e0a2      	b.n	80038be <I2C_MasterReceive_BTF+0x192>
  }
  else if(hi2c->XferCount == 3U)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377c:	b29b      	uxth	r3, r3
 800377e:	2b03      	cmp	r3, #3
 8003780:	d121      	bne.n	80037c6 <I2C_MasterReceive_BTF+0x9a>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	6852      	ldr	r2, [r2, #4]
 800378c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003790:	605a      	str	r2, [r3, #4]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037a0:	601a      	str	r2, [r3, #0]

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a6:	1c59      	adds	r1, r3, #1
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	6251      	str	r1, [r2, #36]	; 0x24
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	6912      	ldr	r2, [r2, #16]
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29a      	uxth	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037c4:	e07b      	b.n	80038be <I2C_MasterReceive_BTF+0x192>
  }
  else if(hi2c->XferCount == 2U)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d165      	bne.n	800389c <I2C_MasterReceive_BTF+0x170>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d002      	beq.n	80037dc <I2C_MasterReceive_BTF+0xb0>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d110      	bne.n	80037fe <I2C_MasterReceive_BTF+0xd2>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	6812      	ldr	r2, [r2, #0]
 80037e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ea:	601a      	str	r2, [r3, #0]

      /* Generate ReStart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	e007      	b.n	800380e <I2C_MasterReceive_BTF+0xe2>
    }
    else
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6812      	ldr	r2, [r2, #0]
 8003806:	6812      	ldr	r2, [r2, #0]
 8003808:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800380c:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003812:	1c59      	adds	r1, r3, #1
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6251      	str	r1, [r2, #36]	; 0x24
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	6912      	ldr	r2, [r2, #16]
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003826:	b29b      	uxth	r3, r3
 8003828:	3b01      	subs	r3, #1
 800382a:	b29a      	uxth	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003834:	1c59      	adds	r1, r3, #1
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6251      	str	r1, [r2, #36]	; 0x24
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	6912      	ldr	r2, [r2, #16]
 8003840:	b2d2      	uxtb	r2, r2
 8003842:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003848:	b29b      	uxth	r3, r3
 800384a:	3b01      	subs	r3, #1
 800384c:	b29a      	uxth	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6812      	ldr	r2, [r2, #0]
 800385a:	6852      	ldr	r2, [r2, #4]
 800385c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003860:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2220      	movs	r2, #32
 8003866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b40      	cmp	r3, #64	; 0x40
 800387a:	d107      	bne.n	800388c <I2C_MasterReceive_BTF+0x160>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff fd4f 	bl	8003328 <HAL_I2C_MemRxCpltCallback>
 800388a:	e018      	b.n	80038be <I2C_MasterReceive_BTF+0x192>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f00b fdb1 	bl	800f3fc <HAL_I2C_MasterRxCpltCallback>
 800389a:	e010      	b.n	80038be <I2C_MasterReceive_BTF+0x192>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	1c59      	adds	r1, r3, #1
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	6251      	str	r1, [r2, #36]	; 0x24
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	6912      	ldr	r2, [r2, #16]
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	3b01      	subs	r3, #1
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2b40      	cmp	r3, #64	; 0x40
 80038da:	d116      	bne.n	800390a <I2C_Master_SB+0x42>
  {
    if(hi2c->EventCount == 0U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d108      	bne.n	80038f6 <I2C_Master_SB+0x2e>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80038ec:	b2d2      	uxtb	r2, r2
 80038ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038f2:	611a      	str	r2, [r3, #16]
 80038f4:	e04c      	b.n	8003990 <I2C_Master_SB+0xc8>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	f042 0201 	orr.w	r2, r2, #1
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	611a      	str	r2, [r3, #16]
 8003908:	e042      	b.n	8003990 <I2C_Master_SB+0xc8>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003912:	d118      	bne.n	8003946 <I2C_Master_SB+0x7e>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b21      	cmp	r3, #33	; 0x21
 800391e:	d108      	bne.n	8003932 <I2C_Master_SB+0x6a>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003928:	b2d2      	uxtb	r2, r2
 800392a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800392e:	611a      	str	r2, [r3, #16]
 8003930:	e02e      	b.n	8003990 <I2C_Master_SB+0xc8>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	f042 0201 	orr.w	r2, r2, #1
 8003940:	b2d2      	uxtb	r2, r2
 8003942:	611a      	str	r2, [r3, #16]
 8003944:	e024      	b.n	8003990 <I2C_Master_SB+0xc8>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10e      	bne.n	800396c <I2C_Master_SB+0xa4>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003956:	b292      	uxth	r2, r2
 8003958:	11d2      	asrs	r2, r2, #7
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	f002 0206 	and.w	r2, r2, #6
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	f062 020f 	orn	r2, r2, #15
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	611a      	str	r2, [r3, #16]
 800396a:	e011      	b.n	8003990 <I2C_Master_SB+0xc8>
      }
      else if(hi2c->EventCount == 1U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003970:	2b01      	cmp	r3, #1
 8003972:	d10d      	bne.n	8003990 <I2C_Master_SB+0xc8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800397c:	b292      	uxth	r2, r2
 800397e:	11d2      	asrs	r2, r2, #7
 8003980:	b2d2      	uxtb	r2, r2
 8003982:	f002 0206 	and.w	r2, r2, #6
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	f062 020e 	orn	r2, r2, #14
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800399e:	b480      	push	{r7}
 80039a0:	b083      	sub	sp, #12
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80039ae:	b2d2      	uxtb	r2, r2
 80039b0:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b091      	sub	sp, #68	; 0x44
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039dc:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b22      	cmp	r3, #34	; 0x22
 80039e8:	f040 813b 	bne.w	8003c62 <I2C_Master_ADDR+0x2a2>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10e      	bne.n	8003a12 <I2C_Master_ADDR+0x52>
 80039f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039f6:	2b40      	cmp	r3, #64	; 0x40
 80039f8:	d10b      	bne.n	8003a12 <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039fa:	2300      	movs	r3, #0
 80039fc:	633b      	str	r3, [r7, #48]	; 0x30
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	633b      	str	r3, [r7, #48]	; 0x30
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	633b      	str	r3, [r7, #48]	; 0x30
 8003a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a10:	e132      	b.n	8003c78 <I2C_Master_ADDR+0x2b8>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d11d      	bne.n	8003a56 <I2C_Master_ADDR+0x96>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003a22:	d118      	bne.n	8003a56 <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a24:	2300      	movs	r3, #0
 8003a26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	6812      	ldr	r2, [r2, #0]
 8003a44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a48:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a4e:	1c5a      	adds	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	651a      	str	r2, [r3, #80]	; 0x50
 8003a54:	e110      	b.n	8003c78 <I2C_Master_ADDR+0x2b8>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d113      	bne.n	8003a88 <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a60:	2300      	movs	r3, #0
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6812      	ldr	r2, [r2, #0]
 8003a7e:	6812      	ldr	r2, [r2, #0]
 8003a80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a84:	601a      	str	r2, [r3, #0]
 8003a86:	e0e8      	b.n	8003c5a <I2C_Master_ADDR+0x29a>
      }
      else if(hi2c->XferCount == 1U)   
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	f040 8082 	bne.w	8003b98 <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a96:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a9a:	d137      	bne.n	8003b0c <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6812      	ldr	r2, [r2, #0]
 8003aa4:	6812      	ldr	r2, [r2, #0]
 8003aa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aaa:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ab6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aba:	d113      	bne.n	8003ae4 <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6812      	ldr	r2, [r2, #0]
 8003ac4:	6812      	ldr	r2, [r2, #0]
 8003ac6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003acc:	2300      	movs	r3, #0
 8003ace:	627b      	str	r3, [r7, #36]	; 0x24
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae2:	e0ba      	b.n	8003c5a <I2C_Master_ADDR+0x29a>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	623b      	str	r3, [r7, #32]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	623b      	str	r3, [r7, #32]
 8003af8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6812      	ldr	r2, [r2, #0]
 8003b02:	6812      	ldr	r2, [r2, #0]
 8003b04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	e0a6      	b.n	8003c5a <I2C_Master_ADDR+0x29a>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d026      	beq.n	8003b60 <I2C_Master_ADDR+0x1a0>
 8003b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b14:	2b08      	cmp	r3, #8
 8003b16:	d023      	beq.n	8003b60 <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8003b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b1a:	2b12      	cmp	r3, #18
 8003b1c:	d020      	beq.n	8003b60 <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d008      	beq.n	8003b38 <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	6812      	ldr	r2, [r2, #0]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	e007      	b.n	8003b48 <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	6812      	ldr	r2, [r2, #0]
 8003b40:	6812      	ldr	r2, [r2, #0]
 8003b42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b46:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b48:	2300      	movs	r3, #0
 8003b4a:	61fb      	str	r3, [r7, #28]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	61fb      	str	r3, [r7, #28]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	61fb      	str	r3, [r7, #28]
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	e07c      	b.n	8003c5a <I2C_Master_ADDR+0x29a>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	6812      	ldr	r2, [r2, #0]
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b6e:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b70:	2300      	movs	r3, #0
 8003b72:	61bb      	str	r3, [r7, #24]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	61bb      	str	r3, [r7, #24]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	61bb      	str	r3, [r7, #24]
 8003b84:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6812      	ldr	r2, [r2, #0]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b94:	601a      	str	r2, [r3, #0]
 8003b96:	e060      	b.n	8003c5a <I2C_Master_ADDR+0x29a>
        }
      }
      else if(hi2c->XferCount == 2U)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d138      	bne.n	8003c14 <I2C_Master_ADDR+0x254>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d010      	beq.n	8003bcc <I2C_Master_ADDR+0x20c>
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	6812      	ldr	r2, [r2, #0]
 8003bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb8:	601a      	str	r2, [r3, #0]
          
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	e007      	b.n	8003bdc <I2C_Master_ADDR+0x21c>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	6812      	ldr	r2, [r2, #0]
 8003bd6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bda:	601a      	str	r2, [r3, #0]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003be6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bea:	d107      	bne.n	8003bfc <I2C_Master_ADDR+0x23c>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	6852      	ldr	r2, [r2, #4]
 8003bf6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bfa:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	e022      	b.n	8003c5a <I2C_Master_ADDR+0x29a>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6812      	ldr	r2, [r2, #0]
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c22:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c32:	d107      	bne.n	8003c44 <I2C_Master_ADDR+0x284>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6812      	ldr	r2, [r2, #0]
 8003c3c:	6852      	ldr	r2, [r2, #4]
 8003c3e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c42:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c44:	2300      	movs	r3, #0
 8003c46:	613b      	str	r3, [r7, #16]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	613b      	str	r3, [r7, #16]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	613b      	str	r3, [r7, #16]
 8003c58:	693b      	ldr	r3, [r7, #16]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	651a      	str	r2, [r3, #80]	; 0x50
 8003c60:	e00a      	b.n	8003c78 <I2C_Master_ADDR+0x2b8>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c62:	2300      	movs	r3, #0
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	60fb      	str	r3, [r7, #12]
 8003c76:	68fb      	ldr	r3, [r7, #12]
  }

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3744      	adds	r7, #68	; 0x44
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b084      	sub	sp, #16
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d029      	beq.n	8003cf6 <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	1c58      	adds	r0, r3, #1
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	6248      	str	r0, [r1, #36]	; 0x24
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	6113      	str	r3, [r2, #16]
    hi2c->XferCount--;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d114      	bne.n	8003cf6 <I2C_SlaveTransmit_TXE+0x70>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2b29      	cmp	r3, #41	; 0x29
 8003cd0:	d111      	bne.n	8003cf6 <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	6852      	ldr	r2, [r2, #4]
 8003cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ce0:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2221      	movs	r2, #33	; 0x21
 8003ce6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2228      	movs	r2, #40	; 0x28
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f7ff fae3 	bl	80032bc <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00f      	beq.n	8003d32 <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1a:	1c58      	adds	r0, r3, #1
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	6248      	str	r0, [r1, #36]	; 0x24
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	6113      	str	r3, [r2, #16]
    hi2c->XferCount--;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d02a      	beq.n	8003db2 <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	1c59      	adds	r1, r3, #1
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6251      	str	r1, [r2, #36]	; 0x24
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6812      	ldr	r2, [r2, #0]
 8003d6a:	6912      	ldr	r2, [r2, #16]
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	3b01      	subs	r3, #1
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d114      	bne.n	8003db2 <I2C_SlaveReceive_RXNE+0x72>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2b2a      	cmp	r3, #42	; 0x2a
 8003d8c:	d111      	bne.n	8003db2 <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	6812      	ldr	r2, [r2, #0]
 8003d96:	6852      	ldr	r2, [r2, #4]
 8003d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d9c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2222      	movs	r2, #34	; 0x22
 8003da2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2228      	movs	r2, #40	; 0x28
 8003da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f7ff fa8f 	bl	80032d0 <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3710      	adds	r7, #16
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d010      	beq.n	8003df0 <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd2:	1c59      	adds	r1, r3, #1
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6251      	str	r1, [r2, #36]	; 0x24
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6812      	ldr	r2, [r2, #0]
 8003ddc:	6912      	ldr	r2, [r2, #16]
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003e06:	2300      	movs	r3, #0
 8003e08:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	f003 0304 	and.w	r3, r3, #4
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d001      	beq.n	8003e20 <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2a:	2b80      	cmp	r3, #128	; 0x80
 8003e2c:	d003      	beq.n	8003e36 <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	81bb      	strh	r3, [r7, #12]
 8003e34:	e002      	b.n	8003e3c <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003e3c:	89ba      	ldrh	r2, [r7, #12]
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	4619      	mov	r1, r3
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7ff fa4e 	bl	80032e4 <HAL_I2C_AddrCallback>

  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
	...

08003e54 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	6812      	ldr	r2, [r2, #0]
 8003e6e:	6852      	ldr	r2, [r2, #4]
 8003e70:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e74:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003e76:	2300      	movs	r3, #0
 8003e78:	60bb      	str	r3, [r7, #8]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6812      	ldr	r2, [r2, #0]
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	f042 0201 	orr.w	r2, r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6812      	ldr	r2, [r2, #0]
 8003e9c:	6812      	ldr	r2, [r2, #0]
 8003e9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ea2:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003eae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003eb2:	d11a      	bne.n	8003eea <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b22      	cmp	r3, #34	; 0x22
 8003ebe:	d005      	beq.n	8003ecc <I2C_Slave_STOPF+0x78>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b2a      	cmp	r3, #42	; 0x2a
 8003eca:	d107      	bne.n	8003edc <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003eda:	e006      	b.n	8003eea <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d035      	beq.n	8003f60 <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d110      	bne.n	8003f24 <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	1c59      	adds	r1, r3, #1
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6251      	str	r1, [r2, #36]	; 0x24
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	6812      	ldr	r2, [r2, #0]
 8003f10:	6912      	ldr	r2, [r2, #16]
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2e:	2b40      	cmp	r3, #64	; 0x40
 8003f30:	d110      	bne.n	8003f54 <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	1c59      	adds	r1, r3, #1
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6251      	str	r1, [r2, #36]	; 0x24
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6812      	ldr	r2, [r2, #0]
 8003f40:	6912      	ldr	r2, [r2, #16]
 8003f42:	b2d2      	uxtb	r2, r2
 8003f44:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f58:	f043 0204 	orr.w	r2, r3, #4
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f8ab 	bl	80040c4 <I2C_ITError>
 8003f6e:	e02f      	b.n	8003fd0 <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2b28      	cmp	r3, #40	; 0x28
 8003f74:	d005      	beq.n	8003f82 <I2C_Slave_STOPF+0x12e>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b2a      	cmp	r3, #42	; 0x2a
 8003f7a:	d002      	beq.n	8003f82 <I2C_Slave_STOPF+0x12e>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b29      	cmp	r3, #41	; 0x29
 8003f80:	d111      	bne.n	8003fa6 <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <I2C_Slave_STOPF+0x188>)
 8003f86:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff f9ae 	bl	8003300 <HAL_I2C_ListenCpltCallback>
 8003fa4:	e014      	b.n	8003fd0 <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003faa:	2b22      	cmp	r3, #34	; 0x22
 8003fac:	d002      	beq.n	8003fb4 <I2C_Slave_STOPF+0x160>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2b22      	cmp	r3, #34	; 0x22
 8003fb2:	d10d      	bne.n	8003fd0 <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f7ff f980 	bl	80032d0 <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	ffff0000 	.word	0xffff0000

08003fe0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff6:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d002      	beq.n	8004004 <I2C_Slave_AF+0x24>
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	2b08      	cmp	r3, #8
 8004002:	d129      	bne.n	8004058 <I2C_Slave_AF+0x78>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2b28      	cmp	r3, #40	; 0x28
 8004008:	d126      	bne.n	8004058 <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a2c      	ldr	r2, [pc, #176]	; (80040c0 <I2C_Slave_AF+0xe0>)
 800400e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	6812      	ldr	r2, [r2, #0]
 8004018:	6852      	ldr	r2, [r2, #4]
 800401a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800401e:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004028:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6812      	ldr	r2, [r2, #0]
 8004032:	6812      	ldr	r2, [r2, #0]
 8004034:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004038:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f7ff f955 	bl	8003300 <HAL_I2C_ListenCpltCallback>
 8004056:	e02e      	b.n	80040b6 <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2b21      	cmp	r3, #33	; 0x21
 800405c:	d126      	bne.n	80040ac <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a17      	ldr	r2, [pc, #92]	; (80040c0 <I2C_Slave_AF+0xe0>)
 8004062:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2221      	movs	r2, #33	; 0x21
 8004068:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2220      	movs	r2, #32
 800406e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	6812      	ldr	r2, [r2, #0]
 8004082:	6852      	ldr	r2, [r2, #4]
 8004084:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004088:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004092:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	6812      	ldr	r2, [r2, #0]
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040a2:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7ff f909 	bl	80032bc <HAL_I2C_SlaveTxCpltCallback>
 80040aa:	e004      	b.n	80040b6 <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040b4:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3710      	adds	r7, #16
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	ffff0000 	.word	0xffff0000

080040c4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b29      	cmp	r3, #41	; 0x29
 80040da:	d002      	beq.n	80040e2 <I2C_ITError+0x1e>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b2a      	cmp	r3, #42	; 0x2a
 80040e0:	d107      	bne.n	80040f2 <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2228      	movs	r2, #40	; 0x28
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80040f0:	e018      	b.n	8004124 <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b60      	cmp	r3, #96	; 0x60
 80040fc:	d00b      	beq.n	8004116 <I2C_ITError+0x52>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004108:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800410c:	d003      	beq.n	8004116 <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	6812      	ldr	r2, [r2, #0]
 800412e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004132:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800413e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004142:	d160      	bne.n	8004206 <I2C_ITError+0x142>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	6852      	ldr	r2, [r2, #4]
 800414e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004152:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004158:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b01      	cmp	r3, #1
 8004160:	d020      	beq.n	80041a4 <I2C_ITError+0xe0>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004166:	4a57      	ldr	r2, [pc, #348]	; (80042c4 <I2C_ITError+0x200>)
 8004168:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800416e:	4618      	mov	r0, r3
 8004170:	f7fd fe5e 	bl	8001e30 <HAL_DMA_Abort_IT>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 8083 	beq.w	8004282 <I2C_ITError+0x1be>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6812      	ldr	r2, [r2, #0]
 8004184:	6812      	ldr	r2, [r2, #0]
 8004186:	f022 0201 	bic.w	r2, r2, #1
 800418a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2220      	movs	r2, #32
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004198:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800419e:	4610      	mov	r0, r2
 80041a0:	4798      	blx	r3
 80041a2:	e06e      	b.n	8004282 <I2C_ITError+0x1be>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a8:	4a46      	ldr	r2, [pc, #280]	; (80042c4 <I2C_ITError+0x200>)
 80041aa:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fd fe3d 	bl	8001e30 <HAL_DMA_Abort_IT>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d062      	beq.n	8004282 <I2C_ITError+0x1be>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c6:	2b40      	cmp	r3, #64	; 0x40
 80041c8:	d109      	bne.n	80041de <I2C_ITError+0x11a>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ce:	1c59      	adds	r1, r3, #1
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6251      	str	r1, [r2, #36]	; 0x24
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6812      	ldr	r2, [r2, #0]
 80041d8:	6912      	ldr	r2, [r2, #16]
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	6812      	ldr	r2, [r2, #0]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2220      	movs	r2, #32
 80041f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004200:	4610      	mov	r0, r2
 8004202:	4798      	blx	r3
 8004204:	e03d      	b.n	8004282 <I2C_ITError+0x1be>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b60      	cmp	r3, #96	; 0x60
 8004210:	d123      	bne.n	800425a <I2C_ITError+0x196>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2220      	movs	r2, #32
 8004216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800422a:	2b40      	cmp	r3, #64	; 0x40
 800422c:	d109      	bne.n	8004242 <I2C_ITError+0x17e>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004232:	1c59      	adds	r1, r3, #1
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6251      	str	r1, [r2, #36]	; 0x24
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6812      	ldr	r2, [r2, #0]
 800423c:	6912      	ldr	r2, [r2, #16]
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6812      	ldr	r2, [r2, #0]
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	f022 0201 	bic.w	r2, r2, #1
 8004250:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f7ff f87c 	bl	8003350 <HAL_I2C_AbortCpltCallback>
 8004258:	e013      	b.n	8004282 <I2C_ITError+0x1be>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004264:	2b40      	cmp	r3, #64	; 0x40
 8004266:	d109      	bne.n	800427c <I2C_ITError+0x1b8>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	1c59      	adds	r1, r3, #1
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	6251      	str	r1, [r2, #36]	; 0x24
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	6912      	ldr	r2, [r2, #16]
 8004278:	b2d2      	uxtb	r2, r2
 800427a:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f7ff f85d 	bl	800333c <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b28      	cmp	r3, #40	; 0x28
 800428c:	d116      	bne.n	80042bc <I2C_ITError+0x1f8>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b04      	cmp	r3, #4
 8004298:	d110      	bne.n	80042bc <I2C_ITError+0x1f8>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a0a      	ldr	r2, [pc, #40]	; (80042c8 <I2C_ITError+0x204>)
 800429e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2220      	movs	r2, #32
 80042aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7ff f822 	bl	8003300 <HAL_I2C_ListenCpltCallback>
  }
}
 80042bc:	bf00      	nop
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	08004561 	.word	0x08004561
 80042c8:	ffff0000 	.word	0xffff0000

080042cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b088      	sub	sp, #32
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	607a      	str	r2, [r7, #4]
 80042d6:	603b      	str	r3, [r7, #0]
 80042d8:	460b      	mov	r3, r1
 80042da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d006      	beq.n	80042f6 <I2C_MasterRequestWrite+0x2a>
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d003      	beq.n	80042f6 <I2C_MasterRequestWrite+0x2a>
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042f4:	d108      	bne.n	8004308 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	6812      	ldr	r2, [r2, #0]
 80042fe:	6812      	ldr	r2, [r2, #0]
 8004300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	e00b      	b.n	8004320 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	2b12      	cmp	r3, #18
 800430e:	d107      	bne.n	8004320 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	6812      	ldr	r2, [r2, #0]
 8004318:	6812      	ldr	r2, [r2, #0]
 800431a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800431e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 f965 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e040      	b.n	80043be <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004344:	d107      	bne.n	8004356 <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	897a      	ldrh	r2, [r7, #10]
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004352:	611a      	str	r2, [r3, #16]
 8004354:	e021      	b.n	800439a <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	897a      	ldrh	r2, [r7, #10]
 800435c:	11d2      	asrs	r2, r2, #7
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	f002 0206 	and.w	r2, r2, #6
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	f062 020f 	orn	r2, r2, #15
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	4915      	ldr	r1, [pc, #84]	; (80043c8 <I2C_MasterRequestWrite+0xfc>)
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f000 f992 	bl	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d007      	beq.n	8004390 <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004384:	2b04      	cmp	r3, #4
 8004386:	d101      	bne.n	800438c <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e018      	b.n	80043be <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e016      	b.n	80043be <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	897a      	ldrh	r2, [r7, #10]
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	490b      	ldr	r1, [pc, #44]	; (80043cc <I2C_MasterRequestWrite+0x100>)
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f97c 	bl	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d007      	beq.n	80043bc <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d101      	bne.n	80043b8 <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e002      	b.n	80043be <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e000      	b.n	80043be <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	00010008 	.word	0x00010008
 80043cc:	00010002 	.word	0x00010002

080043d0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b088      	sub	sp, #32
 80043d4:	af02      	add	r7, sp, #8
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	607a      	str	r2, [r7, #4]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	460b      	mov	r3, r1
 80043de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	6812      	ldr	r2, [r2, #0]
 80043ee:	6812      	ldr	r2, [r2, #0]
 80043f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043f4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d006      	beq.n	800440a <I2C_MasterRequestRead+0x3a>
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d003      	beq.n	800440a <I2C_MasterRequestRead+0x3a>
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004408:	d108      	bne.n	800441c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	6812      	ldr	r2, [r2, #0]
 8004412:	6812      	ldr	r2, [r2, #0]
 8004414:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	e00b      	b.n	8004434 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004420:	2b11      	cmp	r3, #17
 8004422:	d107      	bne.n	8004434 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	6812      	ldr	r2, [r2, #0]
 800442c:	6812      	ldr	r2, [r2, #0]
 800442e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004432:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f000 f8db 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e07f      	b.n	8004550 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004458:	d108      	bne.n	800446c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	897a      	ldrh	r2, [r7, #10]
 8004460:	b2d2      	uxtb	r2, r2
 8004462:	f042 0201 	orr.w	r2, r2, #1
 8004466:	b2d2      	uxtb	r2, r2
 8004468:	611a      	str	r2, [r3, #16]
 800446a:	e05f      	b.n	800452c <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	897a      	ldrh	r2, [r7, #10]
 8004472:	11d2      	asrs	r2, r2, #7
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	f002 0206 	and.w	r2, r2, #6
 800447a:	b2d2      	uxtb	r2, r2
 800447c:	f062 020f 	orn	r2, r2, #15
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	4933      	ldr	r1, [pc, #204]	; (8004558 <I2C_MasterRequestRead+0x188>)
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 f907 	bl	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d007      	beq.n	80044a6 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449a:	2b04      	cmp	r3, #4
 800449c:	d101      	bne.n	80044a2 <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e056      	b.n	8004550 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e054      	b.n	8004550 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	897a      	ldrh	r2, [r7, #10]
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	4929      	ldr	r1, [pc, #164]	; (800455c <I2C_MasterRequestRead+0x18c>)
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f000 f8f1 	bl	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d007      	beq.n	80044d2 <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	2b04      	cmp	r3, #4
 80044c8:	d101      	bne.n	80044ce <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e040      	b.n	8004550 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e03e      	b.n	8004550 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695b      	ldr	r3, [r3, #20]
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	6812      	ldr	r2, [r2, #0]
 80044f0:	6812      	ldr	r2, [r2, #0]
 80044f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f000 f879 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e01d      	b.n	8004550 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	897a      	ldrh	r2, [r7, #10]
 800451a:	11d2      	asrs	r2, r2, #7
 800451c:	b2d2      	uxtb	r2, r2
 800451e:	f002 0206 	and.w	r2, r2, #6
 8004522:	b2d2      	uxtb	r2, r2
 8004524:	f062 020e 	orn	r2, r2, #14
 8004528:	b2d2      	uxtb	r2, r2
 800452a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	490a      	ldr	r1, [pc, #40]	; (800455c <I2C_MasterRequestRead+0x18c>)
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 f8b3 	bl	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d007      	beq.n	800454e <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004542:	2b04      	cmp	r3, #4
 8004544:	d101      	bne.n	800454a <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e002      	b.n	8004550 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e000      	b.n	8004550 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	00010008 	.word	0x00010008
 800455c:	00010002 	.word	0x00010002

08004560 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800456c:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	6812      	ldr	r2, [r2, #0]
 8004576:	6812      	ldr	r2, [r2, #0]
 8004578:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800457c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004588:	2200      	movs	r2, #0
 800458a:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004590:	2200      	movs	r2, #0
 8004592:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b60      	cmp	r3, #96	; 0x60
 800459e:	d116      	bne.n	80045ce <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	6812      	ldr	r2, [r2, #0]
 80045be:	6812      	ldr	r2, [r2, #0]
 80045c0:	f022 0201 	bic.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f7fe fec2 	bl	8003350 <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 80045cc:	e012      	b.n	80045f4 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	6812      	ldr	r2, [r2, #0]
 80045e6:	6812      	ldr	r2, [r2, #0]
 80045e8:	f022 0201 	bic.w	r2, r2, #1
 80045ec:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f7fe fea4 	bl	800333c <HAL_I2C_ErrorCallback>
}
 80045f4:	bf00      	nop
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	603b      	str	r3, [r7, #0]
 8004608:	4613      	mov	r3, r2
 800460a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800460c:	e01f      	b.n	800464e <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d01b      	beq.n	800464e <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d007      	beq.n	800462c <I2C_WaitOnFlagUntilTimeout+0x30>
 800461c:	f7fc fc90 	bl	8000f40 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	1ad2      	subs	r2, r2, r3
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d910      	bls.n	800464e <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2220      	movs	r2, #32
 8004636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e023      	b.n	8004696 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	0c1b      	lsrs	r3, r3, #16
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b01      	cmp	r3, #1
 8004656:	d10d      	bne.n	8004674 <I2C_WaitOnFlagUntilTimeout+0x78>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	43da      	mvns	r2, r3
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	4013      	ands	r3, r2
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	bf0c      	ite	eq
 800466a:	2301      	moveq	r3, #1
 800466c:	2300      	movne	r3, #0
 800466e:	b2db      	uxtb	r3, r3
 8004670:	461a      	mov	r2, r3
 8004672:	e00c      	b.n	800468e <I2C_WaitOnFlagUntilTimeout+0x92>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	43da      	mvns	r2, r3
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	4013      	ands	r3, r2
 8004680:	b29b      	uxth	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	bf0c      	ite	eq
 8004686:	2301      	moveq	r3, #1
 8004688:	2300      	movne	r3, #0
 800468a:	b2db      	uxtb	r3, r3
 800468c:	461a      	mov	r2, r3
 800468e:	79fb      	ldrb	r3, [r7, #7]
 8004690:	429a      	cmp	r2, r3
 8004692:	d0bc      	beq.n	800460e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b084      	sub	sp, #16
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	60f8      	str	r0, [r7, #12]
 80046a6:	60b9      	str	r1, [r7, #8]
 80046a8:	607a      	str	r2, [r7, #4]
 80046aa:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046ac:	e040      	b.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046bc:	d11c      	bne.n	80046f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	6812      	ldr	r2, [r2, #0]
 80046c6:	6812      	ldr	r2, [r2, #0]
 80046c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046d6:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2204      	movs	r2, #4
 80046dc:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e03c      	b.n	8004772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046fe:	d017      	beq.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d007      	beq.n	8004716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8004706:	f7fc fc1b 	bl	8000f40 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	1ad2      	subs	r2, r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	429a      	cmp	r2, r3
 8004714:	d90c      	bls.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e020      	b.n	8004772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	0c1b      	lsrs	r3, r3, #16
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b01      	cmp	r3, #1
 8004738:	d10c      	bne.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	43da      	mvns	r2, r3
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	4013      	ands	r3, r2
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	bf14      	ite	ne
 800474c:	2301      	movne	r3, #1
 800474e:	2300      	moveq	r3, #0
 8004750:	b2db      	uxtb	r3, r3
 8004752:	e00b      	b.n	800476c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	43da      	mvns	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	4013      	ands	r3, r2
 8004760:	b29b      	uxth	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	bf14      	ite	ne
 8004766:	2301      	movne	r3, #1
 8004768:	2300      	moveq	r3, #0
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	d19e      	bne.n	80046ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800477a:	b580      	push	{r7, lr}
 800477c:	b084      	sub	sp, #16
 800477e:	af00      	add	r7, sp, #0
 8004780:	60f8      	str	r0, [r7, #12]
 8004782:	60b9      	str	r1, [r7, #8]
 8004784:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004786:	e029      	b.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	f000 f8ba 	bl	8004902 <I2C_IsAcknowledgeFailed>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d001      	beq.n	8004798 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e029      	b.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479e:	d01d      	beq.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d007      	beq.n	80047b6 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047a6:	f7fc fbcb 	bl	8000f40 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	1ad2      	subs	r2, r2, r3
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d912      	bls.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ba:	f043 0220 	orr.w	r2, r3, #32
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2220      	movs	r2, #32
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e007      	b.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e6:	2b80      	cmp	r3, #128	; 0x80
 80047e8:	d1ce      	bne.n	8004788 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004800:	e029      	b.n	8004856 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 f87d 	bl	8004902 <I2C_IsAcknowledgeFailed>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e029      	b.n	8004866 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004818:	d01d      	beq.n	8004856 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d007      	beq.n	8004830 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004820:	f7fc fb8e 	bl	8000f40 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	1ad2      	subs	r2, r2, r3
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	429a      	cmp	r2, r3
 800482e:	d912      	bls.n	8004856 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004834:	f043 0220 	orr.w	r2, r3, #32
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e007      	b.n	8004866 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b04      	cmp	r3, #4
 8004862:	d1ce      	bne.n	8004802 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}

0800486e <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800486e:	b580      	push	{r7, lr}
 8004870:	b084      	sub	sp, #16
 8004872:	af00      	add	r7, sp, #0
 8004874:	60f8      	str	r0, [r7, #12]
 8004876:	60b9      	str	r1, [r7, #8]
 8004878:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800487a:	e036      	b.n	80048ea <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	f003 0310 	and.w	r3, r3, #16
 8004886:	2b10      	cmp	r3, #16
 8004888:	d114      	bne.n	80048b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f06f 0210 	mvn.w	r2, #16
 8004892:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2220      	movs	r2, #32
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e022      	b.n	80048fa <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d007      	beq.n	80048ca <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 80048ba:	f7fc fb41 	bl	8000f40 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	1ad2      	subs	r2, r2, r3
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d90f      	bls.n	80048ea <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ce:	f043 0220 	orr.w	r2, r3, #32
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2220      	movs	r2, #32
 80048da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e007      	b.n	80048fa <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048f4:	2b40      	cmp	r3, #64	; 0x40
 80048f6:	d1c1      	bne.n	800487c <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004902:	b480      	push	{r7}
 8004904:	b083      	sub	sp, #12
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004914:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004918:	d114      	bne.n	8004944 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004922:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2204      	movs	r2, #4
 8004928:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2220      	movs	r2, #32
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e000      	b.n	8004946 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800495a:	2300      	movs	r3, #0
 800495c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800495e:	2300      	movs	r3, #0
 8004960:	603b      	str	r3, [r7, #0]
 8004962:	4a20      	ldr	r2, [pc, #128]	; (80049e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004964:	4b1f      	ldr	r3, [pc, #124]	; (80049e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800496c:	6413      	str	r3, [r2, #64]	; 0x40
 800496e:	4b1d      	ldr	r3, [pc, #116]	; (80049e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004976:	603b      	str	r3, [r7, #0]
 8004978:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800497a:	4b1b      	ldr	r3, [pc, #108]	; (80049e8 <HAL_PWREx_EnableOverDrive+0x94>)
 800497c:	2201      	movs	r2, #1
 800497e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004980:	f7fc fade 	bl	8000f40 <HAL_GetTick>
 8004984:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004986:	e009      	b.n	800499c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004988:	f7fc fada 	bl	8000f40 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004996:	d901      	bls.n	800499c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e01f      	b.n	80049dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800499c:	4b13      	ldr	r3, [pc, #76]	; (80049ec <HAL_PWREx_EnableOverDrive+0x98>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a8:	d1ee      	bne.n	8004988 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80049aa:	4b11      	ldr	r3, [pc, #68]	; (80049f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80049ac:	2201      	movs	r2, #1
 80049ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049b0:	f7fc fac6 	bl	8000f40 <HAL_GetTick>
 80049b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80049b6:	e009      	b.n	80049cc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80049b8:	f7fc fac2 	bl	8000f40 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049c6:	d901      	bls.n	80049cc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e007      	b.n	80049dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80049cc:	4b07      	ldr	r3, [pc, #28]	; (80049ec <HAL_PWREx_EnableOverDrive+0x98>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80049d8:	d1ee      	bne.n	80049b8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40023800 	.word	0x40023800
 80049e8:	420e0040 	.word	0x420e0040
 80049ec:	40007000 	.word	0x40007000
 80049f0:	420e0044 	.word	0x420e0044

080049f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e0ca      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a08:	4b67      	ldr	r3, [pc, #412]	; (8004ba8 <HAL_RCC_ClockConfig+0x1b4>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 020f 	and.w	r2, r3, #15
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d20c      	bcs.n	8004a30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a16:	4b64      	ldr	r3, [pc, #400]	; (8004ba8 <HAL_RCC_ClockConfig+0x1b4>)
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a1e:	4b62      	ldr	r3, [pc, #392]	; (8004ba8 <HAL_RCC_ClockConfig+0x1b4>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 020f 	and.w	r2, r3, #15
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e0b6      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d020      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0304 	and.w	r3, r3, #4
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d005      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a48:	4a58      	ldr	r2, [pc, #352]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a4a:	4b58      	ldr	r3, [pc, #352]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a60:	4a52      	ldr	r2, [pc, #328]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a62:	4b52      	ldr	r3, [pc, #328]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a6c:	494f      	ldr	r1, [pc, #316]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a6e:	4b4f      	ldr	r3, [pc, #316]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d044      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d107      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a92:	4b46      	ldr	r3, [pc, #280]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d119      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e07d      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d003      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aae:	2b03      	cmp	r3, #3
 8004ab0:	d107      	bne.n	8004ac2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ab2:	4b3e      	ldr	r3, [pc, #248]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d109      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e06d      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac2:	4b3a      	ldr	r3, [pc, #232]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e065      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ad2:	4936      	ldr	r1, [pc, #216]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004ad4:	4b35      	ldr	r3, [pc, #212]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f023 0203 	bic.w	r2, r3, #3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ae4:	f7fc fa2c 	bl	8000f40 <HAL_GetTick>
 8004ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aea:	e00a      	b.n	8004b02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aec:	f7fc fa28 	bl	8000f40 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e04d      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b02:	4b2a      	ldr	r3, [pc, #168]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 020c 	and.w	r2, r3, #12
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d1eb      	bne.n	8004aec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b14:	4b24      	ldr	r3, [pc, #144]	; (8004ba8 <HAL_RCC_ClockConfig+0x1b4>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 020f 	and.w	r2, r3, #15
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d90c      	bls.n	8004b3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b22:	4b21      	ldr	r3, [pc, #132]	; (8004ba8 <HAL_RCC_ClockConfig+0x1b4>)
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	b2d2      	uxtb	r2, r2
 8004b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2a:	4b1f      	ldr	r3, [pc, #124]	; (8004ba8 <HAL_RCC_ClockConfig+0x1b4>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 020f 	and.w	r2, r3, #15
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d001      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e030      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0304 	and.w	r3, r3, #4
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d008      	beq.n	8004b5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b48:	4918      	ldr	r1, [pc, #96]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b4a:	4b18      	ldr	r3, [pc, #96]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d009      	beq.n	8004b7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b66:	4911      	ldr	r1, [pc, #68]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b68:	4b10      	ldr	r3, [pc, #64]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	4313      	orrs	r3, r2
 8004b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b7a:	f000 f883 	bl	8004c84 <HAL_RCC_GetSysClockFreq>
 8004b7e:	4601      	mov	r1, r0
 8004b80:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	091b      	lsrs	r3, r3, #4
 8004b86:	f003 030f 	and.w	r3, r3, #15
 8004b8a:	4a09      	ldr	r2, [pc, #36]	; (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8c:	5cd3      	ldrb	r3, [r2, r3]
 8004b8e:	fa21 f303 	lsr.w	r3, r1, r3
 8004b92:	4a08      	ldr	r2, [pc, #32]	; (8004bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8004b96:	2000      	movs	r0, #0
 8004b98:	f00c ff1c 	bl	80119d4 <HAL_InitTick>

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	40023c00 	.word	0x40023c00
 8004bac:	40023800 	.word	0x40023800
 8004bb0:	08013dd8 	.word	0x08013dd8
 8004bb4:	20000038 	.word	0x20000038

08004bb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bbc:	4b03      	ldr	r3, [pc, #12]	; (8004bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	20000038 	.word	0x20000038

08004bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004bd4:	f7ff fff0 	bl	8004bb8 <HAL_RCC_GetHCLKFreq>
 8004bd8:	4601      	mov	r1, r0
 8004bda:	4b05      	ldr	r3, [pc, #20]	; (8004bf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	0a9b      	lsrs	r3, r3, #10
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	4a03      	ldr	r2, [pc, #12]	; (8004bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004be6:	5cd3      	ldrb	r3, [r2, r3]
 8004be8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	40023800 	.word	0x40023800
 8004bf4:	08013de8 	.word	0x08013de8

08004bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004bfc:	f7ff ffdc 	bl	8004bb8 <HAL_RCC_GetHCLKFreq>
 8004c00:	4601      	mov	r1, r0
 8004c02:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	0b5b      	lsrs	r3, r3, #13
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	4a03      	ldr	r2, [pc, #12]	; (8004c1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c0e:	5cd3      	ldrb	r3, [r2, r3]
 8004c10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	08013de8 	.word	0x08013de8

08004c20 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	220f      	movs	r2, #15
 8004c2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c30:	4b12      	ldr	r3, [pc, #72]	; (8004c7c <HAL_RCC_GetClockConfig+0x5c>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f003 0203 	and.w	r2, r3, #3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c3c:	4b0f      	ldr	r3, [pc, #60]	; (8004c7c <HAL_RCC_GetClockConfig+0x5c>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c48:	4b0c      	ldr	r3, [pc, #48]	; (8004c7c <HAL_RCC_GetClockConfig+0x5c>)
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004c54:	4b09      	ldr	r3, [pc, #36]	; (8004c7c <HAL_RCC_GetClockConfig+0x5c>)
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	08db      	lsrs	r3, r3, #3
 8004c5a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c62:	4b07      	ldr	r3, [pc, #28]	; (8004c80 <HAL_RCC_GetClockConfig+0x60>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 020f 	and.w	r2, r3, #15
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	601a      	str	r2, [r3, #0]
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	40023c00 	.word	0x40023c00

08004c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c88:	b0a1      	sub	sp, #132	; 0x84
 8004c8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t pllvco = 0U;
 8004c90:	2300      	movs	r3, #0
 8004c92:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t pllp = 0U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t pllr = 0U;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t sysclockfreq = 0U;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ca0:	4ba0      	ldr	r3, [pc, #640]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f003 030c 	and.w	r3, r3, #12
 8004ca8:	2b0c      	cmp	r3, #12
 8004caa:	f200 8193 	bhi.w	8004fd4 <HAL_RCC_GetSysClockFreq+0x350>
 8004cae:	a201      	add	r2, pc, #4	; (adr r2, 8004cb4 <HAL_RCC_GetSysClockFreq+0x30>)
 8004cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb4:	08004ce9 	.word	0x08004ce9
 8004cb8:	08004fd5 	.word	0x08004fd5
 8004cbc:	08004fd5 	.word	0x08004fd5
 8004cc0:	08004fd5 	.word	0x08004fd5
 8004cc4:	08004cef 	.word	0x08004cef
 8004cc8:	08004fd5 	.word	0x08004fd5
 8004ccc:	08004fd5 	.word	0x08004fd5
 8004cd0:	08004fd5 	.word	0x08004fd5
 8004cd4:	08004cf5 	.word	0x08004cf5
 8004cd8:	08004fd5 	.word	0x08004fd5
 8004cdc:	08004fd5 	.word	0x08004fd5
 8004ce0:	08004fd5 	.word	0x08004fd5
 8004ce4:	08004e71 	.word	0x08004e71
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ce8:	4b8f      	ldr	r3, [pc, #572]	; (8004f28 <HAL_RCC_GetSysClockFreq+0x2a4>)
 8004cea:	67bb      	str	r3, [r7, #120]	; 0x78
       break;
 8004cec:	e175      	b.n	8004fda <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cee:	4b8f      	ldr	r3, [pc, #572]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x2a8>)
 8004cf0:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8004cf2:	e172      	b.n	8004fda <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cf4:	4b8b      	ldr	r3, [pc, #556]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cfc:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cfe:	4b89      	ldr	r3, [pc, #548]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d056      	beq.n	8004db8 <HAL_RCC_GetSysClockFreq+0x134>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d0a:	4b86      	ldr	r3, [pc, #536]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	099b      	lsrs	r3, r3, #6
 8004d10:	f04f 0400 	mov.w	r4, #0
 8004d14:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004d18:	f04f 0200 	mov.w	r2, #0
 8004d1c:	ea01 0103 	and.w	r1, r1, r3
 8004d20:	ea02 0204 	and.w	r2, r2, r4
 8004d24:	460b      	mov	r3, r1
 8004d26:	4614      	mov	r4, r2
 8004d28:	0160      	lsls	r0, r4, #5
 8004d2a:	6678      	str	r0, [r7, #100]	; 0x64
 8004d2c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004d2e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004d32:	6678      	str	r0, [r7, #100]	; 0x64
 8004d34:	015b      	lsls	r3, r3, #5
 8004d36:	663b      	str	r3, [r7, #96]	; 0x60
 8004d38:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8004d3c:	1a5b      	subs	r3, r3, r1
 8004d3e:	eb64 0402 	sbc.w	r4, r4, r2
 8004d42:	01a0      	lsls	r0, r4, #6
 8004d44:	65f8      	str	r0, [r7, #92]	; 0x5c
 8004d46:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004d48:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8004d4c:	65f8      	str	r0, [r7, #92]	; 0x5c
 8004d4e:	0198      	lsls	r0, r3, #6
 8004d50:	65b8      	str	r0, [r7, #88]	; 0x58
 8004d52:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 8004d56:	1aed      	subs	r5, r5, r3
 8004d58:	eb66 0604 	sbc.w	r6, r6, r4
 8004d5c:	4633      	mov	r3, r6
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	657b      	str	r3, [r7, #84]	; 0x54
 8004d62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d64:	4628      	mov	r0, r5
 8004d66:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004d6a:	657b      	str	r3, [r7, #84]	; 0x54
 8004d6c:	462b      	mov	r3, r5
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	653b      	str	r3, [r7, #80]	; 0x50
 8004d72:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8004d76:	461d      	mov	r5, r3
 8004d78:	4626      	mov	r6, r4
 8004d7a:	186b      	adds	r3, r5, r1
 8004d7c:	eb46 0402 	adc.w	r4, r6, r2
 8004d80:	4618      	mov	r0, r3
 8004d82:	4621      	mov	r1, r4
 8004d84:	460b      	mov	r3, r1
 8004d86:	025b      	lsls	r3, r3, #9
 8004d88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	ea43 53d2 	orr.w	r3, r3, r2, lsr #23
 8004d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d94:	4603      	mov	r3, r0
 8004d96:	025b      	lsls	r3, r3, #9
 8004d98:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d9a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004d9e:	4618      	mov	r0, r3
 8004da0:	4621      	mov	r1, r4
 8004da2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004da4:	f04f 0400 	mov.w	r4, #0
 8004da8:	461a      	mov	r2, r3
 8004daa:	4623      	mov	r3, r4
 8004dac:	f7fb ff10 	bl	8000bd0 <__aeabi_uldivmod>
 8004db0:	4603      	mov	r3, r0
 8004db2:	460c      	mov	r4, r1
 8004db4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004db6:	e04d      	b.n	8004e54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004db8:	4b5a      	ldr	r3, [pc, #360]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	099b      	lsrs	r3, r3, #6
 8004dbe:	f04f 0400 	mov.w	r4, #0
 8004dc2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004dc6:	f04f 0200 	mov.w	r2, #0
 8004dca:	ea01 0103 	and.w	r1, r1, r3
 8004dce:	ea02 0204 	and.w	r2, r2, r4
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4614      	mov	r4, r2
 8004dd6:	0160      	lsls	r0, r4, #5
 8004dd8:	6478      	str	r0, [r7, #68]	; 0x44
 8004dda:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004ddc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004de0:	6478      	str	r0, [r7, #68]	; 0x44
 8004de2:	015b      	lsls	r3, r3, #5
 8004de4:	643b      	str	r3, [r7, #64]	; 0x40
 8004de6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8004dea:	1a5b      	subs	r3, r3, r1
 8004dec:	eb64 0402 	sbc.w	r4, r4, r2
 8004df0:	ea4f 1b84 	mov.w	fp, r4, lsl #6
 8004df4:	ea4b 6b93 	orr.w	fp, fp, r3, lsr #26
 8004df8:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8004dfc:	ebba 0a03 	subs.w	sl, sl, r3
 8004e00:	eb6b 0b04 	sbc.w	fp, fp, r4
 8004e04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e12:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8004e16:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e18:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8004e1c:	eb1a 0a01 	adds.w	sl, sl, r1
 8004e20:	eb4b 0b02 	adc.w	fp, fp, r2
 8004e24:	ea4f 238b 	mov.w	r3, fp, lsl #10
 8004e28:	637b      	str	r3, [r7, #52]	; 0x34
 8004e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e2c:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 8004e30:	637b      	str	r3, [r7, #52]	; 0x34
 8004e32:	ea4f 238a 	mov.w	r3, sl, lsl #10
 8004e36:	633b      	str	r3, [r7, #48]	; 0x30
 8004e38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004e3c:	4650      	mov	r0, sl
 8004e3e:	4659      	mov	r1, fp
 8004e40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e42:	f04f 0400 	mov.w	r4, #0
 8004e46:	461a      	mov	r2, r3
 8004e48:	4623      	mov	r3, r4
 8004e4a:	f7fb fec1 	bl	8000bd0 <__aeabi_uldivmod>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	460c      	mov	r4, r1
 8004e52:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e54:	4b33      	ldr	r3, [pc, #204]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	0c1b      	lsrs	r3, r3, #16
 8004e5a:	f003 0303 	and.w	r3, r3, #3
 8004e5e:	3301      	adds	r3, #1
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	673b      	str	r3, [r7, #112]	; 0x70

      sysclockfreq = pllvco/pllp;
 8004e64:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004e66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6c:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8004e6e:	e0b4      	b.n	8004fda <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e70:	4b2c      	ldr	r3, [pc, #176]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e78:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e7a:	4b2a      	ldr	r3, [pc, #168]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d054      	beq.n	8004f30 <HAL_RCC_GetSysClockFreq+0x2ac>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e86:	4b27      	ldr	r3, [pc, #156]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	099b      	lsrs	r3, r3, #6
 8004e8c:	f04f 0400 	mov.w	r4, #0
 8004e90:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004e94:	f04f 0200 	mov.w	r2, #0
 8004e98:	ea01 0103 	and.w	r1, r1, r3
 8004e9c:	ea02 0204 	and.w	r2, r2, r4
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	4614      	mov	r4, r2
 8004ea4:	0160      	lsls	r0, r4, #5
 8004ea6:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004ea8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004eaa:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004eae:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004eb0:	015b      	lsls	r3, r3, #5
 8004eb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eb4:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8004eb8:	1a5b      	subs	r3, r3, r1
 8004eba:	eb64 0402 	sbc.w	r4, r4, r2
 8004ebe:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8004ec2:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8004ec6:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8004eca:	ebb8 0803 	subs.w	r8, r8, r3
 8004ece:	eb69 0904 	sbc.w	r9, r9, r4
 8004ed2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ede:	627b      	str	r3, [r7, #36]	; 0x24
 8004ee0:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8004ee4:	623b      	str	r3, [r7, #32]
 8004ee6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004eea:	eb18 0801 	adds.w	r8, r8, r1
 8004eee:	eb49 0902 	adc.w	r9, r9, r2
 8004ef2:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8004ef6:	61fb      	str	r3, [r7, #28]
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8004efe:	61fb      	str	r3, [r7, #28]
 8004f00:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8004f0a:	4640      	mov	r0, r8
 8004f0c:	4649      	mov	r1, r9
 8004f0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f10:	f04f 0400 	mov.w	r4, #0
 8004f14:	461a      	mov	r2, r3
 8004f16:	4623      	mov	r3, r4
 8004f18:	f7fb fe5a 	bl	8000bd0 <__aeabi_uldivmod>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	460c      	mov	r4, r1
 8004f20:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004f22:	e04b      	b.n	8004fbc <HAL_RCC_GetSysClockFreq+0x338>
 8004f24:	40023800 	.word	0x40023800
 8004f28:	00f42400 	.word	0x00f42400
 8004f2c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f30:	4b2d      	ldr	r3, [pc, #180]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x364>)
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	099b      	lsrs	r3, r3, #6
 8004f36:	f04f 0400 	mov.w	r4, #0
 8004f3a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004f3e:	f04f 0200 	mov.w	r2, #0
 8004f42:	ea01 0103 	and.w	r1, r1, r3
 8004f46:	ea02 0204 	and.w	r2, r2, r4
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	4614      	mov	r4, r2
 8004f4e:	0160      	lsls	r0, r4, #5
 8004f50:	6178      	str	r0, [r7, #20]
 8004f52:	6978      	ldr	r0, [r7, #20]
 8004f54:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004f58:	6178      	str	r0, [r7, #20]
 8004f5a:	015b      	lsls	r3, r3, #5
 8004f5c:	613b      	str	r3, [r7, #16]
 8004f5e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004f62:	1a5b      	subs	r3, r3, r1
 8004f64:	eb64 0402 	sbc.w	r4, r4, r2
 8004f68:	01a6      	lsls	r6, r4, #6
 8004f6a:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8004f6e:	019d      	lsls	r5, r3, #6
 8004f70:	1aed      	subs	r5, r5, r3
 8004f72:	eb66 0604 	sbc.w	r6, r6, r4
 8004f76:	00f3      	lsls	r3, r6, #3
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8004f80:	60fb      	str	r3, [r7, #12]
 8004f82:	00eb      	lsls	r3, r5, #3
 8004f84:	60bb      	str	r3, [r7, #8]
 8004f86:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8004f8a:	186d      	adds	r5, r5, r1
 8004f8c:	eb46 0602 	adc.w	r6, r6, r2
 8004f90:	02b3      	lsls	r3, r6, #10
 8004f92:	607b      	str	r3, [r7, #4]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	ea43 5395 	orr.w	r3, r3, r5, lsr #22
 8004f9a:	607b      	str	r3, [r7, #4]
 8004f9c:	02ab      	lsls	r3, r5, #10
 8004f9e:	603b      	str	r3, [r7, #0]
 8004fa0:	e897 0060 	ldmia.w	r7, {r5, r6}
 8004fa4:	4628      	mov	r0, r5
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004faa:	f04f 0400 	mov.w	r4, #0
 8004fae:	461a      	mov	r2, r3
 8004fb0:	4623      	mov	r3, r4
 8004fb2:	f7fb fe0d 	bl	8000bd0 <__aeabi_uldivmod>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	460c      	mov	r4, r1
 8004fba:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004fbc:	4b0a      	ldr	r3, [pc, #40]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x364>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	0f1b      	lsrs	r3, r3, #28
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	66fb      	str	r3, [r7, #108]	; 0x6c

      sysclockfreq = pllvco/pllr;
 8004fc8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd0:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8004fd2:	e002      	b.n	8004fda <HAL_RCC_GetSysClockFreq+0x356>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fd4:	4b05      	ldr	r3, [pc, #20]	; (8004fec <HAL_RCC_GetSysClockFreq+0x368>)
 8004fd6:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8004fd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3784      	adds	r7, #132	; 0x84
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fe6:	bf00      	nop
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	00f42400 	.word	0x00f42400

08004ff0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 8083 	beq.w	8005110 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800500a:	4b95      	ldr	r3, [pc, #596]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f003 030c 	and.w	r3, r3, #12
 8005012:	2b04      	cmp	r3, #4
 8005014:	d019      	beq.n	800504a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005016:	4b92      	ldr	r3, [pc, #584]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800501e:	2b08      	cmp	r3, #8
 8005020:	d106      	bne.n	8005030 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005022:	4b8f      	ldr	r3, [pc, #572]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800502a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800502e:	d00c      	beq.n	800504a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005030:	4b8b      	ldr	r3, [pc, #556]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005038:	2b0c      	cmp	r3, #12
 800503a:	d112      	bne.n	8005062 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800503c:	4b88      	ldr	r3, [pc, #544]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005044:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005048:	d10b      	bne.n	8005062 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800504a:	4b85      	ldr	r3, [pc, #532]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d05b      	beq.n	800510e <HAL_RCC_OscConfig+0x11e>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d157      	bne.n	800510e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e1fc      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800506a:	d106      	bne.n	800507a <HAL_RCC_OscConfig+0x8a>
 800506c:	4a7c      	ldr	r2, [pc, #496]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800506e:	4b7c      	ldr	r3, [pc, #496]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005076:	6013      	str	r3, [r2, #0]
 8005078:	e01d      	b.n	80050b6 <HAL_RCC_OscConfig+0xc6>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005082:	d10c      	bne.n	800509e <HAL_RCC_OscConfig+0xae>
 8005084:	4a76      	ldr	r2, [pc, #472]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005086:	4b76      	ldr	r3, [pc, #472]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800508e:	6013      	str	r3, [r2, #0]
 8005090:	4a73      	ldr	r2, [pc, #460]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005092:	4b73      	ldr	r3, [pc, #460]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800509a:	6013      	str	r3, [r2, #0]
 800509c:	e00b      	b.n	80050b6 <HAL_RCC_OscConfig+0xc6>
 800509e:	4a70      	ldr	r2, [pc, #448]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80050a0:	4b6f      	ldr	r3, [pc, #444]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050a8:	6013      	str	r3, [r2, #0]
 80050aa:	4a6d      	ldr	r2, [pc, #436]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80050ac:	4b6c      	ldr	r3, [pc, #432]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050b4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d013      	beq.n	80050e6 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050be:	f7fb ff3f 	bl	8000f40 <HAL_GetTick>
 80050c2:	60f8      	str	r0, [r7, #12]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050c6:	f7fb ff3b 	bl	8000f40 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b64      	cmp	r3, #100	; 0x64
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e1c1      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050d8:	4b61      	ldr	r3, [pc, #388]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0f0      	beq.n	80050c6 <HAL_RCC_OscConfig+0xd6>
 80050e4:	e014      	b.n	8005110 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e6:	f7fb ff2b 	bl	8000f40 <HAL_GetTick>
 80050ea:	60f8      	str	r0, [r7, #12]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ec:	e008      	b.n	8005100 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050ee:	f7fb ff27 	bl	8000f40 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b64      	cmp	r3, #100	; 0x64
 80050fa:	d901      	bls.n	8005100 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e1ad      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005100:	4b57      	ldr	r3, [pc, #348]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1f0      	bne.n	80050ee <HAL_RCC_OscConfig+0xfe>
 800510c:	e000      	b.n	8005110 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800510e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0302 	and.w	r3, r3, #2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d06f      	beq.n	80051fc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800511c:	4b50      	ldr	r3, [pc, #320]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f003 030c 	and.w	r3, r3, #12
 8005124:	2b00      	cmp	r3, #0
 8005126:	d017      	beq.n	8005158 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005128:	4b4d      	ldr	r3, [pc, #308]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005130:	2b08      	cmp	r3, #8
 8005132:	d105      	bne.n	8005140 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005134:	4b4a      	ldr	r3, [pc, #296]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00b      	beq.n	8005158 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005140:	4b47      	ldr	r3, [pc, #284]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005148:	2b0c      	cmp	r3, #12
 800514a:	d11c      	bne.n	8005186 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800514c:	4b44      	ldr	r3, [pc, #272]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d116      	bne.n	8005186 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005158:	4b41      	ldr	r3, [pc, #260]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <HAL_RCC_OscConfig+0x180>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d001      	beq.n	8005170 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e175      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005170:	493b      	ldr	r1, [pc, #236]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005172:	4b3b      	ldr	r3, [pc, #236]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	00db      	lsls	r3, r3, #3
 8005180:	4313      	orrs	r3, r2
 8005182:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005184:	e03a      	b.n	80051fc <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d020      	beq.n	80051d0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800518e:	4b35      	ldr	r3, [pc, #212]	; (8005264 <HAL_RCC_OscConfig+0x274>)
 8005190:	2201      	movs	r2, #1
 8005192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7fb fed4 	bl	8000f40 <HAL_GetTick>
 8005198:	60f8      	str	r0, [r7, #12]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800519c:	f7fb fed0 	bl	8000f40 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e156      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051ae:	4b2c      	ldr	r3, [pc, #176]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d0f0      	beq.n	800519c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ba:	4929      	ldr	r1, [pc, #164]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80051bc:	4b28      	ldr	r3, [pc, #160]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	00db      	lsls	r3, r3, #3
 80051ca:	4313      	orrs	r3, r2
 80051cc:	600b      	str	r3, [r1, #0]
 80051ce:	e015      	b.n	80051fc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051d0:	4b24      	ldr	r3, [pc, #144]	; (8005264 <HAL_RCC_OscConfig+0x274>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d6:	f7fb feb3 	bl	8000f40 <HAL_GetTick>
 80051da:	60f8      	str	r0, [r7, #12]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051de:	f7fb feaf 	bl	8000f40 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e135      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051f0:	4b1b      	ldr	r3, [pc, #108]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1f0      	bne.n	80051de <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0308 	and.w	r3, r3, #8
 8005204:	2b00      	cmp	r3, #0
 8005206:	d037      	beq.n	8005278 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d016      	beq.n	800523e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005210:	4b15      	ldr	r3, [pc, #84]	; (8005268 <HAL_RCC_OscConfig+0x278>)
 8005212:	2201      	movs	r2, #1
 8005214:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005216:	f7fb fe93 	bl	8000f40 <HAL_GetTick>
 800521a:	60f8      	str	r0, [r7, #12]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800521c:	e008      	b.n	8005230 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800521e:	f7fb fe8f 	bl	8000f40 <HAL_GetTick>
 8005222:	4602      	mov	r2, r0
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	2b02      	cmp	r3, #2
 800522a:	d901      	bls.n	8005230 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e115      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005230:	4b0b      	ldr	r3, [pc, #44]	; (8005260 <HAL_RCC_OscConfig+0x270>)
 8005232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d0f0      	beq.n	800521e <HAL_RCC_OscConfig+0x22e>
 800523c:	e01c      	b.n	8005278 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800523e:	4b0a      	ldr	r3, [pc, #40]	; (8005268 <HAL_RCC_OscConfig+0x278>)
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005244:	f7fb fe7c 	bl	8000f40 <HAL_GetTick>
 8005248:	60f8      	str	r0, [r7, #12]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800524a:	e00f      	b.n	800526c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800524c:	f7fb fe78 	bl	8000f40 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b02      	cmp	r3, #2
 8005258:	d908      	bls.n	800526c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0fe      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
 800525e:	bf00      	nop
 8005260:	40023800 	.word	0x40023800
 8005264:	42470000 	.word	0x42470000
 8005268:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800526c:	4b7d      	ldr	r3, [pc, #500]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800526e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1e9      	bne.n	800524c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b00      	cmp	r3, #0
 8005282:	d07d      	beq.n	8005380 <HAL_RCC_OscConfig+0x390>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005284:	2300      	movs	r3, #0
 8005286:	60bb      	str	r3, [r7, #8]
 8005288:	4a76      	ldr	r2, [pc, #472]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800528a:	4b76      	ldr	r3, [pc, #472]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800528c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005292:	6413      	str	r3, [r2, #64]	; 0x40
 8005294:	4b73      	ldr	r3, [pc, #460]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 8005296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800529c:	60bb      	str	r3, [r7, #8]
 800529e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80052a0:	4a71      	ldr	r2, [pc, #452]	; (8005468 <HAL_RCC_OscConfig+0x478>)
 80052a2:	4b71      	ldr	r3, [pc, #452]	; (8005468 <HAL_RCC_OscConfig+0x478>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052ac:	f7fb fe48 	bl	8000f40 <HAL_GetTick>
 80052b0:	60f8      	str	r0, [r7, #12]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80052b2:	e008      	b.n	80052c6 <HAL_RCC_OscConfig+0x2d6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80052b4:	f7fb fe44 	bl	8000f40 <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_OscConfig+0x2d6>
      {
        return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e0ca      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80052c6:	4b68      	ldr	r3, [pc, #416]	; (8005468 <HAL_RCC_OscConfig+0x478>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d0f0      	beq.n	80052b4 <HAL_RCC_OscConfig+0x2c4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d106      	bne.n	80052e8 <HAL_RCC_OscConfig+0x2f8>
 80052da:	4a62      	ldr	r2, [pc, #392]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 80052dc:	4b61      	ldr	r3, [pc, #388]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 80052de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	6713      	str	r3, [r2, #112]	; 0x70
 80052e6:	e01c      	b.n	8005322 <HAL_RCC_OscConfig+0x332>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	2b05      	cmp	r3, #5
 80052ee:	d10c      	bne.n	800530a <HAL_RCC_OscConfig+0x31a>
 80052f0:	4a5c      	ldr	r2, [pc, #368]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 80052f2:	4b5c      	ldr	r3, [pc, #368]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 80052f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f6:	f043 0304 	orr.w	r3, r3, #4
 80052fa:	6713      	str	r3, [r2, #112]	; 0x70
 80052fc:	4a59      	ldr	r2, [pc, #356]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 80052fe:	4b59      	ldr	r3, [pc, #356]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 8005300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005302:	f043 0301 	orr.w	r3, r3, #1
 8005306:	6713      	str	r3, [r2, #112]	; 0x70
 8005308:	e00b      	b.n	8005322 <HAL_RCC_OscConfig+0x332>
 800530a:	4a56      	ldr	r2, [pc, #344]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800530c:	4b55      	ldr	r3, [pc, #340]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800530e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005310:	f023 0301 	bic.w	r3, r3, #1
 8005314:	6713      	str	r3, [r2, #112]	; 0x70
 8005316:	4a53      	ldr	r2, [pc, #332]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 8005318:	4b52      	ldr	r3, [pc, #328]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531c:	f023 0304 	bic.w	r3, r3, #4
 8005320:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d015      	beq.n	8005356 <HAL_RCC_OscConfig+0x366>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800532a:	f7fb fe09 	bl	8000f40 <HAL_GetTick>
 800532e:	60f8      	str	r0, [r7, #12]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005330:	e00a      	b.n	8005348 <HAL_RCC_OscConfig+0x358>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005332:	f7fb fe05 	bl	8000f40 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005340:	4293      	cmp	r3, r2
 8005342:	d901      	bls.n	8005348 <HAL_RCC_OscConfig+0x358>
        {
          return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e089      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005348:	4b46      	ldr	r3, [pc, #280]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800534a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d0ee      	beq.n	8005332 <HAL_RCC_OscConfig+0x342>
 8005354:	e014      	b.n	8005380 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005356:	f7fb fdf3 	bl	8000f40 <HAL_GetTick>
 800535a:	60f8      	str	r0, [r7, #12]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800535c:	e00a      	b.n	8005374 <HAL_RCC_OscConfig+0x384>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800535e:	f7fb fdef 	bl	8000f40 <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	f241 3288 	movw	r2, #5000	; 0x1388
 800536c:	4293      	cmp	r3, r2
 800536e:	d901      	bls.n	8005374 <HAL_RCC_OscConfig+0x384>
        {
          return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e073      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005374:	4b3b      	ldr	r3, [pc, #236]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 8005376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005378:	f003 0302 	and.w	r3, r3, #2
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1ee      	bne.n	800535e <HAL_RCC_OscConfig+0x36e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d068      	beq.n	800545a <HAL_RCC_OscConfig+0x46a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005388:	4b36      	ldr	r3, [pc, #216]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f003 030c 	and.w	r3, r3, #12
 8005390:	2b08      	cmp	r3, #8
 8005392:	d060      	beq.n	8005456 <HAL_RCC_OscConfig+0x466>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	699b      	ldr	r3, [r3, #24]
 8005398:	2b02      	cmp	r3, #2
 800539a:	d145      	bne.n	8005428 <HAL_RCC_OscConfig+0x438>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800539c:	4b33      	ldr	r3, [pc, #204]	; (800546c <HAL_RCC_OscConfig+0x47c>)
 800539e:	2200      	movs	r2, #0
 80053a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a2:	f7fb fdcd 	bl	8000f40 <HAL_GetTick>
 80053a6:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053a8:	e008      	b.n	80053bc <HAL_RCC_OscConfig+0x3cc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053aa:	f7fb fdc9 	bl	8000f40 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0x3cc>
          {
            return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e04f      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053bc:	4b29      	ldr	r3, [pc, #164]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1f0      	bne.n	80053aa <HAL_RCC_OscConfig+0x3ba>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053c8:	4926      	ldr	r1, [pc, #152]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	69da      	ldr	r2, [r3, #28]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	019b      	lsls	r3, r3, #6
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e0:	085b      	lsrs	r3, r3, #1
 80053e2:	3b01      	subs	r3, #1
 80053e4:	041b      	lsls	r3, r3, #16
 80053e6:	431a      	orrs	r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ec:	061b      	lsls	r3, r3, #24
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f4:	071b      	lsls	r3, r3, #28
 80053f6:	4313      	orrs	r3, r2
 80053f8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053fa:	4b1c      	ldr	r3, [pc, #112]	; (800546c <HAL_RCC_OscConfig+0x47c>)
 80053fc:	2201      	movs	r2, #1
 80053fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005400:	f7fb fd9e 	bl	8000f40 <HAL_GetTick>
 8005404:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005406:	e008      	b.n	800541a <HAL_RCC_OscConfig+0x42a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005408:	f7fb fd9a 	bl	8000f40 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b02      	cmp	r3, #2
 8005414:	d901      	bls.n	800541a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e020      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800541a:	4b12      	ldr	r3, [pc, #72]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d0f0      	beq.n	8005408 <HAL_RCC_OscConfig+0x418>
 8005426:	e018      	b.n	800545a <HAL_RCC_OscConfig+0x46a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005428:	4b10      	ldr	r3, [pc, #64]	; (800546c <HAL_RCC_OscConfig+0x47c>)
 800542a:	2200      	movs	r2, #0
 800542c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800542e:	f7fb fd87 	bl	8000f40 <HAL_GetTick>
 8005432:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005434:	e008      	b.n	8005448 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005436:	f7fb fd83 	bl	8000f40 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d901      	bls.n	8005448 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e009      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005448:	4b06      	ldr	r3, [pc, #24]	; (8005464 <HAL_RCC_OscConfig+0x474>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1f0      	bne.n	8005436 <HAL_RCC_OscConfig+0x446>
 8005454:	e001      	b.n	800545a <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <HAL_RCC_OscConfig+0x46c>
    }
  }
  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3710      	adds	r7, #16
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40023800 	.word	0x40023800
 8005468:	40007000 	.word	0x40007000
 800546c:	42470060 	.word	0x42470060

08005470 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b082      	sub	sp, #8
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d101      	bne.n	8005482 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e055      	b.n	800552e <HAL_SPI_Init+0xbe>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b00      	cmp	r3, #0
 8005492:	d106      	bne.n	80054a2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f00b fe67 	bl	8011170 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2202      	movs	r2, #2
 80054a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	6812      	ldr	r2, [r2, #0]
 80054b2:	6812      	ldr	r2, [r2, #0]
 80054b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054b8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6851      	ldr	r1, [r2, #4]
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6892      	ldr	r2, [r2, #8]
 80054c6:	4311      	orrs	r1, r2
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	68d2      	ldr	r2, [r2, #12]
 80054cc:	4311      	orrs	r1, r2
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6912      	ldr	r2, [r2, #16]
 80054d2:	4311      	orrs	r1, r2
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6952      	ldr	r2, [r2, #20]
 80054d8:	4311      	orrs	r1, r2
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6992      	ldr	r2, [r2, #24]
 80054de:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80054e2:	4311      	orrs	r1, r2
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	69d2      	ldr	r2, [r2, #28]
 80054e8:	4311      	orrs	r1, r2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6a12      	ldr	r2, [r2, #32]
 80054ee:	4311      	orrs	r1, r2
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80054f4:	430a      	orrs	r2, r1
 80054f6:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	6992      	ldr	r2, [r2, #24]
 8005500:	0c12      	lsrs	r2, r2, #16
 8005502:	f002 0104 	and.w	r1, r2, #4
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800550a:	430a      	orrs	r2, r1
 800550c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6812      	ldr	r2, [r2, #0]
 8005516:	69d2      	ldr	r2, [r2, #28]
 8005518:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800551c:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
	...

08005538 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b088      	sub	sp, #32
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
 8005544:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8005546:	2300      	movs	r3, #0
 8005548:	61bb      	str	r3, [r7, #24]
 800554a:	2300      	movs	r3, #0
 800554c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_SPI_TransmitReceive_DMA+0x28>
 800555c:	2302      	movs	r3, #2
 800555e:	e0c4      	b.n	80056ea <HAL_SPI_TransmitReceive_DMA+0x1b2>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmp  = hspi->State;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800556e:	b2db      	uxtb	r3, r3
 8005570:	61bb      	str	r3, [r7, #24]
  tmp1 = hspi->Init.Mode;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	617b      	str	r3, [r7, #20]
  if(!((tmp == HAL_SPI_STATE_READY) ||
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d00d      	beq.n	800559a <HAL_SPI_TransmitReceive_DMA+0x62>
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005584:	d106      	bne.n	8005594 <HAL_SPI_TransmitReceive_DMA+0x5c>
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d102      	bne.n	8005594 <HAL_SPI_TransmitReceive_DMA+0x5c>
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	2b04      	cmp	r3, #4
 8005592:	d002      	beq.n	800559a <HAL_SPI_TransmitReceive_DMA+0x62>
  {
    errorcode = HAL_BUSY;
 8005594:	2302      	movs	r3, #2
 8005596:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005598:	e0a2      	b.n	80056e0 <HAL_SPI_TransmitReceive_DMA+0x1a8>
  }

  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0))
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d005      	beq.n	80055ac <HAL_SPI_TransmitReceive_DMA+0x74>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d002      	beq.n	80055ac <HAL_SPI_TransmitReceive_DMA+0x74>
 80055a6:	887b      	ldrh	r3, [r7, #2]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d102      	bne.n	80055b2 <HAL_SPI_TransmitReceive_DMA+0x7a>
  {
    errorcode = HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80055b0:	e096      	b.n	80056e0 <HAL_SPI_TransmitReceive_DMA+0x1a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d103      	bne.n	80055c6 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2205      	movs	r2, #5
 80055c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	887a      	ldrh	r2, [r7, #2]
 80055d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	887a      	ldrh	r2, [r7, #2]
 80055dc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	887a      	ldrh	r2, [r7, #2]
 80055e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	887a      	ldrh	r2, [r7, #2]
 80055ee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b04      	cmp	r3, #4
 8005606:	d108      	bne.n	800561a <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800560c:	4a39      	ldr	r2, [pc, #228]	; (80056f4 <HAL_SPI_TransmitReceive_DMA+0x1bc>)
 800560e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005614:	4a38      	ldr	r2, [pc, #224]	; (80056f8 <HAL_SPI_TransmitReceive_DMA+0x1c0>)
 8005616:	63da      	str	r2, [r3, #60]	; 0x3c
 8005618:	e007      	b.n	800562a <HAL_SPI_TransmitReceive_DMA+0xf2>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561e:	4a37      	ldr	r2, [pc, #220]	; (80056fc <HAL_SPI_TransmitReceive_DMA+0x1c4>)
 8005620:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005626:	4a36      	ldr	r2, [pc, #216]	; (8005700 <HAL_SPI_TransmitReceive_DMA+0x1c8>)
 8005628:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800562e:	4a35      	ldr	r2, [pc, #212]	; (8005704 <HAL_SPI_TransmitReceive_DMA+0x1cc>)
 8005630:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005636:	2200      	movs	r2, #0
 8005638:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	330c      	adds	r3, #12
 8005644:	4619      	mov	r1, r3
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564a:	461a      	mov	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005650:	b29b      	uxth	r3, r3
 8005652:	f7fc fb8d 	bl	8001d70 <HAL_DMA_Start_IT>

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	6852      	ldr	r2, [r2, #4]
 8005660:	f042 0201 	orr.w	r2, r2, #1
 8005664:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800566a:	2200      	movs	r2, #0
 800566c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005672:	2200      	movs	r2, #0
 8005674:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800567a:	2200      	movs	r2, #0
 800567c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005682:	2200      	movs	r2, #0
 8005684:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568e:	4619      	mov	r1, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	330c      	adds	r3, #12
 8005696:	461a      	mov	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800569c:	b29b      	uxth	r3, r3
 800569e:	f7fc fb67 	bl	8001d70 <HAL_DMA_Start_IT>

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	d007      	beq.n	80056c0 <HAL_SPI_TransmitReceive_DMA+0x188>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	6812      	ldr	r2, [r2, #0]
 80056b8:	6812      	ldr	r2, [r2, #0]
 80056ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056be:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	6812      	ldr	r2, [r2, #0]
 80056c8:	6852      	ldr	r2, [r2, #4]
 80056ca:	f042 0220 	orr.w	r2, r2, #32
 80056ce:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	6812      	ldr	r2, [r2, #0]
 80056d8:	6852      	ldr	r2, [r2, #4]
 80056da:	f042 0202 	orr.w	r2, r2, #2
 80056de:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80056e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3720      	adds	r7, #32
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	08005a0f 	.word	0x08005a0f
 80056f8:	08005909 	.word	0x08005909
 80056fc:	08005a2b 	.word	0x08005a2b
 8005700:	0800598d 	.word	0x0800598d
 8005704:	08005a47 	.word	0x08005a47

08005708 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b088      	sub	sp, #32
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10e      	bne.n	8005748 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8005730:	2b00      	cmp	r3, #0
 8005732:	d009      	beq.n	8005748 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573a:	2b00      	cmp	r3, #0
 800573c:	d004      	beq.n	8005748 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	4798      	blx	r3
    return;
 8005746:	e0b1      	b.n	80058ac <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d009      	beq.n	8005766 <HAL_SPI_IRQHandler+0x5e>
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005758:	2b00      	cmp	r3, #0
 800575a:	d004      	beq.n	8005766 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	4798      	blx	r3
    return;
 8005764:	e0a2      	b.n	80058ac <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 809d 	beq.w	80058ac <HAL_SPI_IRQHandler+0x1a4>
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	f003 0320 	and.w	r3, r3, #32
 8005778:	2b00      	cmp	r3, #0
 800577a:	f000 8097 	beq.w	80058ac <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005784:	2b00      	cmp	r3, #0
 8005786:	d023      	beq.n	80057d0 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b03      	cmp	r3, #3
 8005792:	d011      	beq.n	80057b8 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005798:	f043 0204 	orr.w	r2, r3, #4
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	617b      	str	r3, [r7, #20]
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	e00b      	b.n	80057d0 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057b8:	2300      	movs	r3, #0
 80057ba:	613b      	str	r3, [r7, #16]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	613b      	str	r3, [r7, #16]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	613b      	str	r3, [r7, #16]
 80057cc:	693b      	ldr	r3, [r7, #16]
        return;
 80057ce:	e06d      	b.n	80058ac <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	f003 0320 	and.w	r3, r3, #32
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d014      	beq.n	8005804 <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057de:	f043 0201 	orr.w	r2, r3, #1
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80057e6:	2300      	movs	r3, #0
 80057e8:	60fb      	str	r3, [r7, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	60fb      	str	r3, [r7, #12]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	6812      	ldr	r2, [r2, #0]
 80057fa:	6812      	ldr	r2, [r2, #0]
 80057fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005800:	601a      	str	r2, [r3, #0]
 8005802:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00c      	beq.n	8005828 <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005812:	f043 0208 	orr.w	r2, r3, #8
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800581a:	2300      	movs	r3, #0
 800581c:	60bb      	str	r3, [r7, #8]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	60bb      	str	r3, [r7, #8]
 8005826:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800582c:	2b00      	cmp	r3, #0
 800582e:	d03c      	beq.n	80058aa <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	6852      	ldr	r2, [r2, #4]
 800583a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800583e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	f003 0302 	and.w	r3, r3, #2
 800584e:	2b00      	cmp	r3, #0
 8005850:	d104      	bne.n	800585c <HAL_SPI_IRQHandler+0x154>
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d022      	beq.n	80058a2 <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	6852      	ldr	r2, [r2, #4]
 8005866:	f022 0203 	bic.w	r2, r2, #3
 800586a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005870:	2b00      	cmp	r3, #0
 8005872:	d008      	beq.n	8005886 <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005878:	4a0e      	ldr	r2, [pc, #56]	; (80058b4 <HAL_SPI_IRQHandler+0x1ac>)
 800587a:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005880:	4618      	mov	r0, r3
 8005882:	f7fc fad5 	bl	8001e30 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00c      	beq.n	80058a8 <HAL_SPI_IRQHandler+0x1a0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005892:	4a08      	ldr	r2, [pc, #32]	; (80058b4 <HAL_SPI_IRQHandler+0x1ac>)
 8005894:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800589a:	4618      	mov	r0, r3
 800589c:	f7fc fac8 	bl	8001e30 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 80058a0:	e002      	b.n	80058a8 <HAL_SPI_IRQHandler+0x1a0>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f826 	bl	80058f4 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 80058a8:	bf00      	nop
 80058aa:	bf00      	nop
  }
}
 80058ac:	3720      	adds	r7, #32
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	08005a87 	.word	0x08005a87

080058b8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
  */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
  */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
  */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	60fb      	str	r3, [r7, #12]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
#endif /* USE_SPI_CRC */
 
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005920:	2b00      	cmp	r3, #0
 8005922:	d12d      	bne.n	8005980 <SPI_DMAReceiveCplt+0x78>
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	6812      	ldr	r2, [r2, #0]
 800592c:	6852      	ldr	r2, [r2, #4]
 800592e:	f022 0203 	bic.w	r2, r2, #3
 8005932:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800593c:	d111      	bne.n	8005962 <SPI_DMAReceiveCplt+0x5a>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005946:	d004      	beq.n	8005952 <SPI_DMAReceiveCplt+0x4a>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005950:	d107      	bne.n	8005962 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	6812      	ldr	r2, [r2, #0]
 800595a:	6812      	ldr	r2, [r2, #0]
 800595c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005960:	601a      	str	r2, [r3, #0]
    }

    hspi->RxXferCount = 0U;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005974:	2b00      	cmp	r3, #0
 8005976:	d003      	beq.n	8005980 <SPI_DMAReceiveCplt+0x78>
    {
      HAL_SPI_ErrorCallback(hspi);
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f7ff ffbb 	bl	80058f4 <HAL_SPI_ErrorCallback>
      return;
 800597e:	e002      	b.n	8005986 <SPI_DMAReceiveCplt+0x7e>
    }
  }
  HAL_SPI_RxCpltCallback(hspi);
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f7ff ff99 	bl	80058b8 <HAL_SPI_RxCpltCallback>
}
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005998:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 800599a:	2300      	movs	r3, #0
 800599c:	60bb      	str	r3, [r7, #8]
#if (USE_SPI_CRC != 0U)
  __IO int16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800599e:	f7fb facf 	bl	8000f40 <HAL_GetTick>
 80059a2:	60b8      	str	r0, [r7, #8]

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d127      	bne.n	8005a02 <SPI_DMATransmitReceiveCplt+0x76>
      /* To avoid GCC warning */
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */
    /* Check the end of the transaction */
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	2164      	movs	r1, #100	; 0x64
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f000 f8e2 	bl	8005b80 <SPI_CheckFlag_BSY>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d005      	beq.n	80059ce <SPI_DMATransmitReceiveCplt+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059c6:	f043 0220 	orr.w	r2, r3, #32
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	6812      	ldr	r2, [r2, #0]
 80059d6:	6852      	ldr	r2, [r2, #4]
 80059d8:	f022 0203 	bic.w	r2, r2, #3
 80059dc:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <SPI_DMATransmitReceiveCplt+0x76>
    {
      HAL_SPI_ErrorCallback(hspi);
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f7ff ff7a 	bl	80058f4 <HAL_SPI_ErrorCallback>
      return;
 8005a00:	e002      	b.n	8005a08 <SPI_DMATransmitReceiveCplt+0x7c>
    }
  }
  HAL_SPI_TxRxCpltCallback(hspi);
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f007 fff2 	bl	800d9ec <HAL_SPI_TxRxCpltCallback>
}
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b084      	sub	sp, #16
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a1a:	60fb      	str	r3, [r7, #12]

  HAL_SPI_RxHalfCpltCallback(hspi);
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f7ff ff55 	bl	80058cc <HAL_SPI_RxHalfCpltCallback>
}
 8005a22:	bf00      	nop
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b084      	sub	sp, #16
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a36:	60fb      	str	r3, [r7, #12]

  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f7ff ff51 	bl	80058e0 <HAL_SPI_TxRxHalfCpltCallback>
}
 8005a3e:	bf00      	nop
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b084      	sub	sp, #16
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a52:	60fb      	str	r3, [r7, #12]

/* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	6852      	ldr	r2, [r2, #4]
 8005a5e:	f022 0203 	bic.w	r2, r2, #3
 8005a62:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a68:	f043 0210 	orr.w	r2, r3, #16
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f7ff ff3b 	bl	80058f4 <HAL_SPI_ErrorCallback>
}
 8005a7e:	bf00      	nop
 8005a80:	3710      	adds	r7, #16
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}

08005a86 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a86:	b580      	push	{r7, lr}
 8005a88:	b084      	sub	sp, #16
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f7ff ff27 	bl	80058f4 <HAL_SPI_ErrorCallback>
}
 8005aa6:	bf00      	nop
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	60f8      	str	r0, [r7, #12]
 8005ab6:	60b9      	str	r1, [r7, #8]
 8005ab8:	607a      	str	r2, [r7, #4]
 8005aba:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005abc:	e04d      	b.n	8005b5a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac4:	d049      	beq.n	8005b5a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d007      	beq.n	8005adc <SPI_WaitFlagStateUntilTimeout+0x2e>
 8005acc:	f7fb fa38 	bl	8000f40 <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	1ad2      	subs	r2, r2, r3
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d33e      	bcc.n	8005b5a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	6812      	ldr	r2, [r2, #0]
 8005ae4:	6852      	ldr	r2, [r2, #4]
 8005ae6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005aea:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005af4:	d111      	bne.n	8005b1a <SPI_WaitFlagStateUntilTimeout+0x6c>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005afe:	d004      	beq.n	8005b0a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b08:	d107      	bne.n	8005b1a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	6812      	ldr	r2, [r2, #0]
 8005b12:	6812      	ldr	r2, [r2, #0]
 8005b14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b22:	d110      	bne.n	8005b46 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6819      	ldr	r1, [r3, #0]
 8005b2e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005b32:	400b      	ands	r3, r1
 8005b34:	6013      	str	r3, [r2, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	6812      	ldr	r2, [r2, #0]
 8005b3e:	6812      	ldr	r2, [r2, #0]
 8005b40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b44:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e00e      	b.n	8005b78 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	401a      	ands	r2, r3
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d101      	bne.n	8005b6e <SPI_WaitFlagStateUntilTimeout+0xc0>
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	e000      	b.n	8005b70 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8005b6e:	2200      	movs	r2, #0
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d1a3      	bne.n	8005abe <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b086      	sub	sp, #24
 8005b84:	af02      	add	r7, sp, #8
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	2200      	movs	r2, #0
 8005b94:	2180      	movs	r1, #128	; 0x80
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f7ff ff89 	bl	8005aae <SPI_WaitFlagStateUntilTimeout>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d007      	beq.n	8005bb2 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba6:	f043 0220 	orr.w	r2, r3, #32
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e000      	b.n	8005bb4 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3710      	adds	r7, #16
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e01d      	b.n	8005c0a <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d106      	bne.n	8005be8 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f00b fc0a 	bl	80113fc <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	4610      	mov	r0, r2
 8005bfc:	f000 fe00 	bl	8006800 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c12:	b480      	push	{r7}
 8005c14:	b083      	sub	sp, #12
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6812      	ldr	r2, [r2, #0]
 8005c22:	68d2      	ldr	r2, [r2, #12]
 8005c24:	f042 0201 	orr.w	r2, r2, #1
 8005c28:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	6812      	ldr	r2, [r2, #0]
 8005c32:	6812      	ldr	r2, [r2, #0]
 8005c34:	f042 0201 	orr.w	r2, r2, #1
 8005c38:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d101      	bne.n	8005c5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e01d      	b.n	8005c96 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d106      	bne.n	8005c74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f00b fc78 	bl	8011564 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	3304      	adds	r3, #4
 8005c84:	4619      	mov	r1, r3
 8005c86:	4610      	mov	r0, r2
 8005c88:	f000 fdba 	bl	8006800 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}  
 8005c96:	4618      	mov	r0, r3
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	6839      	ldr	r1, [r7, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 ff42 	bl	8006b3c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a10      	ldr	r2, [pc, #64]	; (8005d00 <HAL_TIM_PWM_Start+0x60>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d004      	beq.n	8005ccc <HAL_TIM_PWM_Start+0x2c>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a0f      	ldr	r2, [pc, #60]	; (8005d04 <HAL_TIM_PWM_Start+0x64>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d101      	bne.n	8005cd0 <HAL_TIM_PWM_Start+0x30>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e000      	b.n	8005cd2 <HAL_TIM_PWM_Start+0x32>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d007      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	6812      	ldr	r2, [r2, #0]
 8005cde:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005ce0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ce4:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	6812      	ldr	r2, [r2, #0]
 8005cee:	6812      	ldr	r2, [r2, #0]
 8005cf0:	f042 0201 	orr.w	r2, r2, #1
 8005cf4:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
} 
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3708      	adds	r7, #8
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	40010000 	.word	0x40010000
 8005d04:	40010400 	.word	0x40010400

08005d08 <HAL_TIM_IC_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e01d      	b.n	8005d56 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f00b fcc2 	bl	80116b8 <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3304      	adds	r3, #4
 8005d44:	4619      	mov	r1, r3
 8005d46:	4610      	mov	r0, r2
 8005d48:	f000 fd5a 	bl	8006800 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3708      	adds	r7, #8
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b082      	sub	sp, #8
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
 8005d66:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	6839      	ldr	r1, [r7, #0]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 fee3 	bl	8006b3c <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	6812      	ldr	r2, [r2, #0]
 8005d7e:	6812      	ldr	r2, [r2, #0]
 8005d80:	f042 0201 	orr.w	r2, r2, #1
 8005d84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 8005d86:	2300      	movs	r3, #0
} 
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3708      	adds	r7, #8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	2b0c      	cmp	r3, #12
 8005d9e:	d841      	bhi.n	8005e24 <HAL_TIM_IC_Start_IT+0x94>
 8005da0:	a201      	add	r2, pc, #4	; (adr r2, 8005da8 <HAL_TIM_IC_Start_IT+0x18>)
 8005da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005da6:	bf00      	nop
 8005da8:	08005ddd 	.word	0x08005ddd
 8005dac:	08005e25 	.word	0x08005e25
 8005db0:	08005e25 	.word	0x08005e25
 8005db4:	08005e25 	.word	0x08005e25
 8005db8:	08005def 	.word	0x08005def
 8005dbc:	08005e25 	.word	0x08005e25
 8005dc0:	08005e25 	.word	0x08005e25
 8005dc4:	08005e25 	.word	0x08005e25
 8005dc8:	08005e01 	.word	0x08005e01
 8005dcc:	08005e25 	.word	0x08005e25
 8005dd0:	08005e25 	.word	0x08005e25
 8005dd4:	08005e25 	.word	0x08005e25
 8005dd8:	08005e13 	.word	0x08005e13
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	6812      	ldr	r2, [r2, #0]
 8005de4:	68d2      	ldr	r2, [r2, #12]
 8005de6:	f042 0202 	orr.w	r2, r2, #2
 8005dea:	60da      	str	r2, [r3, #12]
    }
    break;
 8005dec:	e01b      	b.n	8005e26 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	6812      	ldr	r2, [r2, #0]
 8005df6:	68d2      	ldr	r2, [r2, #12]
 8005df8:	f042 0204 	orr.w	r2, r2, #4
 8005dfc:	60da      	str	r2, [r3, #12]
    }
    break;
 8005dfe:	e012      	b.n	8005e26 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	6812      	ldr	r2, [r2, #0]
 8005e08:	68d2      	ldr	r2, [r2, #12]
 8005e0a:	f042 0208 	orr.w	r2, r2, #8
 8005e0e:	60da      	str	r2, [r3, #12]
    }
    break;
 8005e10:	e009      	b.n	8005e26 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	6812      	ldr	r2, [r2, #0]
 8005e1a:	68d2      	ldr	r2, [r2, #12]
 8005e1c:	f042 0210 	orr.w	r2, r2, #16
 8005e20:	60da      	str	r2, [r3, #12]
    }
    break;
 8005e22:	e000      	b.n	8005e26 <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 8005e24:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	6839      	ldr	r1, [r7, #0]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 fe84 	bl	8006b3c <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	6812      	ldr	r2, [r2, #0]
 8005e3e:	f042 0201 	orr.w	r2, r2, #1
 8005e42:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 8005e44:	2300      	movs	r3, #0
} 
 8005e46:	4618      	mov	r0, r3
 8005e48:	3708      	adds	r7, #8
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop

08005e50 <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	60fb      	str	r3, [r7, #12]
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d101      	bne.n	8005e70 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e081      	b.n	8005f74 <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d106      	bne.n	8005e8a <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f00b fb3d 	bl	8011504 <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2202      	movs	r2, #2
 8005e8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6812      	ldr	r2, [r2, #0]
 8005e9a:	6892      	ldr	r2, [r2, #8]
 8005e9c:	f022 0207 	bic.w	r2, r2, #7
 8005ea0:	609a      	str	r2, [r3, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	4619      	mov	r1, r3
 8005eac:	4610      	mov	r0, r2
 8005eae:	f000 fca7 	bl	8006800 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005eda:	f023 0303 	bic.w	r3, r3, #3
 8005ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	689a      	ldr	r2, [r3, #8]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	021b      	lsls	r3, r3, #8
 8005eea:	4313      	orrs	r3, r2
 8005eec:	693a      	ldr	r2, [r7, #16]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	613b      	str	r3, [r7, #16]
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005ef8:	f023 030c 	bic.w	r3, r3, #12
 8005efc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68da      	ldr	r2, [r3, #12]
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	021b      	lsls	r3, r3, #8
 8005f14:	4313      	orrs	r3, r2
 8005f16:	693a      	ldr	r2, [r7, #16]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	011a      	lsls	r2, r3, #4
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	031b      	lsls	r3, r3, #12
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005f36:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005f3e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	685a      	ldr	r2, [r3, #4]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	695b      	ldr	r3, [r3, #20]
 8005f48:	011b      	lsls	r3, r3, #4
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8005f72:	2300      	movs	r3, #0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3718      	adds	r7, #24
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d002      	beq.n	8005f92 <HAL_TIM_Encoder_Start_IT+0x16>
 8005f8c:	2b04      	cmp	r3, #4
 8005f8e:	d010      	beq.n	8005fb2 <HAL_TIM_Encoder_Start_IT+0x36>
 8005f90:	e01f      	b.n	8005fd2 <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2201      	movs	r2, #1
 8005f98:	2100      	movs	r1, #0
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fdce 	bl	8006b3c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6812      	ldr	r2, [r2, #0]
 8005fa8:	68d2      	ldr	r2, [r2, #12]
 8005faa:	f042 0202 	orr.w	r2, r2, #2
 8005fae:	60da      	str	r2, [r3, #12]
      break; 
 8005fb0:	e02e      	b.n	8006010 <HAL_TIM_Encoder_Start_IT+0x94>
    }
    case TIM_CHANNEL_2:
    { 
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	2104      	movs	r1, #4
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f000 fdbe 	bl	8006b3c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); 
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	6812      	ldr	r2, [r2, #0]
 8005fc8:	68d2      	ldr	r2, [r2, #12]
 8005fca:	f042 0204 	orr.w	r2, r2, #4
 8005fce:	60da      	str	r2, [r3, #12]
      break;
 8005fd0:	e01e      	b.n	8006010 <HAL_TIM_Encoder_Start_IT+0x94>
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	2100      	movs	r1, #0
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 fdae 	bl	8006b3c <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	2104      	movs	r1, #4
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 fda7 	bl	8006b3c <TIM_CCxChannelCmd>
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	6812      	ldr	r2, [r2, #0]
 8005ff6:	68d2      	ldr	r2, [r2, #12]
 8005ff8:	f042 0202 	orr.w	r2, r2, #2
 8005ffc:	60da      	str	r2, [r3, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	6812      	ldr	r2, [r2, #0]
 8006006:	68d2      	ldr	r2, [r2, #12]
 8006008:	f042 0204 	orr.w	r2, r2, #4
 800600c:	60da      	str	r2, [r3, #12]
     break; 
 800600e:	bf00      	nop
    }
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	6812      	ldr	r2, [r2, #0]
 8006018:	6812      	ldr	r2, [r2, #0]
 800601a:	f042 0201 	orr.w	r2, r2, #1
 800601e:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3708      	adds	r7, #8
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b082      	sub	sp, #8
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	f003 0302 	and.w	r3, r3, #2
 800603c:	2b02      	cmp	r3, #2
 800603e:	d122      	bne.n	8006086 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	f003 0302 	and.w	r3, r3, #2
 800604a:	2b02      	cmp	r3, #2
 800604c:	d11b      	bne.n	8006086 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f06f 0202 	mvn.w	r2, #2
 8006056:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	f003 0303 	and.w	r3, r3, #3
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f009 ff31 	bl	800fed4 <HAL_TIM_IC_CaptureCallback>
 8006072:	e005      	b.n	8006080 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 fba5 	bl	80067c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 fbac 	bl	80067d8 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	f003 0304 	and.w	r3, r3, #4
 8006090:	2b04      	cmp	r3, #4
 8006092:	d122      	bne.n	80060da <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f003 0304 	and.w	r3, r3, #4
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d11b      	bne.n	80060da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f06f 0204 	mvn.w	r2, #4
 80060aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2202      	movs	r2, #2
 80060b0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d003      	beq.n	80060c8 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f009 ff07 	bl	800fed4 <HAL_TIM_IC_CaptureCallback>
 80060c6:	e005      	b.n	80060d4 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fb7b 	bl	80067c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 fb82 	bl	80067d8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	f003 0308 	and.w	r3, r3, #8
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d122      	bne.n	800612e <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f003 0308 	and.w	r3, r3, #8
 80060f2:	2b08      	cmp	r3, #8
 80060f4:	d11b      	bne.n	800612e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f06f 0208 	mvn.w	r2, #8
 80060fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2204      	movs	r2, #4
 8006104:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	f003 0303 	and.w	r3, r3, #3
 8006110:	2b00      	cmp	r3, #0
 8006112:	d003      	beq.n	800611c <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f009 fedd 	bl	800fed4 <HAL_TIM_IC_CaptureCallback>
 800611a:	e005      	b.n	8006128 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 fb51 	bl	80067c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fb58 	bl	80067d8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	f003 0310 	and.w	r3, r3, #16
 8006138:	2b10      	cmp	r3, #16
 800613a:	d122      	bne.n	8006182 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	f003 0310 	and.w	r3, r3, #16
 8006146:	2b10      	cmp	r3, #16
 8006148:	d11b      	bne.n	8006182 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f06f 0210 	mvn.w	r2, #16
 8006152:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2208      	movs	r2, #8
 8006158:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006164:	2b00      	cmp	r3, #0
 8006166:	d003      	beq.n	8006170 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f009 feb3 	bl	800fed4 <HAL_TIM_IC_CaptureCallback>
 800616e:	e005      	b.n	800617c <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 fb27 	bl	80067c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fb2e 	bl	80067d8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b01      	cmp	r3, #1
 800618e:	d10e      	bne.n	80061ae <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b01      	cmp	r3, #1
 800619c:	d107      	bne.n	80061ae <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f06f 0201 	mvn.w	r2, #1
 80061a6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f007 fdab 	bl	800dd04 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061b8:	2b80      	cmp	r3, #128	; 0x80
 80061ba:	d10e      	bne.n	80061da <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061c6:	2b80      	cmp	r3, #128	; 0x80
 80061c8:	d107      	bne.n	80061da <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061d2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f001 f8bf 	bl	8007358 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e4:	2b40      	cmp	r3, #64	; 0x40
 80061e6:	d10e      	bne.n	8006206 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f2:	2b40      	cmp	r3, #64	; 0x40
 80061f4:	d107      	bne.n	8006206 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 faf3 	bl	80067ec <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	f003 0320 	and.w	r3, r3, #32
 8006210:	2b20      	cmp	r3, #32
 8006212:	d10e      	bne.n	8006232 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	f003 0320 	and.w	r3, r3, #32
 800621e:	2b20      	cmp	r3, #32
 8006220:	d107      	bne.n	8006232 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f06f 0220 	mvn.w	r2, #32
 800622a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f001 f889 	bl	8007344 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8006232:	bf00      	nop
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}

0800623a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 800623a:	b580      	push	{r7, lr}
 800623c:	b084      	sub	sp, #16
 800623e:	af00      	add	r7, sp, #0
 8006240:	60f8      	str	r0, [r7, #12]
 8006242:	60b9      	str	r1, [r7, #8]
 8006244:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006250:	2302      	movs	r3, #2
 8006252:	e08a      	b.n	800636a <HAL_TIM_IC_ConfigChannel+0x130>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d11b      	bne.n	80062a2 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6818      	ldr	r0, [r3, #0]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	6819      	ldr	r1, [r3, #0]
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f000 fb6b 	bl	8006954 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68fa      	ldr	r2, [r7, #12]
 8006284:	6812      	ldr	r2, [r2, #0]
 8006286:	6992      	ldr	r2, [r2, #24]
 8006288:	f022 020c 	bic.w	r2, r2, #12
 800628c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	6812      	ldr	r2, [r2, #0]
 8006296:	6991      	ldr	r1, [r2, #24]
 8006298:	68ba      	ldr	r2, [r7, #8]
 800629a:	6892      	ldr	r2, [r2, #8]
 800629c:	430a      	orrs	r2, r1
 800629e:	619a      	str	r2, [r3, #24]
 80062a0:	e05a      	b.n	8006358 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b04      	cmp	r3, #4
 80062a6:	d11c      	bne.n	80062e2 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6818      	ldr	r0, [r3, #0]
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	6819      	ldr	r1, [r3, #0]
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	f000 fe6e 	bl	8006f98 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	6812      	ldr	r2, [r2, #0]
 80062c4:	6992      	ldr	r2, [r2, #24]
 80062c6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80062ca:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	6812      	ldr	r2, [r2, #0]
 80062d4:	6991      	ldr	r1, [r2, #24]
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	6892      	ldr	r2, [r2, #8]
 80062da:	0212      	lsls	r2, r2, #8
 80062dc:	430a      	orrs	r2, r1
 80062de:	619a      	str	r2, [r3, #24]
 80062e0:	e03a      	b.n	8006358 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	d11b      	bne.n	8006320 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6818      	ldr	r0, [r3, #0]
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	6819      	ldr	r1, [r3, #0]
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	f000 fec3 	bl	8007082 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	6812      	ldr	r2, [r2, #0]
 8006304:	69d2      	ldr	r2, [r2, #28]
 8006306:	f022 020c 	bic.w	r2, r2, #12
 800630a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	6812      	ldr	r2, [r2, #0]
 8006314:	69d1      	ldr	r1, [r2, #28]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	6892      	ldr	r2, [r2, #8]
 800631a:	430a      	orrs	r2, r1
 800631c:	61da      	str	r2, [r3, #28]
 800631e:	e01b      	b.n	8006358 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6818      	ldr	r0, [r3, #0]
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	6819      	ldr	r1, [r3, #0]
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	685a      	ldr	r2, [r3, #4]
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	f000 fee7 	bl	8007102 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	6812      	ldr	r2, [r2, #0]
 800633c:	69d2      	ldr	r2, [r2, #28]
 800633e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006342:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	69d1      	ldr	r1, [r2, #28]
 800634e:	68ba      	ldr	r2, [r7, #8]
 8006350:	6892      	ldr	r2, [r2, #8]
 8006352:	0212      	lsls	r2, r2, #8
 8006354:	430a      	orrs	r2, r1
 8006356:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3710      	adds	r7, #16
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
	...

08006374 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006386:	2b01      	cmp	r3, #1
 8006388:	d101      	bne.n	800638e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800638a:	2302      	movs	r3, #2
 800638c:	e0b4      	b.n	80064f8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2202      	movs	r2, #2
 800639a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2b0c      	cmp	r3, #12
 80063a2:	f200 809f 	bhi.w	80064e4 <HAL_TIM_PWM_ConfigChannel+0x170>
 80063a6:	a201      	add	r2, pc, #4	; (adr r2, 80063ac <HAL_TIM_PWM_ConfigChannel+0x38>)
 80063a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ac:	080063e1 	.word	0x080063e1
 80063b0:	080064e5 	.word	0x080064e5
 80063b4:	080064e5 	.word	0x080064e5
 80063b8:	080064e5 	.word	0x080064e5
 80063bc:	08006421 	.word	0x08006421
 80063c0:	080064e5 	.word	0x080064e5
 80063c4:	080064e5 	.word	0x080064e5
 80063c8:	080064e5 	.word	0x080064e5
 80063cc:	08006463 	.word	0x08006463
 80063d0:	080064e5 	.word	0x080064e5
 80063d4:	080064e5 	.word	0x080064e5
 80063d8:	080064e5 	.word	0x080064e5
 80063dc:	080064a3 	.word	0x080064a3
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68b9      	ldr	r1, [r7, #8]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 fbcc 	bl	8006b84 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	6812      	ldr	r2, [r2, #0]
 80063f4:	6992      	ldr	r2, [r2, #24]
 80063f6:	f042 0208 	orr.w	r2, r2, #8
 80063fa:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	6812      	ldr	r2, [r2, #0]
 8006404:	6992      	ldr	r2, [r2, #24]
 8006406:	f022 0204 	bic.w	r2, r2, #4
 800640a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	6812      	ldr	r2, [r2, #0]
 8006414:	6991      	ldr	r1, [r2, #24]
 8006416:	68ba      	ldr	r2, [r7, #8]
 8006418:	6912      	ldr	r2, [r2, #16]
 800641a:	430a      	orrs	r2, r1
 800641c:	619a      	str	r2, [r3, #24]
    }
    break;
 800641e:	e062      	b.n	80064e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68b9      	ldr	r1, [r7, #8]
 8006426:	4618      	mov	r0, r3
 8006428:	f000 fb10 	bl	8006a4c <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	6992      	ldr	r2, [r2, #24]
 8006436:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800643a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	6812      	ldr	r2, [r2, #0]
 8006444:	6992      	ldr	r2, [r2, #24]
 8006446:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800644a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	6812      	ldr	r2, [r2, #0]
 8006454:	6991      	ldr	r1, [r2, #24]
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	6912      	ldr	r2, [r2, #16]
 800645a:	0212      	lsls	r2, r2, #8
 800645c:	430a      	orrs	r2, r1
 800645e:	619a      	str	r2, [r3, #24]
    }
    break;
 8006460:	e041      	b.n	80064e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68b9      	ldr	r1, [r7, #8]
 8006468:	4618      	mov	r0, r3
 800646a:	f000 fbff 	bl	8006c6c <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	6812      	ldr	r2, [r2, #0]
 8006476:	69d2      	ldr	r2, [r2, #28]
 8006478:	f042 0208 	orr.w	r2, r2, #8
 800647c:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	6812      	ldr	r2, [r2, #0]
 8006486:	69d2      	ldr	r2, [r2, #28]
 8006488:	f022 0204 	bic.w	r2, r2, #4
 800648c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	6812      	ldr	r2, [r2, #0]
 8006496:	69d1      	ldr	r1, [r2, #28]
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	6912      	ldr	r2, [r2, #16]
 800649c:	430a      	orrs	r2, r1
 800649e:	61da      	str	r2, [r3, #28]
    }
    break;
 80064a0:	e021      	b.n	80064e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68b9      	ldr	r1, [r7, #8]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f000 fc57 	bl	8006d5c <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	6812      	ldr	r2, [r2, #0]
 80064b6:	69d2      	ldr	r2, [r2, #28]
 80064b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064bc:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	6812      	ldr	r2, [r2, #0]
 80064c6:	69d2      	ldr	r2, [r2, #28]
 80064c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	6812      	ldr	r2, [r2, #0]
 80064d6:	69d1      	ldr	r1, [r2, #28]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	6912      	ldr	r2, [r2, #16]
 80064dc:	0212      	lsls	r2, r2, #8
 80064de:	430a      	orrs	r2, r1
 80064e0:	61da      	str	r2, [r3, #28]
    }
    break;
 80064e2:	e000      	b.n	80064e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 80064e4:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800650a:	2300      	movs	r3, #0
 800650c:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006514:	2b01      	cmp	r3, #1
 8006516:	d101      	bne.n	800651c <HAL_TIM_ConfigClockSource+0x1c>
 8006518:	2302      	movs	r3, #2
 800651a:	e0c8      	b.n	80066ae <HAL_TIM_ConfigClockSource+0x1ae>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800653a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006542:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b40      	cmp	r3, #64	; 0x40
 8006552:	d077      	beq.n	8006644 <HAL_TIM_ConfigClockSource+0x144>
 8006554:	2b40      	cmp	r3, #64	; 0x40
 8006556:	d80e      	bhi.n	8006576 <HAL_TIM_ConfigClockSource+0x76>
 8006558:	2b10      	cmp	r3, #16
 800655a:	f000 808a 	beq.w	8006672 <HAL_TIM_ConfigClockSource+0x172>
 800655e:	2b10      	cmp	r3, #16
 8006560:	d802      	bhi.n	8006568 <HAL_TIM_ConfigClockSource+0x68>
 8006562:	2b00      	cmp	r3, #0
 8006564:	d07e      	beq.n	8006664 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8006566:	e099      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8006568:	2b20      	cmp	r3, #32
 800656a:	f000 8089 	beq.w	8006680 <HAL_TIM_ConfigClockSource+0x180>
 800656e:	2b30      	cmp	r3, #48	; 0x30
 8006570:	f000 808d 	beq.w	800668e <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 8006574:	e092      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8006576:	2b70      	cmp	r3, #112	; 0x70
 8006578:	d016      	beq.n	80065a8 <HAL_TIM_ConfigClockSource+0xa8>
 800657a:	2b70      	cmp	r3, #112	; 0x70
 800657c:	d804      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x88>
 800657e:	2b50      	cmp	r3, #80	; 0x50
 8006580:	d040      	beq.n	8006604 <HAL_TIM_ConfigClockSource+0x104>
 8006582:	2b60      	cmp	r3, #96	; 0x60
 8006584:	d04e      	beq.n	8006624 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 8006586:	e089      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8006588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800658c:	d003      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0x96>
 800658e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006592:	d024      	beq.n	80065de <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8006594:	e082      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	6892      	ldr	r2, [r2, #8]
 80065a0:	f022 0207 	bic.w	r2, r2, #7
 80065a4:	609a      	str	r2, [r3, #8]
    break;
 80065a6:	e079      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6818      	ldr	r0, [r3, #0]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	6899      	ldr	r1, [r3, #8]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	f000 fe04 	bl	80071c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065ca:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80065d2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	609a      	str	r2, [r3, #8]
    break;
 80065dc:	e05e      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6818      	ldr	r0, [r3, #0]
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	6899      	ldr	r1, [r3, #8]
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	685a      	ldr	r2, [r3, #4]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	f000 fde9 	bl	80071c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	6812      	ldr	r2, [r2, #0]
 80065fa:	6892      	ldr	r2, [r2, #8]
 80065fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006600:	609a      	str	r2, [r3, #8]
    break;
 8006602:	e04b      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6818      	ldr	r0, [r3, #0]
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	6859      	ldr	r1, [r3, #4]
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	461a      	mov	r2, r3
 8006612:	f000 fc8e 	bl	8006f32 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2150      	movs	r1, #80	; 0x50
 800661c:	4618      	mov	r0, r3
 800661e:	f000 fdb1 	bl	8007184 <TIM_ITRx_SetConfig>
    break;
 8006622:	e03b      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6818      	ldr	r0, [r3, #0]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	6859      	ldr	r1, [r3, #4]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	461a      	mov	r2, r3
 8006632:	f000 fcf2 	bl	800701a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2160      	movs	r1, #96	; 0x60
 800663c:	4618      	mov	r0, r3
 800663e:	f000 fda1 	bl	8007184 <TIM_ITRx_SetConfig>
    break;
 8006642:	e02b      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6818      	ldr	r0, [r3, #0]
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	6859      	ldr	r1, [r3, #4]
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	461a      	mov	r2, r3
 8006652:	f000 fc6e 	bl	8006f32 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2140      	movs	r1, #64	; 0x40
 800665c:	4618      	mov	r0, r3
 800665e:	f000 fd91 	bl	8007184 <TIM_ITRx_SetConfig>
    break;
 8006662:	e01b      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2100      	movs	r1, #0
 800666a:	4618      	mov	r0, r3
 800666c:	f000 fd8a 	bl	8007184 <TIM_ITRx_SetConfig>
    break;
 8006670:	e014      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2110      	movs	r1, #16
 8006678:	4618      	mov	r0, r3
 800667a:	f000 fd83 	bl	8007184 <TIM_ITRx_SetConfig>
    break;
 800667e:	e00d      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2120      	movs	r1, #32
 8006686:	4618      	mov	r0, r3
 8006688:	f000 fd7c 	bl	8007184 <TIM_ITRx_SetConfig>
    break;
 800668c:	e006      	b.n	800669c <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2130      	movs	r1, #48	; 0x30
 8006694:	4618      	mov	r0, r3
 8006696:	f000 fd75 	bl	8007184 <TIM_ITRx_SetConfig>
    break;
 800669a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1). 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b082      	sub	sp, #8
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
 80066be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
   
  __HAL_LOCK(htim);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d101      	bne.n	80066ce <HAL_TIM_SlaveConfigSynchronization+0x18>
 80066ca:	2302      	movs	r3, #2
 80066cc:	e024      	b.n	8006718 <HAL_TIM_SlaveConfigSynchronization+0x62>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2202      	movs	r2, #2
 80066da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 80066de:	6839      	ldr	r1, [r7, #0]
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 fb9b 	bl	8006e1c <TIM_SlaveTimer_SetConfig>
  
  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	68d2      	ldr	r2, [r2, #12]
 80066f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066f4:	60da      	str	r2, [r3, #12]
  
  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	6812      	ldr	r2, [r2, #0]
 80066fe:	68d2      	ldr	r2, [r2, #12]
 8006700:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006704:	60da      	str	r2, [r3, #12]
  
  htim->State = HAL_TIM_STATE_READY;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2201      	movs	r2, #1
 800670a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
     
  __HAL_UNLOCK(htim);  
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8006716:	2300      	movs	r3, #0
} 
 8006718:	4618      	mov	r0, r3
 800671a:	3708      	adds	r7, #8
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800672a:	2300      	movs	r3, #0
 800672c:	60fb      	str	r3, [r7, #12]
  
  __HAL_LOCK(htim);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_TIM_ReadCapturedValue+0x1c>
 8006738:	2302      	movs	r3, #2
 800673a:	e03d      	b.n	80067b8 <HAL_TIM_ReadCapturedValue+0x98>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  switch (Channel)
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	2b0c      	cmp	r3, #12
 8006748:	d830      	bhi.n	80067ac <HAL_TIM_ReadCapturedValue+0x8c>
 800674a:	a201      	add	r2, pc, #4	; (adr r2, 8006750 <HAL_TIM_ReadCapturedValue+0x30>)
 800674c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006750:	08006785 	.word	0x08006785
 8006754:	080067ad 	.word	0x080067ad
 8006758:	080067ad 	.word	0x080067ad
 800675c:	080067ad 	.word	0x080067ad
 8006760:	0800678f 	.word	0x0800678f
 8006764:	080067ad 	.word	0x080067ad
 8006768:	080067ad 	.word	0x080067ad
 800676c:	080067ad 	.word	0x080067ad
 8006770:	08006799 	.word	0x08006799
 8006774:	080067ad 	.word	0x080067ad
 8006778:	080067ad 	.word	0x080067ad
 800677c:	080067ad 	.word	0x080067ad
 8006780:	080067a3 	.word	0x080067a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      
      /* Return the capture 1 value */
      tmpreg = htim->Instance->CCR1;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800678a:	60fb      	str	r3, [r7, #12]
      
      break;
 800678c:	e00f      	b.n	80067ae <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      
      /* Return the capture 2 value */
      tmpreg = htim->Instance->CCR2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006794:	60fb      	str	r3, [r7, #12]
      
      break;
 8006796:	e00a      	b.n	80067ae <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      
      /* Return the capture 3 value */
      tmpreg = htim->Instance->CCR3;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679e:	60fb      	str	r3, [r7, #12]
      
      break;
 80067a0:	e005      	b.n	80067ae <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      
      /* Return the capture 4 value */
      tmpreg = htim->Instance->CCR4;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a8:	60fb      	str	r3, [r7, #12]
      
      break;
 80067aa:	e000      	b.n	80067ae <HAL_TIM_ReadCapturedValue+0x8e>
    }
    
    default:
    break;  
 80067ac:	bf00      	nop
  }
     
  __HAL_UNLOCK(htim);  
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  return tmpreg;
 80067b6:	68fb      	ldr	r3, [r7, #12]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3714      	adds	r7, #20
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a44      	ldr	r2, [pc, #272]	; (8006928 <TIM_Base_SetConfig+0x128>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d013      	beq.n	8006844 <TIM_Base_SetConfig+0x44>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006822:	d00f      	beq.n	8006844 <TIM_Base_SetConfig+0x44>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a41      	ldr	r2, [pc, #260]	; (800692c <TIM_Base_SetConfig+0x12c>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d00b      	beq.n	8006844 <TIM_Base_SetConfig+0x44>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a40      	ldr	r2, [pc, #256]	; (8006930 <TIM_Base_SetConfig+0x130>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d007      	beq.n	8006844 <TIM_Base_SetConfig+0x44>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a3f      	ldr	r2, [pc, #252]	; (8006934 <TIM_Base_SetConfig+0x134>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d003      	beq.n	8006844 <TIM_Base_SetConfig+0x44>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a3e      	ldr	r2, [pc, #248]	; (8006938 <TIM_Base_SetConfig+0x138>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d101      	bne.n	8006848 <TIM_Base_SetConfig+0x48>
 8006844:	2301      	movs	r3, #1
 8006846:	e000      	b.n	800684a <TIM_Base_SetConfig+0x4a>
 8006848:	2300      	movs	r3, #0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d008      	beq.n	8006860 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	4313      	orrs	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a31      	ldr	r2, [pc, #196]	; (8006928 <TIM_Base_SetConfig+0x128>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d02b      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800686e:	d027      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a2e      	ldr	r2, [pc, #184]	; (800692c <TIM_Base_SetConfig+0x12c>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d023      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a2d      	ldr	r2, [pc, #180]	; (8006930 <TIM_Base_SetConfig+0x130>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d01f      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a2c      	ldr	r2, [pc, #176]	; (8006934 <TIM_Base_SetConfig+0x134>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d01b      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a2b      	ldr	r2, [pc, #172]	; (8006938 <TIM_Base_SetConfig+0x138>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d017      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a2a      	ldr	r2, [pc, #168]	; (800693c <TIM_Base_SetConfig+0x13c>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d013      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a29      	ldr	r2, [pc, #164]	; (8006940 <TIM_Base_SetConfig+0x140>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d00f      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a28      	ldr	r2, [pc, #160]	; (8006944 <TIM_Base_SetConfig+0x144>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d00b      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a27      	ldr	r2, [pc, #156]	; (8006948 <TIM_Base_SetConfig+0x148>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d007      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a26      	ldr	r2, [pc, #152]	; (800694c <TIM_Base_SetConfig+0x14c>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d003      	beq.n	80068c0 <TIM_Base_SetConfig+0xc0>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a25      	ldr	r2, [pc, #148]	; (8006950 <TIM_Base_SetConfig+0x150>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d101      	bne.n	80068c4 <TIM_Base_SetConfig+0xc4>
 80068c0:	2301      	movs	r3, #1
 80068c2:	e000      	b.n	80068c6 <TIM_Base_SetConfig+0xc6>
 80068c4:	2300      	movs	r3, #0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d008      	beq.n	80068dc <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	4313      	orrs	r3, r2
 80068da:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	689a      	ldr	r2, [r3, #8]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a0c      	ldr	r2, [pc, #48]	; (8006928 <TIM_Base_SetConfig+0x128>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d003      	beq.n	8006902 <TIM_Base_SetConfig+0x102>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a0e      	ldr	r2, [pc, #56]	; (8006938 <TIM_Base_SetConfig+0x138>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d101      	bne.n	8006906 <TIM_Base_SetConfig+0x106>
 8006902:	2301      	movs	r3, #1
 8006904:	e000      	b.n	8006908 <TIM_Base_SetConfig+0x108>
 8006906:	2300      	movs	r3, #0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d003      	beq.n	8006914 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	691a      	ldr	r2, [r3, #16]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	615a      	str	r2, [r3, #20]
}
 800691a:	bf00      	nop
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	40010000 	.word	0x40010000
 800692c:	40000400 	.word	0x40000400
 8006930:	40000800 	.word	0x40000800
 8006934:	40000c00 	.word	0x40000c00
 8006938:	40010400 	.word	0x40010400
 800693c:	40014000 	.word	0x40014000
 8006940:	40014400 	.word	0x40014400
 8006944:	40014800 	.word	0x40014800
 8006948:	40001800 	.word	0x40001800
 800694c:	40001c00 	.word	0x40001c00
 8006950:	40002000 	.word	0x40002000

08006954 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006954:	b480      	push	{r7}
 8006956:	b087      	sub	sp, #28
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	607a      	str	r2, [r7, #4]
 8006960:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8006962:	2300      	movs	r3, #0
 8006964:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006966:	2300      	movs	r3, #0
 8006968:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a1b      	ldr	r3, [r3, #32]
 800696e:	f023 0201 	bic.w	r2, r3, #1
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	4a2a      	ldr	r2, [pc, #168]	; (8006a30 <TIM_TI1_SetConfig+0xdc>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d01b      	beq.n	80069c2 <TIM_TI1_SetConfig+0x6e>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006990:	d017      	beq.n	80069c2 <TIM_TI1_SetConfig+0x6e>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	4a27      	ldr	r2, [pc, #156]	; (8006a34 <TIM_TI1_SetConfig+0xe0>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d013      	beq.n	80069c2 <TIM_TI1_SetConfig+0x6e>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	4a26      	ldr	r2, [pc, #152]	; (8006a38 <TIM_TI1_SetConfig+0xe4>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d00f      	beq.n	80069c2 <TIM_TI1_SetConfig+0x6e>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	4a25      	ldr	r2, [pc, #148]	; (8006a3c <TIM_TI1_SetConfig+0xe8>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d00b      	beq.n	80069c2 <TIM_TI1_SetConfig+0x6e>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	4a24      	ldr	r2, [pc, #144]	; (8006a40 <TIM_TI1_SetConfig+0xec>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d007      	beq.n	80069c2 <TIM_TI1_SetConfig+0x6e>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	4a23      	ldr	r2, [pc, #140]	; (8006a44 <TIM_TI1_SetConfig+0xf0>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d003      	beq.n	80069c2 <TIM_TI1_SetConfig+0x6e>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	4a22      	ldr	r2, [pc, #136]	; (8006a48 <TIM_TI1_SetConfig+0xf4>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d101      	bne.n	80069c6 <TIM_TI1_SetConfig+0x72>
 80069c2:	2301      	movs	r3, #1
 80069c4:	e000      	b.n	80069c8 <TIM_TI1_SetConfig+0x74>
 80069c6:	2300      	movs	r3, #0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d008      	beq.n	80069de <TIM_TI1_SetConfig+0x8a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f023 0303 	bic.w	r3, r3, #3
 80069d2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4313      	orrs	r3, r2
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	e007      	b.n	80069ee <TIM_TI1_SetConfig+0x9a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f023 0303 	bic.w	r3, r3, #3
 80069e4:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f043 0301 	orr.w	r3, r3, #1
 80069ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	f023 030a 	bic.w	r3, r3, #10
 8006a08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f003 030a 	and.w	r3, r3, #10
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	621a      	str	r2, [r3, #32]
}
 8006a22:	bf00      	nop
 8006a24:	371c      	adds	r7, #28
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	40010000 	.word	0x40010000
 8006a34:	40000400 	.word	0x40000400
 8006a38:	40000800 	.word	0x40000800
 8006a3c:	40000c00 	.word	0x40000c00
 8006a40:	40010400 	.word	0x40010400
 8006a44:	40014000 	.word	0x40014000
 8006a48:	40001800 	.word	0x40001800

08006a4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b087      	sub	sp, #28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	f023 0210 	bic.w	r2, r3, #16
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a8e:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	021b      	lsls	r3, r3, #8
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f023 0320 	bic.w	r3, r3, #32
 8006aa2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	011b      	lsls	r3, r3, #4
 8006aaa:	697a      	ldr	r2, [r7, #20]
 8006aac:	4313      	orrs	r3, r2
 8006aae:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a20      	ldr	r2, [pc, #128]	; (8006b34 <TIM_OC2_SetConfig+0xe8>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d003      	beq.n	8006ac0 <TIM_OC2_SetConfig+0x74>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a1f      	ldr	r2, [pc, #124]	; (8006b38 <TIM_OC2_SetConfig+0xec>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d101      	bne.n	8006ac4 <TIM_OC2_SetConfig+0x78>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e000      	b.n	8006ac6 <TIM_OC2_SetConfig+0x7a>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d021      	beq.n	8006b0e <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ae4:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	693a      	ldr	r2, [r7, #16]
 8006b12:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	621a      	str	r2, [r3, #32]
}
 8006b28:	bf00      	nop
 8006b2a:	371c      	adds	r7, #28
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr
 8006b34:	40010000 	.word	0x40010000
 8006b38:	40010400 	.word	0x40010400

08006b3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b087      	sub	sp, #28
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	fa02 f303 	lsl.w	r3, r2, r3
 8006b54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6a1a      	ldr	r2, [r3, #32]
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	43db      	mvns	r3, r3
 8006b5e:	401a      	ands	r2, r3
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6a1a      	ldr	r2, [r3, #32]
 8006b68:	6879      	ldr	r1, [r7, #4]
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b70:	431a      	orrs	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	621a      	str	r2, [r3, #32]
}
 8006b76:	bf00      	nop
 8006b78:	371c      	adds	r7, #28
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
	...

08006b84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b087      	sub	sp, #28
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006b92:	2300      	movs	r3, #0
 8006b94:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8006b96:	2300      	movs	r3, #0
 8006b98:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	f023 0201 	bic.w	r2, r3, #1
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f023 0303 	bic.w	r3, r3, #3
 8006bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f023 0302 	bic.w	r3, r3, #2
 8006bd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a1f      	ldr	r2, [pc, #124]	; (8006c64 <TIM_OC1_SetConfig+0xe0>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d003      	beq.n	8006bf4 <TIM_OC1_SetConfig+0x70>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a1e      	ldr	r2, [pc, #120]	; (8006c68 <TIM_OC1_SetConfig+0xe4>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d101      	bne.n	8006bf8 <TIM_OC1_SetConfig+0x74>
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e000      	b.n	8006bfa <TIM_OC1_SetConfig+0x76>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d01e      	beq.n	8006c3c <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	f023 0308 	bic.w	r3, r3, #8
 8006c04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f023 0304 	bic.w	r3, r3, #4
 8006c16:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	695b      	ldr	r3, [r3, #20]
 8006c2c:	693a      	ldr	r2, [r7, #16]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	621a      	str	r2, [r3, #32]
} 
 8006c56:	bf00      	nop
 8006c58:	371c      	adds	r7, #28
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	40010000 	.word	0x40010000
 8006c68:	40010400 	.word	0x40010400

08006c6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006c76:	2300      	movs	r3, #0
 8006c78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8006c7e:	2300      	movs	r3, #0
 8006c80:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0303 	bic.w	r3, r3, #3
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	021b      	lsls	r3, r3, #8
 8006cc8:	697a      	ldr	r2, [r7, #20]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a20      	ldr	r2, [pc, #128]	; (8006d54 <TIM_OC3_SetConfig+0xe8>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d003      	beq.n	8006cde <TIM_OC3_SetConfig+0x72>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a1f      	ldr	r2, [pc, #124]	; (8006d58 <TIM_OC3_SetConfig+0xec>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d101      	bne.n	8006ce2 <TIM_OC3_SetConfig+0x76>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e000      	b.n	8006ce4 <TIM_OC3_SetConfig+0x78>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d021      	beq.n	8006d2c <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	021b      	lsls	r3, r3, #8
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d02:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	695b      	ldr	r3, [r3, #20]
 8006d18:	011b      	lsls	r3, r3, #4
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	011b      	lsls	r3, r3, #4
 8006d26:	693a      	ldr	r2, [r7, #16]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	621a      	str	r2, [r3, #32]
}
 8006d46:	bf00      	nop
 8006d48:	371c      	adds	r7, #28
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40010000 	.word	0x40010000
 8006d58:	40010400 	.word	0x40010400

08006d5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b087      	sub	sp, #28
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006d66:	2300      	movs	r3, #0
 8006d68:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	69db      	ldr	r3, [r3, #28]
 8006d8e:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d96:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d9e:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	021b      	lsls	r3, r3, #8
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006db2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	031b      	lsls	r3, r3, #12
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a14      	ldr	r2, [pc, #80]	; (8006e14 <TIM_OC4_SetConfig+0xb8>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d003      	beq.n	8006dd0 <TIM_OC4_SetConfig+0x74>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a13      	ldr	r2, [pc, #76]	; (8006e18 <TIM_OC4_SetConfig+0xbc>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d101      	bne.n	8006dd4 <TIM_OC4_SetConfig+0x78>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e000      	b.n	8006dd6 <TIM_OC4_SetConfig+0x7a>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d009      	beq.n	8006dee <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006de0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	019b      	lsls	r3, r3, #6
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	621a      	str	r2, [r3, #32]
}
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	40010000 	.word	0x40010000
 8006e18:	40010400 	.word	0x40010400

08006e1c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b086      	sub	sp, #24
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8006e26:	2300      	movs	r3, #0
 8006e28:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	60fb      	str	r3, [r7, #12]

 /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e40:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f023 0307 	bic.w	r3, r3, #7
 8006e52:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	697a      	ldr	r2, [r7, #20]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	609a      	str	r2, [r3, #8]
  
  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	2b30      	cmp	r3, #48	; 0x30
 8006e6c:	d056      	beq.n	8006f1c <TIM_SlaveTimer_SetConfig+0x100>
 8006e6e:	2b30      	cmp	r3, #48	; 0x30
 8006e70:	d806      	bhi.n	8006e80 <TIM_SlaveTimer_SetConfig+0x64>
 8006e72:	2b10      	cmp	r3, #16
 8006e74:	d054      	beq.n	8006f20 <TIM_SlaveTimer_SetConfig+0x104>
 8006e76:	2b20      	cmp	r3, #32
 8006e78:	d054      	beq.n	8006f24 <TIM_SlaveTimer_SetConfig+0x108>
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d054      	beq.n	8006f28 <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;
       
  default:
    break;
 8006e7e:	e054      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8006e80:	2b50      	cmp	r3, #80	; 0x50
 8006e82:	d037      	beq.n	8006ef4 <TIM_SlaveTimer_SetConfig+0xd8>
 8006e84:	2b50      	cmp	r3, #80	; 0x50
 8006e86:	d802      	bhi.n	8006e8e <TIM_SlaveTimer_SetConfig+0x72>
 8006e88:	2b40      	cmp	r3, #64	; 0x40
 8006e8a:	d010      	beq.n	8006eae <TIM_SlaveTimer_SetConfig+0x92>
    break;
 8006e8c:	e04d      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8006e8e:	2b60      	cmp	r3, #96	; 0x60
 8006e90:	d03a      	beq.n	8006f08 <TIM_SlaveTimer_SetConfig+0xec>
 8006e92:	2b70      	cmp	r3, #112	; 0x70
 8006e94:	d000      	beq.n	8006e98 <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 8006e96:	e048      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance, 
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6818      	ldr	r0, [r3, #0]
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	68d9      	ldr	r1, [r3, #12]
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	689a      	ldr	r2, [r3, #8]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	f000 f98c 	bl	80071c4 <TIM_ETR_SetConfig>
    break;
 8006eac:	e03d      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	6a1b      	ldr	r3, [r3, #32]
 8006eb4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	6812      	ldr	r2, [r2, #0]
 8006ebe:	6a12      	ldr	r2, [r2, #32]
 8006ec0:	f022 0201 	bic.w	r2, r2, #1
 8006ec4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ed4:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68fa      	ldr	r2, [r7, #12]
 8006ef0:	621a      	str	r2, [r3, #32]
    break;
 8006ef2:	e01a      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6818      	ldr	r0, [r3, #0]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	6899      	ldr	r1, [r3, #8]
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	461a      	mov	r2, r3
 8006f02:	f000 f816 	bl	8006f32 <TIM_TI1_ConfigInputStage>
    break;
 8006f06:	e010      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6818      	ldr	r0, [r3, #0]
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	6899      	ldr	r1, [r3, #8]
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	461a      	mov	r2, r3
 8006f16:	f000 f880 	bl	800701a <TIM_TI2_ConfigInputStage>
    break;
 8006f1a:	e006      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8006f1c:	bf00      	nop
 8006f1e:	e004      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8006f20:	bf00      	nop
 8006f22:	e002      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8006f24:	bf00      	nop
 8006f26:	e000      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8006f28:	bf00      	nop
  }
}
 8006f2a:	bf00      	nop
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f32:	b480      	push	{r7}
 8006f34:	b087      	sub	sp, #28
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006f42:	2300      	movs	r3, #0
 8006f44:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6a1b      	ldr	r3, [r3, #32]
 8006f4a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a1b      	ldr	r3, [r3, #32]
 8006f50:	f023 0201 	bic.w	r2, r3, #1
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	699b      	ldr	r3, [r3, #24]
 8006f5c:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	011b      	lsls	r3, r3, #4
 8006f6a:	697a      	ldr	r2, [r7, #20]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	f023 030a 	bic.w	r3, r3, #10
 8006f76:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	621a      	str	r2, [r3, #32]
}
 8006f8c:	bf00      	nop
 8006f8e:	371c      	adds	r7, #28
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b087      	sub	sp, #28
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
 8006fa4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006faa:	2300      	movs	r3, #0
 8006fac:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	f023 0210 	bic.w	r2, r3, #16
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6a1b      	ldr	r3, [r3, #32]
 8006fc4:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	021b      	lsls	r3, r3, #8
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fde:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	031b      	lsls	r3, r3, #12
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ff2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	011b      	lsls	r3, r3, #4
 8006ff8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006ffc:	693a      	ldr	r2, [r7, #16]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	693a      	ldr	r2, [r7, #16]
 800700c:	621a      	str	r2, [r3, #32]
}
 800700e:	bf00      	nop
 8007010:	371c      	adds	r7, #28
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800701a:	b480      	push	{r7}
 800701c:	b087      	sub	sp, #28
 800701e:	af00      	add	r7, sp, #0
 8007020:	60f8      	str	r0, [r7, #12]
 8007022:	60b9      	str	r1, [r7, #8]
 8007024:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8007026:	2300      	movs	r3, #0
 8007028:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800702a:	2300      	movs	r3, #0
 800702c:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6a1b      	ldr	r3, [r3, #32]
 8007032:	f023 0210 	bic.w	r2, r3, #16
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	699b      	ldr	r3, [r3, #24]
 800703e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6a1b      	ldr	r3, [r3, #32]
 8007044:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800704c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	031b      	lsls	r3, r3, #12
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	4313      	orrs	r3, r2
 8007056:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800705e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	011b      	lsls	r3, r3, #4
 8007064:	693a      	ldr	r2, [r7, #16]
 8007066:	4313      	orrs	r3, r2
 8007068:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	621a      	str	r2, [r3, #32]
}
 8007076:	bf00      	nop
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007082:	b480      	push	{r7}
 8007084:	b087      	sub	sp, #28
 8007086:	af00      	add	r7, sp, #0
 8007088:	60f8      	str	r0, [r7, #12]
 800708a:	60b9      	str	r1, [r7, #8]
 800708c:	607a      	str	r2, [r7, #4]
 800708e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8007090:	2300      	movs	r3, #0
 8007092:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007094:	2300      	movs	r3, #0
 8007096:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6a1b      	ldr	r3, [r3, #32]
 800709c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	69db      	ldr	r3, [r3, #28]
 80070a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
 80070ae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	f023 0303 	bic.w	r3, r3, #3
 80070b6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80070b8:	697a      	ldr	r2, [r7, #20]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4313      	orrs	r3, r2
 80070be:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	011b      	lsls	r3, r3, #4
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	697a      	ldr	r2, [r7, #20]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80070da:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	021b      	lsls	r3, r3, #8
 80070e0:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	693a      	ldr	r2, [r7, #16]
 80070f4:	621a      	str	r2, [r3, #32]
}
 80070f6:	bf00      	nop
 80070f8:	371c      	adds	r7, #28
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr

08007102 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007102:	b480      	push	{r7}
 8007104:	b087      	sub	sp, #28
 8007106:	af00      	add	r7, sp, #0
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	607a      	str	r2, [r7, #4]
 800710e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8007110:	2300      	movs	r3, #0
 8007112:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007114:	2300      	movs	r3, #0
 8007116:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6a1b      	ldr	r3, [r3, #32]
 800711c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	69db      	ldr	r3, [r3, #28]
 8007128:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6a1b      	ldr	r3, [r3, #32]
 800712e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007136:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	4313      	orrs	r3, r2
 8007140:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007148:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	031b      	lsls	r3, r3, #12
 800714e:	b29b      	uxth	r3, r3
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	4313      	orrs	r3, r2
 8007154:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800715c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	031b      	lsls	r3, r3, #12
 8007162:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	4313      	orrs	r3, r2
 800716a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	621a      	str	r2, [r3, #32]
}
 8007178:	bf00      	nop
 800717a:	371c      	adds	r7, #28
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	460b      	mov	r3, r1
 800718e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8007190:	2300      	movs	r3, #0
 8007192:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071a0:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80071a2:	887b      	ldrh	r3, [r7, #2]
 80071a4:	f043 0307 	orr.w	r3, r3, #7
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	461a      	mov	r2, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	68fa      	ldr	r2, [r7, #12]
 80071b6:	609a      	str	r2, [r3, #8]
}
 80071b8:	bf00      	nop
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b087      	sub	sp, #28
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	607a      	str	r2, [r7, #4]
 80071d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80071d2:	2300      	movs	r3, #0
 80071d4:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	021a      	lsls	r2, r3, #8
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	431a      	orrs	r2, r3
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	697a      	ldr	r2, [r7, #20]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	697a      	ldr	r2, [r7, #20]
 80071fa:	609a      	str	r2, [r3, #8]
} 
 80071fc:	bf00      	nop
 80071fe:	371c      	adds	r7, #28
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007218:	2b01      	cmp	r3, #1
 800721a:	d101      	bne.n	8007220 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800721c:	2302      	movs	r3, #2
 800721e:	e032      	b.n	8007286 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6812      	ldr	r2, [r2, #0]
 8007238:	6852      	ldr	r2, [r2, #4]
 800723a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800723e:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	6812      	ldr	r2, [r2, #0]
 8007248:	6851      	ldr	r1, [r2, #4]
 800724a:	683a      	ldr	r2, [r7, #0]
 800724c:	6812      	ldr	r2, [r2, #0]
 800724e:	430a      	orrs	r2, r1
 8007250:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	687a      	ldr	r2, [r7, #4]
 8007258:	6812      	ldr	r2, [r2, #0]
 800725a:	6892      	ldr	r2, [r2, #8]
 800725c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007260:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	6812      	ldr	r2, [r2, #0]
 800726a:	6891      	ldr	r1, [r2, #8]
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	6852      	ldr	r2, [r2, #4]
 8007270:	430a      	orrs	r2, r1
 8007272:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8007284:	2300      	movs	r3, #0
} 
 8007286:	4618      	mov	r0, r3
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr

08007292 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8007292:	b480      	push	{r7}
 8007294:	b085      	sub	sp, #20
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800729c:	2300      	movs	r3, #0
 800729e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	d101      	bne.n	80072ae <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80072aa:	2302      	movs	r3, #2
 80072ac:	e044      	b.n	8007338 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2201      	movs	r2, #1
 80072b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	4313      	orrs	r3, r2
 80072de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	691b      	ldr	r3, [r3, #16]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	4313      	orrs	r3, r2
 8007308:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	699b      	ldr	r3, [r3, #24]
 8007314:	4313      	orrs	r3, r2
 8007316:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	4313      	orrs	r3, r2
 8007324:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	3714      	adds	r7, #20
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800734c:	bf00      	nop
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007360:	bf00      	nop
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d101      	bne.n	800737e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e03f      	b.n	80073fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007384:	b2db      	uxtb	r3, r3
 8007386:	2b00      	cmp	r3, #0
 8007388:	d106      	bne.n	8007398 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f00a fa18 	bl	80117c8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2224      	movs	r2, #36	; 0x24
 800739c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	6812      	ldr	r2, [r2, #0]
 80073a8:	68d2      	ldr	r2, [r2, #12]
 80073aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073ae:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 fc77 	bl	8007ca4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	6812      	ldr	r2, [r2, #0]
 80073be:	6912      	ldr	r2, [r2, #16]
 80073c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	6812      	ldr	r2, [r2, #0]
 80073ce:	6952      	ldr	r2, [r2, #20]
 80073d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073d4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	6812      	ldr	r2, [r2, #0]
 80073de:	68d2      	ldr	r2, [r2, #12]
 80073e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073e4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2220      	movs	r2, #32
 80073f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2220      	movs	r2, #32
 80073f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3708      	adds	r7, #8
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}

08007406 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007406:	b480      	push	{r7}
 8007408:	b085      	sub	sp, #20
 800740a:	af00      	add	r7, sp, #0
 800740c:	60f8      	str	r0, [r7, #12]
 800740e:	60b9      	str	r1, [r7, #8]
 8007410:	4613      	mov	r3, r2
 8007412:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800741a:	b2db      	uxtb	r3, r3
 800741c:	2b20      	cmp	r3, #32
 800741e:	d138      	bne.n	8007492 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d002      	beq.n	800742c <HAL_UART_Receive_IT+0x26>
 8007426:	88fb      	ldrh	r3, [r7, #6]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d101      	bne.n	8007430 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e031      	b.n	8007494 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007436:	2b01      	cmp	r3, #1
 8007438:	d101      	bne.n	800743e <HAL_UART_Receive_IT+0x38>
 800743a:	2302      	movs	r3, #2
 800743c:	e02a      	b.n	8007494 <HAL_UART_Receive_IT+0x8e>
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	68ba      	ldr	r2, [r7, #8]
 800744a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	88fa      	ldrh	r2, [r7, #6]
 8007450:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	88fa      	ldrh	r2, [r7, #6]
 8007456:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2200      	movs	r2, #0
 800745c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2222      	movs	r2, #34	; 0x22
 8007462:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	6812      	ldr	r2, [r2, #0]
 8007476:	6952      	ldr	r2, [r2, #20]
 8007478:	f042 0201 	orr.w	r2, r2, #1
 800747c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	6812      	ldr	r2, [r2, #0]
 8007486:	68d2      	ldr	r2, [r2, #12]
 8007488:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800748c:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 800748e:	2300      	movs	r3, #0
 8007490:	e000      	b.n	8007494 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8007492:	2302      	movs	r3, #2
  }
}
 8007494:	4618      	mov	r0, r3
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b086      	sub	sp, #24
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	4613      	mov	r3, r2
 80074ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	2b20      	cmp	r3, #32
 80074b8:	d153      	bne.n	8007562 <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d002      	beq.n	80074c6 <HAL_UART_Transmit_DMA+0x26>
 80074c0:	88fb      	ldrh	r3, [r7, #6]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d101      	bne.n	80074ca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e04c      	b.n	8007564 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d101      	bne.n	80074d8 <HAL_UART_Transmit_DMA+0x38>
 80074d4:	2302      	movs	r3, #2
 80074d6:	e045      	b.n	8007564 <HAL_UART_Transmit_DMA+0xc4>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80074e0:	68ba      	ldr	r2, [r7, #8]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	88fa      	ldrh	r2, [r7, #6]
 80074ea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	88fa      	ldrh	r2, [r7, #6]
 80074f0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2200      	movs	r2, #0
 80074f6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2221      	movs	r2, #33	; 0x21
 80074fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007504:	4a19      	ldr	r2, [pc, #100]	; (800756c <HAL_UART_Transmit_DMA+0xcc>)
 8007506:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800750c:	4a18      	ldr	r2, [pc, #96]	; (8007570 <HAL_UART_Transmit_DMA+0xd0>)
 800750e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007514:	4a17      	ldr	r2, [pc, #92]	; (8007574 <HAL_UART_Transmit_DMA+0xd4>)
 8007516:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800751c:	2200      	movs	r2, #0
 800751e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 8007520:	f107 0308 	add.w	r3, r7, #8
 8007524:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	6819      	ldr	r1, [r3, #0]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3304      	adds	r3, #4
 8007534:	461a      	mov	r2, r3
 8007536:	88fb      	ldrh	r3, [r7, #6]
 8007538:	f7fa fc1a 	bl	8001d70 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007544:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	6812      	ldr	r2, [r2, #0]
 8007556:	6952      	ldr	r2, [r2, #20]
 8007558:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800755c:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 800755e:	2300      	movs	r3, #0
 8007560:	e000      	b.n	8007564 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8007562:	2302      	movs	r3, #2
  }
}
 8007564:	4618      	mov	r0, r3
 8007566:	3718      	adds	r7, #24
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	080078c1 	.word	0x080078c1
 8007570:	08007913 	.word	0x08007913
 8007574:	080079b3 	.word	0x080079b3

08007578 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	4613      	mov	r3, r2
 8007584:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800758c:	b2db      	uxtb	r3, r3
 800758e:	2b20      	cmp	r3, #32
 8007590:	d166      	bne.n	8007660 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d002      	beq.n	800759e <HAL_UART_Receive_DMA+0x26>
 8007598:	88fb      	ldrh	r3, [r7, #6]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d101      	bne.n	80075a2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e05f      	b.n	8007662 <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d101      	bne.n	80075b0 <HAL_UART_Receive_DMA+0x38>
 80075ac:	2302      	movs	r3, #2
 80075ae:	e058      	b.n	8007662 <HAL_UART_Receive_DMA+0xea>
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	88fa      	ldrh	r2, [r7, #6]
 80075c2:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2200      	movs	r2, #0
 80075c8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2222      	movs	r2, #34	; 0x22
 80075ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d6:	4a25      	ldr	r2, [pc, #148]	; (800766c <HAL_UART_Receive_DMA+0xf4>)
 80075d8:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075de:	4a24      	ldr	r2, [pc, #144]	; (8007670 <HAL_UART_Receive_DMA+0xf8>)
 80075e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e6:	4a23      	ldr	r2, [pc, #140]	; (8007674 <HAL_UART_Receive_DMA+0xfc>)
 80075e8:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ee:	2200      	movs	r2, #0
 80075f0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 80075f2:	f107 0308 	add.w	r3, r7, #8
 80075f6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	3304      	adds	r3, #4
 8007602:	4619      	mov	r1, r3
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	88fb      	ldrh	r3, [r7, #6]
 800760a:	f7fa fbb1 	bl	8001d70 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800760e:	2300      	movs	r3, #0
 8007610:	613b      	str	r3, [r7, #16]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	613b      	str	r3, [r7, #16]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	613b      	str	r3, [r7, #16]
 8007622:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	6812      	ldr	r2, [r2, #0]
 8007634:	68d2      	ldr	r2, [r2, #12]
 8007636:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800763a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	6812      	ldr	r2, [r2, #0]
 8007644:	6952      	ldr	r2, [r2, #20]
 8007646:	f042 0201 	orr.w	r2, r2, #1
 800764a:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	6812      	ldr	r2, [r2, #0]
 8007654:	6952      	ldr	r2, [r2, #20]
 8007656:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800765a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800765c:	2300      	movs	r3, #0
 800765e:	e000      	b.n	8007662 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 8007660:	2302      	movs	r3, #2
  }
}
 8007662:	4618      	mov	r0, r3
 8007664:	3718      	adds	r7, #24
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	0800792f 	.word	0x0800792f
 8007670:	08007997 	.word	0x08007997
 8007674:	080079b3 	.word	0x080079b3

08007678 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b088      	sub	sp, #32
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8007698:	2300      	movs	r3, #0
 800769a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800769c:	2300      	movs	r3, #0
 800769e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	f003 030f 	and.w	r3, r3, #15
 80076a6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d10d      	bne.n	80076ca <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	f003 0320 	and.w	r3, r3, #32
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d008      	beq.n	80076ca <HAL_UART_IRQHandler+0x52>
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d003      	beq.n	80076ca <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 fa74 	bl	8007bb0 <UART_Receive_IT>
      return;
 80076c8:	e0cc      	b.n	8007864 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f000 80ab 	beq.w	8007828 <HAL_UART_IRQHandler+0x1b0>
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f003 0301 	and.w	r3, r3, #1
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d105      	bne.n	80076e8 <HAL_UART_IRQHandler+0x70>
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f000 80a0 	beq.w	8007828 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00a      	beq.n	8007708 <HAL_UART_IRQHandler+0x90>
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d005      	beq.n	8007708 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007700:	f043 0201 	orr.w	r2, r3, #1
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	f003 0304 	and.w	r3, r3, #4
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00a      	beq.n	8007728 <HAL_UART_IRQHandler+0xb0>
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	2b00      	cmp	r3, #0
 800771a:	d005      	beq.n	8007728 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007720:	f043 0202 	orr.w	r2, r3, #2
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	f003 0302 	and.w	r3, r3, #2
 800772e:	2b00      	cmp	r3, #0
 8007730:	d00a      	beq.n	8007748 <HAL_UART_IRQHandler+0xd0>
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f003 0301 	and.w	r3, r3, #1
 8007738:	2b00      	cmp	r3, #0
 800773a:	d005      	beq.n	8007748 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007740:	f043 0204 	orr.w	r2, r3, #4
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	f003 0308 	and.w	r3, r3, #8
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00a      	beq.n	8007768 <HAL_UART_IRQHandler+0xf0>
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	f003 0301 	and.w	r3, r3, #1
 8007758:	2b00      	cmp	r3, #0
 800775a:	d005      	beq.n	8007768 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007760:	f043 0208 	orr.w	r2, r3, #8
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800776c:	2b00      	cmp	r3, #0
 800776e:	d078      	beq.n	8007862 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	f003 0320 	and.w	r3, r3, #32
 8007776:	2b00      	cmp	r3, #0
 8007778:	d007      	beq.n	800778a <HAL_UART_IRQHandler+0x112>
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	f003 0320 	and.w	r3, r3, #32
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 fa13 	bl	8007bb0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	695b      	ldr	r3, [r3, #20]
 8007790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007794:	2b00      	cmp	r3, #0
 8007796:	bf14      	ite	ne
 8007798:	2301      	movne	r3, #1
 800779a:	2300      	moveq	r3, #0
 800779c:	b2db      	uxtb	r3, r3
 800779e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077a4:	f003 0308 	and.w	r3, r3, #8
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d102      	bne.n	80077b2 <HAL_UART_IRQHandler+0x13a>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d031      	beq.n	8007816 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f95d 	bl	8007a72 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	695b      	ldr	r3, [r3, #20]
 80077be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d023      	beq.n	800780e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	6812      	ldr	r2, [r2, #0]
 80077ce:	6952      	ldr	r2, [r2, #20]
 80077d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077d4:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d013      	beq.n	8007806 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077e2:	4a22      	ldr	r2, [pc, #136]	; (800786c <HAL_UART_IRQHandler+0x1f4>)
 80077e4:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fa fb20 	bl	8001e30 <HAL_DMA_Abort_IT>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d016      	beq.n	8007824 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007800:	4610      	mov	r0, r2
 8007802:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007804:	e00e      	b.n	8007824 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 f850 	bl	80078ac <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800780c:	e00a      	b.n	8007824 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 f84c 	bl	80078ac <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007814:	e006      	b.n	8007824 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f848 	bl	80078ac <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007822:	e01e      	b.n	8007862 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007824:	bf00      	nop
    return;
 8007826:	e01c      	b.n	8007862 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800782e:	2b00      	cmp	r3, #0
 8007830:	d008      	beq.n	8007844 <HAL_UART_IRQHandler+0x1cc>
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007838:	2b00      	cmp	r3, #0
 800783a:	d003      	beq.n	8007844 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f94a 	bl	8007ad6 <UART_Transmit_IT>
    return;
 8007842:	e00f      	b.n	8007864 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00a      	beq.n	8007864 <HAL_UART_IRQHandler+0x1ec>
 800784e:	69bb      	ldr	r3, [r7, #24]
 8007850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007854:	2b00      	cmp	r3, #0
 8007856:	d005      	beq.n	8007864 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f000 f991 	bl	8007b80 <UART_EndTransmit_IT>
    return;
 800785e:	bf00      	nop
 8007860:	e000      	b.n	8007864 <HAL_UART_IRQHandler+0x1ec>
    return;
 8007862:	bf00      	nop
  }
}
 8007864:	3720      	adds	r7, #32
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	08007aaf 	.word	0x08007aaf

08007870 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078cc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d113      	bne.n	8007904 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	6812      	ldr	r2, [r2, #0]
 80078ea:	6952      	ldr	r2, [r2, #20]
 80078ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078f0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	6812      	ldr	r2, [r2, #0]
 80078fa:	68d2      	ldr	r2, [r2, #12]
 80078fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007900:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8007902:	e002      	b.n	800790a <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f7ff ffb3 	bl	8007870 <HAL_UART_TxCpltCallback>
}
 800790a:	bf00      	nop
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <UART_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b084      	sub	sp, #16
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800791e:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f7ff ffaf 	bl	8007884 <HAL_UART_TxHalfCpltCallback>
}
 8007926:	bf00      	nop
 8007928:	3710      	adds	r7, #16
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}

0800792e <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b084      	sub	sp, #16
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800793a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007946:	2b00      	cmp	r3, #0
 8007948:	d11e      	bne.n	8007988 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	68fa      	ldr	r2, [r7, #12]
 8007956:	6812      	ldr	r2, [r2, #0]
 8007958:	68d2      	ldr	r2, [r2, #12]
 800795a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800795e:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	6812      	ldr	r2, [r2, #0]
 8007968:	6952      	ldr	r2, [r2, #20]
 800796a:	f022 0201 	bic.w	r2, r2, #1
 800796e:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68fa      	ldr	r2, [r7, #12]
 8007976:	6812      	ldr	r2, [r2, #0]
 8007978:	6952      	ldr	r2, [r2, #20]
 800797a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800797e:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2220      	movs	r2, #32
 8007984:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f004 fdb1 	bl	800c4f0 <HAL_UART_RxCpltCallback>
}
 800798e:	bf00      	nop
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <UART_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b084      	sub	sp, #16
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a2:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	f7ff ff77 	bl	8007898 <HAL_UART_RxHalfCpltCallback>
}
 80079aa:	bf00      	nop
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b084      	sub	sp, #16
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	695b      	ldr	r3, [r3, #20]
 80079ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	bf14      	ite	ne
 80079d2:	2301      	movne	r3, #1
 80079d4:	2300      	moveq	r3, #0
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	2b21      	cmp	r3, #33	; 0x21
 80079e4:	d108      	bne.n	80079f8 <UART_DMAError+0x46>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d005      	beq.n	80079f8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	2200      	movs	r2, #0
 80079f0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80079f2:	68b8      	ldr	r0, [r7, #8]
 80079f4:	f000 f827 	bl	8007a46 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	695b      	ldr	r3, [r3, #20]
 80079fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	bf14      	ite	ne
 8007a06:	2301      	movne	r3, #1
 8007a08:	2300      	moveq	r3, #0
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	2b22      	cmp	r3, #34	; 0x22
 8007a18:	d108      	bne.n	8007a2c <UART_DMAError+0x7a>
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d005      	beq.n	8007a2c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	2200      	movs	r2, #0
 8007a24:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007a26:	68b8      	ldr	r0, [r7, #8]
 8007a28:	f000 f823 	bl	8007a72 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a30:	f043 0210 	orr.w	r2, r3, #16
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8007a38:	68b8      	ldr	r0, [r7, #8]
 8007a3a:	f7ff ff37 	bl	80078ac <HAL_UART_ErrorCallback>
}
 8007a3e:	bf00      	nop
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a46:	b480      	push	{r7}
 8007a48:	b083      	sub	sp, #12
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	6812      	ldr	r2, [r2, #0]
 8007a56:	68d2      	ldr	r2, [r2, #12]
 8007a58:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007a5c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2220      	movs	r2, #32
 8007a62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007a66:	bf00      	nop
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a72:	b480      	push	{r7}
 8007a74:	b083      	sub	sp, #12
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	6812      	ldr	r2, [r2, #0]
 8007a82:	68d2      	ldr	r2, [r2, #12]
 8007a84:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007a88:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	6812      	ldr	r2, [r2, #0]
 8007a92:	6952      	ldr	r2, [r2, #20]
 8007a94:	f022 0201 	bic.w	r2, r2, #1
 8007a98:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2220      	movs	r2, #32
 8007a9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007aa2:	bf00      	nop
 8007aa4:	370c      	adds	r7, #12
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr

08007aae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aae:	b580      	push	{r7, lr}
 8007ab0:	b084      	sub	sp, #16
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f7ff feef 	bl	80078ac <HAL_UART_ErrorCallback>
}
 8007ace:	bf00      	nop
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007ad6:	b480      	push	{r7}
 8007ad8:	b085      	sub	sp, #20
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b21      	cmp	r3, #33	; 0x21
 8007ae8:	d143      	bne.n	8007b72 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007af2:	d119      	bne.n	8007b28 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	8812      	ldrh	r2, [r2, #0]
 8007b02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b06:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d105      	bne.n	8007b1c <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a1b      	ldr	r3, [r3, #32]
 8007b14:	1c9a      	adds	r2, r3, #2
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	621a      	str	r2, [r3, #32]
 8007b1a:	e00e      	b.n	8007b3a <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a1b      	ldr	r3, [r3, #32]
 8007b20:	1c5a      	adds	r2, r3, #1
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	621a      	str	r2, [r3, #32]
 8007b26:	e008      	b.n	8007b3a <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6a1b      	ldr	r3, [r3, #32]
 8007b30:	1c58      	adds	r0, r3, #1
 8007b32:	6879      	ldr	r1, [r7, #4]
 8007b34:	6208      	str	r0, [r1, #32]
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	3b01      	subs	r3, #1
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	4619      	mov	r1, r3
 8007b48:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10f      	bne.n	8007b6e <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	6812      	ldr	r2, [r2, #0]
 8007b56:	68d2      	ldr	r2, [r2, #12]
 8007b58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b5c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	6812      	ldr	r2, [r2, #0]
 8007b66:	68d2      	ldr	r2, [r2, #12]
 8007b68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b6c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	e000      	b.n	8007b74 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007b72:	2302      	movs	r3, #2
  }
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3714      	adds	r7, #20
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b082      	sub	sp, #8
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	6812      	ldr	r2, [r2, #0]
 8007b90:	68d2      	ldr	r2, [r2, #12]
 8007b92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b96:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f7ff fe65 	bl	8007870 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3708      	adds	r7, #8
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	2b22      	cmp	r3, #34	; 0x22
 8007bc2:	d169      	bne.n	8007c98 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bcc:	d123      	bne.n	8007c16 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bd2:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	691b      	ldr	r3, [r3, #16]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10e      	bne.n	8007bfa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007be8:	b29a      	uxth	r2, r3
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf2:	1c9a      	adds	r2, r3, #2
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	629a      	str	r2, [r3, #40]	; 0x28
 8007bf8:	e029      	b.n	8007c4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c0e:	1c5a      	adds	r2, r3, #1
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	629a      	str	r2, [r3, #40]	; 0x28
 8007c14:	e01b      	b.n	8007c4e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	691b      	ldr	r3, [r3, #16]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d10a      	bne.n	8007c34 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c22:	1c59      	adds	r1, r3, #1
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	6291      	str	r1, [r2, #40]	; 0x28
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	6812      	ldr	r2, [r2, #0]
 8007c2c:	6852      	ldr	r2, [r2, #4]
 8007c2e:	b2d2      	uxtb	r2, r2
 8007c30:	701a      	strb	r2, [r3, #0]
 8007c32:	e00c      	b.n	8007c4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c38:	1c59      	adds	r1, r3, #1
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	6291      	str	r1, [r2, #40]	; 0x28
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	6812      	ldr	r2, [r2, #0]
 8007c42:	6852      	ldr	r2, [r2, #4]
 8007c44:	b2d2      	uxtb	r2, r2
 8007c46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007c4a:	b2d2      	uxtb	r2, r2
 8007c4c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	3b01      	subs	r3, #1
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d118      	bne.n	8007c94 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	6812      	ldr	r2, [r2, #0]
 8007c6a:	68d2      	ldr	r2, [r2, #12]
 8007c6c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007c70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	6812      	ldr	r2, [r2, #0]
 8007c7a:	6952      	ldr	r2, [r2, #20]
 8007c7c:	f022 0201 	bic.w	r2, r2, #1
 8007c80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2220      	movs	r2, #32
 8007c86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f004 fc30 	bl	800c4f0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8007c90:	2300      	movs	r3, #0
 8007c92:	e002      	b.n	8007c9a <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8007c94:	2300      	movs	r3, #0
 8007c96:	e000      	b.n	8007c9a <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007c98:	2302      	movs	r3, #2
  }
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
	...

08007ca4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ca6:	b085      	sub	sp, #20
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8007cac:	2300      	movs	r3, #0
 8007cae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	691b      	ldr	r3, [r3, #16]
 8007cb6:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007cbe:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	68fa      	ldr	r2, [r7, #12]
 8007cd0:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007ce0:	f023 030c 	bic.w	r3, r3, #12
 8007ce4:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	689a      	ldr	r2, [r3, #8]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	431a      	orrs	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	695b      	ldr	r3, [r3, #20]
 8007cf4:	431a      	orrs	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	69db      	ldr	r3, [r3, #28]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68fa      	ldr	r2, [r7, #12]
 8007d08:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	695b      	ldr	r3, [r3, #20]
 8007d10:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d18:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	699b      	ldr	r3, [r3, #24]
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d34:	f040 80e4 	bne.w	8007f00 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4aab      	ldr	r2, [pc, #684]	; (8007fec <UART_SetConfig+0x348>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d004      	beq.n	8007d4c <UART_SetConfig+0xa8>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4aaa      	ldr	r2, [pc, #680]	; (8007ff0 <UART_SetConfig+0x34c>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d16c      	bne.n	8007e26 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681c      	ldr	r4, [r3, #0]
 8007d50:	f7fc ff52 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007d54:	4602      	mov	r2, r0
 8007d56:	4613      	mov	r3, r2
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	4413      	add	r3, r2
 8007d5c:	009a      	lsls	r2, r3, #2
 8007d5e:	441a      	add	r2, r3
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	005b      	lsls	r3, r3, #1
 8007d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d6a:	4aa2      	ldr	r2, [pc, #648]	; (8007ff4 <UART_SetConfig+0x350>)
 8007d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d70:	095b      	lsrs	r3, r3, #5
 8007d72:	011d      	lsls	r5, r3, #4
 8007d74:	f7fc ff40 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4413      	add	r3, r2
 8007d80:	009a      	lsls	r2, r3, #2
 8007d82:	441a      	add	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	005b      	lsls	r3, r3, #1
 8007d8a:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d8e:	f7fc ff33 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007d92:	4602      	mov	r2, r0
 8007d94:	4613      	mov	r3, r2
 8007d96:	009b      	lsls	r3, r3, #2
 8007d98:	4413      	add	r3, r2
 8007d9a:	009a      	lsls	r2, r3, #2
 8007d9c:	441a      	add	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da8:	4a92      	ldr	r2, [pc, #584]	; (8007ff4 <UART_SetConfig+0x350>)
 8007daa:	fba2 2303 	umull	r2, r3, r2, r3
 8007dae:	095b      	lsrs	r3, r3, #5
 8007db0:	2264      	movs	r2, #100	; 0x64
 8007db2:	fb02 f303 	mul.w	r3, r2, r3
 8007db6:	1af3      	subs	r3, r6, r3
 8007db8:	00db      	lsls	r3, r3, #3
 8007dba:	3332      	adds	r3, #50	; 0x32
 8007dbc:	4a8d      	ldr	r2, [pc, #564]	; (8007ff4 <UART_SetConfig+0x350>)
 8007dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007dc2:	095b      	lsrs	r3, r3, #5
 8007dc4:	005b      	lsls	r3, r3, #1
 8007dc6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007dca:	441d      	add	r5, r3
 8007dcc:	f7fc ff14 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	009a      	lsls	r2, r3, #2
 8007dda:	441a      	add	r2, r3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	005b      	lsls	r3, r3, #1
 8007de2:	fbb2 f6f3 	udiv	r6, r2, r3
 8007de6:	f7fc ff07 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007dea:	4602      	mov	r2, r0
 8007dec:	4613      	mov	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4413      	add	r3, r2
 8007df2:	009a      	lsls	r2, r3, #2
 8007df4:	441a      	add	r2, r3
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	005b      	lsls	r3, r3, #1
 8007dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e00:	4a7c      	ldr	r2, [pc, #496]	; (8007ff4 <UART_SetConfig+0x350>)
 8007e02:	fba2 2303 	umull	r2, r3, r2, r3
 8007e06:	095b      	lsrs	r3, r3, #5
 8007e08:	2264      	movs	r2, #100	; 0x64
 8007e0a:	fb02 f303 	mul.w	r3, r2, r3
 8007e0e:	1af3      	subs	r3, r6, r3
 8007e10:	00db      	lsls	r3, r3, #3
 8007e12:	3332      	adds	r3, #50	; 0x32
 8007e14:	4a77      	ldr	r2, [pc, #476]	; (8007ff4 <UART_SetConfig+0x350>)
 8007e16:	fba2 2303 	umull	r2, r3, r2, r3
 8007e1a:	095b      	lsrs	r3, r3, #5
 8007e1c:	f003 0307 	and.w	r3, r3, #7
 8007e20:	442b      	add	r3, r5
 8007e22:	60a3      	str	r3, [r4, #8]
 8007e24:	e154      	b.n	80080d0 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681c      	ldr	r4, [r3, #0]
 8007e2a:	f7fc fed1 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	4613      	mov	r3, r2
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	4413      	add	r3, r2
 8007e36:	009a      	lsls	r2, r3, #2
 8007e38:	441a      	add	r2, r3
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	005b      	lsls	r3, r3, #1
 8007e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e44:	4a6b      	ldr	r2, [pc, #428]	; (8007ff4 <UART_SetConfig+0x350>)
 8007e46:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4a:	095b      	lsrs	r3, r3, #5
 8007e4c:	011d      	lsls	r5, r3, #4
 8007e4e:	f7fc febf 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8007e52:	4602      	mov	r2, r0
 8007e54:	4613      	mov	r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	4413      	add	r3, r2
 8007e5a:	009a      	lsls	r2, r3, #2
 8007e5c:	441a      	add	r2, r3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	005b      	lsls	r3, r3, #1
 8007e64:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e68:	f7fc feb2 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	4613      	mov	r3, r2
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	4413      	add	r3, r2
 8007e74:	009a      	lsls	r2, r3, #2
 8007e76:	441a      	add	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	005b      	lsls	r3, r3, #1
 8007e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e82:	4a5c      	ldr	r2, [pc, #368]	; (8007ff4 <UART_SetConfig+0x350>)
 8007e84:	fba2 2303 	umull	r2, r3, r2, r3
 8007e88:	095b      	lsrs	r3, r3, #5
 8007e8a:	2264      	movs	r2, #100	; 0x64
 8007e8c:	fb02 f303 	mul.w	r3, r2, r3
 8007e90:	1af3      	subs	r3, r6, r3
 8007e92:	00db      	lsls	r3, r3, #3
 8007e94:	3332      	adds	r3, #50	; 0x32
 8007e96:	4a57      	ldr	r2, [pc, #348]	; (8007ff4 <UART_SetConfig+0x350>)
 8007e98:	fba2 2303 	umull	r2, r3, r2, r3
 8007e9c:	095b      	lsrs	r3, r3, #5
 8007e9e:	005b      	lsls	r3, r3, #1
 8007ea0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ea4:	441d      	add	r5, r3
 8007ea6:	f7fc fe93 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	4613      	mov	r3, r2
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	4413      	add	r3, r2
 8007eb2:	009a      	lsls	r2, r3, #2
 8007eb4:	441a      	add	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ec0:	f7fc fe86 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	4413      	add	r3, r2
 8007ecc:	009a      	lsls	r2, r3, #2
 8007ece:	441a      	add	r2, r3
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	005b      	lsls	r3, r3, #1
 8007ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eda:	4a46      	ldr	r2, [pc, #280]	; (8007ff4 <UART_SetConfig+0x350>)
 8007edc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee0:	095b      	lsrs	r3, r3, #5
 8007ee2:	2264      	movs	r2, #100	; 0x64
 8007ee4:	fb02 f303 	mul.w	r3, r2, r3
 8007ee8:	1af3      	subs	r3, r6, r3
 8007eea:	00db      	lsls	r3, r3, #3
 8007eec:	3332      	adds	r3, #50	; 0x32
 8007eee:	4a41      	ldr	r2, [pc, #260]	; (8007ff4 <UART_SetConfig+0x350>)
 8007ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef4:	095b      	lsrs	r3, r3, #5
 8007ef6:	f003 0307 	and.w	r3, r3, #7
 8007efa:	442b      	add	r3, r5
 8007efc:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8007efe:	e0e7      	b.n	80080d0 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a39      	ldr	r2, [pc, #228]	; (8007fec <UART_SetConfig+0x348>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d004      	beq.n	8007f14 <UART_SetConfig+0x270>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a38      	ldr	r2, [pc, #224]	; (8007ff0 <UART_SetConfig+0x34c>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d171      	bne.n	8007ff8 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681c      	ldr	r4, [r3, #0]
 8007f18:	f7fc fe6e 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	4613      	mov	r3, r2
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	4413      	add	r3, r2
 8007f24:	009a      	lsls	r2, r3, #2
 8007f26:	441a      	add	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f32:	4a30      	ldr	r2, [pc, #192]	; (8007ff4 <UART_SetConfig+0x350>)
 8007f34:	fba2 2303 	umull	r2, r3, r2, r3
 8007f38:	095b      	lsrs	r3, r3, #5
 8007f3a:	011d      	lsls	r5, r3, #4
 8007f3c:	f7fc fe5c 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007f40:	4602      	mov	r2, r0
 8007f42:	4613      	mov	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	4413      	add	r3, r2
 8007f48:	009a      	lsls	r2, r3, #2
 8007f4a:	441a      	add	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	fbb2 f6f3 	udiv	r6, r2, r3
 8007f56:	f7fc fe4f 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	4613      	mov	r3, r2
 8007f5e:	009b      	lsls	r3, r3, #2
 8007f60:	4413      	add	r3, r2
 8007f62:	009a      	lsls	r2, r3, #2
 8007f64:	441a      	add	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f70:	4a20      	ldr	r2, [pc, #128]	; (8007ff4 <UART_SetConfig+0x350>)
 8007f72:	fba2 2303 	umull	r2, r3, r2, r3
 8007f76:	095b      	lsrs	r3, r3, #5
 8007f78:	2264      	movs	r2, #100	; 0x64
 8007f7a:	fb02 f303 	mul.w	r3, r2, r3
 8007f7e:	1af3      	subs	r3, r6, r3
 8007f80:	011b      	lsls	r3, r3, #4
 8007f82:	3332      	adds	r3, #50	; 0x32
 8007f84:	4a1b      	ldr	r2, [pc, #108]	; (8007ff4 <UART_SetConfig+0x350>)
 8007f86:	fba2 2303 	umull	r2, r3, r2, r3
 8007f8a:	095b      	lsrs	r3, r3, #5
 8007f8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f90:	441d      	add	r5, r3
 8007f92:	f7fc fe31 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007f96:	4602      	mov	r2, r0
 8007f98:	4613      	mov	r3, r2
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4413      	add	r3, r2
 8007f9e:	009a      	lsls	r2, r3, #2
 8007fa0:	441a      	add	r2, r3
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fac:	f7fc fe24 	bl	8004bf8 <HAL_RCC_GetPCLK2Freq>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4413      	add	r3, r2
 8007fb8:	009a      	lsls	r2, r3, #2
 8007fba:	441a      	add	r2, r3
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc6:	4a0b      	ldr	r2, [pc, #44]	; (8007ff4 <UART_SetConfig+0x350>)
 8007fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8007fcc:	095b      	lsrs	r3, r3, #5
 8007fce:	2264      	movs	r2, #100	; 0x64
 8007fd0:	fb02 f303 	mul.w	r3, r2, r3
 8007fd4:	1af3      	subs	r3, r6, r3
 8007fd6:	011b      	lsls	r3, r3, #4
 8007fd8:	3332      	adds	r3, #50	; 0x32
 8007fda:	4a06      	ldr	r2, [pc, #24]	; (8007ff4 <UART_SetConfig+0x350>)
 8007fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8007fe0:	095b      	lsrs	r3, r3, #5
 8007fe2:	f003 030f 	and.w	r3, r3, #15
 8007fe6:	442b      	add	r3, r5
 8007fe8:	60a3      	str	r3, [r4, #8]
 8007fea:	e071      	b.n	80080d0 <UART_SetConfig+0x42c>
 8007fec:	40011000 	.word	0x40011000
 8007ff0:	40011400 	.word	0x40011400
 8007ff4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681c      	ldr	r4, [r3, #0]
 8007ffc:	f7fc fde8 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8008000:	4602      	mov	r2, r0
 8008002:	4613      	mov	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4413      	add	r3, r2
 8008008:	009a      	lsls	r2, r3, #2
 800800a:	441a      	add	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	fbb2 f3f3 	udiv	r3, r2, r3
 8008016:	4a30      	ldr	r2, [pc, #192]	; (80080d8 <UART_SetConfig+0x434>)
 8008018:	fba2 2303 	umull	r2, r3, r2, r3
 800801c:	095b      	lsrs	r3, r3, #5
 800801e:	011d      	lsls	r5, r3, #4
 8008020:	f7fc fdd6 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8008024:	4602      	mov	r2, r0
 8008026:	4613      	mov	r3, r2
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	4413      	add	r3, r2
 800802c:	009a      	lsls	r2, r3, #2
 800802e:	441a      	add	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	fbb2 f6f3 	udiv	r6, r2, r3
 800803a:	f7fc fdc9 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 800803e:	4602      	mov	r2, r0
 8008040:	4613      	mov	r3, r2
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	009a      	lsls	r2, r3, #2
 8008048:	441a      	add	r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	fbb2 f3f3 	udiv	r3, r2, r3
 8008054:	4a20      	ldr	r2, [pc, #128]	; (80080d8 <UART_SetConfig+0x434>)
 8008056:	fba2 2303 	umull	r2, r3, r2, r3
 800805a:	095b      	lsrs	r3, r3, #5
 800805c:	2264      	movs	r2, #100	; 0x64
 800805e:	fb02 f303 	mul.w	r3, r2, r3
 8008062:	1af3      	subs	r3, r6, r3
 8008064:	011b      	lsls	r3, r3, #4
 8008066:	3332      	adds	r3, #50	; 0x32
 8008068:	4a1b      	ldr	r2, [pc, #108]	; (80080d8 <UART_SetConfig+0x434>)
 800806a:	fba2 2303 	umull	r2, r3, r2, r3
 800806e:	095b      	lsrs	r3, r3, #5
 8008070:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008074:	441d      	add	r5, r3
 8008076:	f7fc fdab 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 800807a:	4602      	mov	r2, r0
 800807c:	4613      	mov	r3, r2
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4413      	add	r3, r2
 8008082:	009a      	lsls	r2, r3, #2
 8008084:	441a      	add	r2, r3
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008090:	f7fc fd9e 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8008094:	4602      	mov	r2, r0
 8008096:	4613      	mov	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	009a      	lsls	r2, r3, #2
 800809e:	441a      	add	r2, r3
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80080aa:	4a0b      	ldr	r2, [pc, #44]	; (80080d8 <UART_SetConfig+0x434>)
 80080ac:	fba2 2303 	umull	r2, r3, r2, r3
 80080b0:	095b      	lsrs	r3, r3, #5
 80080b2:	2264      	movs	r2, #100	; 0x64
 80080b4:	fb02 f303 	mul.w	r3, r2, r3
 80080b8:	1af3      	subs	r3, r6, r3
 80080ba:	011b      	lsls	r3, r3, #4
 80080bc:	3332      	adds	r3, #50	; 0x32
 80080be:	4a06      	ldr	r2, [pc, #24]	; (80080d8 <UART_SetConfig+0x434>)
 80080c0:	fba2 2303 	umull	r2, r3, r2, r3
 80080c4:	095b      	lsrs	r3, r3, #5
 80080c6:	f003 030f 	and.w	r3, r3, #15
 80080ca:	442b      	add	r3, r5
 80080cc:	60a3      	str	r3, [r4, #8]
}
 80080ce:	e7ff      	b.n	80080d0 <UART_SetConfig+0x42c>
 80080d0:	bf00      	nop
 80080d2:	3714      	adds	r7, #20
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080d8:	51eb851f 	.word	0x51eb851f

080080dc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80080dc:	b480      	push	{r7}
 80080de:	b085      	sub	sp, #20
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	4603      	mov	r3, r0
 80080e4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80080e6:	2300      	movs	r3, #0
 80080e8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80080ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80080ee:	2b84      	cmp	r3, #132	; 0x84
 80080f0:	d005      	beq.n	80080fe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80080f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	4413      	add	r3, r2
 80080fa:	3303      	adds	r3, #3
 80080fc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80080fe:	68fb      	ldr	r3, [r7, #12]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008112:	f3ef 8305 	mrs	r3, IPSR
 8008116:	607b      	str	r3, [r7, #4]
  return(result);
 8008118:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800811a:	2b00      	cmp	r3, #0
 800811c:	bf14      	ite	ne
 800811e:	2301      	movne	r3, #1
 8008120:	2300      	moveq	r3, #0
 8008122:	b2db      	uxtb	r3, r3
}
 8008124:	4618      	mov	r0, r3
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008134:	f001 ffc4 	bl	800a0c0 <vTaskStartScheduler>
  
  return osOK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	bd80      	pop	{r7, pc}

0800813e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800813e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008140:	b087      	sub	sp, #28
 8008142:	af02      	add	r7, sp, #8
 8008144:	6078      	str	r0, [r7, #4]
 8008146:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685c      	ldr	r4, [r3, #4]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008154:	b29e      	uxth	r6, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800815c:	4618      	mov	r0, r3
 800815e:	f7ff ffbd 	bl	80080dc <makeFreeRtosPriority>
 8008162:	4602      	mov	r2, r0
 8008164:	f107 030c 	add.w	r3, r7, #12
 8008168:	9301      	str	r3, [sp, #4]
 800816a:	9200      	str	r2, [sp, #0]
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	4632      	mov	r2, r6
 8008170:	4629      	mov	r1, r5
 8008172:	4620      	mov	r0, r4
 8008174:	f001 fc2a 	bl	80099cc <xTaskCreate>
 8008178:	4603      	mov	r3, r0
 800817a:	2b01      	cmp	r3, #1
 800817c:	d001      	beq.n	8008182 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800817e:	2300      	movs	r3, #0
 8008180:	e000      	b.n	8008184 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8008182:	68fb      	ldr	r3, [r7, #12]
}
 8008184:	4618      	mov	r0, r3
 8008186:	3714      	adds	r7, #20
 8008188:	46bd      	mov	sp, r7
 800818a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800818c <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b082      	sub	sp, #8
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f001 fd43 	bl	8009c20 <vTaskDelete>
  return osOK;
 800819a:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800819c:	4618      	mov	r0, r3
 800819e:	3708      	adds	r7, #8
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d001      	beq.n	80081ba <osDelay+0x16>
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	e000      	b.n	80081bc <osDelay+0x18>
 80081ba:	2301      	movs	r3, #1
 80081bc:	4618      	mov	r0, r3
 80081be:	f001 fdbd 	bl	8009d3c <vTaskDelay>
  
  return osOK;
 80081c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80081d0:	f002 fc3a 	bl	800aa48 <xTaskGetSchedulerState>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d001      	beq.n	80081de <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80081da:	f000 fc45 	bl	8008a68 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80081de:	bf00      	nop
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b082      	sub	sp, #8
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f001 fdda 	bl	8009da4 <vTaskSuspend>
  
  return osOK;
 80081f0:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3708      	adds	r7, #8
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
	...

080081fc <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 8008204:	f7ff ff82 	bl	800810c <inHandlerMode>
 8008208:	4603      	mov	r3, r0
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00e      	beq.n	800822c <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f001 fee6 	bl	8009fe0 <xTaskResumeFromISR>
 8008214:	4603      	mov	r3, r0
 8008216:	2b01      	cmp	r3, #1
 8008218:	d10b      	bne.n	8008232 <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 800821a:	4b08      	ldr	r3, [pc, #32]	; (800823c <osThreadResume+0x40>)
 800821c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008220:	601a      	str	r2, [r3, #0]
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	e002      	b.n	8008232 <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f001 fe7b 	bl	8009f28 <vTaskResume>
  }
  return osOK;
 8008232:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8008234:	4618      	mov	r0, r3
 8008236:	3708      	adds	r7, #8
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}
 800823c:	e000ed04 	.word	0xe000ed04

08008240 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8008240:	b580      	push	{r7, lr}
 8008242:	b082      	sub	sp, #8
 8008244:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8008246:	2018      	movs	r0, #24
 8008248:	f000 fc92 	bl	8008b70 <pvPortMalloc>
 800824c:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d007      	beq.n	8008264 <xEventGroupCreate+0x24>
		{
			pxEventBits->uxEventBits = 0;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	3304      	adds	r3, #4
 800825e:	4618      	mov	r0, r3
 8008260:	f000 f9bc 	bl	80085dc <vListInitialise>
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8008264:	687b      	ldr	r3, [r7, #4]
	}
 8008266:	4618      	mov	r0, r3
 8008268:	3708      	adds	r7, #8
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
	...

08008270 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b090      	sub	sp, #64	; 0x40
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	607a      	str	r2, [r7, #4]
 800827c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8008282:	2300      	movs	r3, #0
 8008284:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8008286:	2300      	movs	r3, #0
 8008288:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d109      	bne.n	80082a4 <xEventGroupWaitBits+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008294:	f383 8811 	msr	BASEPRI, r3
 8008298:	f3bf 8f6f 	isb	sy
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	623b      	str	r3, [r7, #32]
 80082a2:	e7fe      	b.n	80082a2 <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d009      	beq.n	80082c2 <xEventGroupWaitBits+0x52>
 80082ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b2:	f383 8811 	msr	BASEPRI, r3
 80082b6:	f3bf 8f6f 	isb	sy
 80082ba:	f3bf 8f4f 	dsb	sy
 80082be:	61fb      	str	r3, [r7, #28]
 80082c0:	e7fe      	b.n	80082c0 <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d109      	bne.n	80082dc <xEventGroupWaitBits+0x6c>
 80082c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082cc:	f383 8811 	msr	BASEPRI, r3
 80082d0:	f3bf 8f6f 	isb	sy
 80082d4:	f3bf 8f4f 	dsb	sy
 80082d8:	61bb      	str	r3, [r7, #24]
 80082da:	e7fe      	b.n	80082da <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082dc:	f002 fbb4 	bl	800aa48 <xTaskGetSchedulerState>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d102      	bne.n	80082ec <xEventGroupWaitBits+0x7c>
 80082e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d101      	bne.n	80082f0 <xEventGroupWaitBits+0x80>
 80082ec:	2301      	movs	r3, #1
 80082ee:	e000      	b.n	80082f2 <xEventGroupWaitBits+0x82>
 80082f0:	2300      	movs	r3, #0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d109      	bne.n	800830a <xEventGroupWaitBits+0x9a>
 80082f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082fa:	f383 8811 	msr	BASEPRI, r3
 80082fe:	f3bf 8f6f 	isb	sy
 8008302:	f3bf 8f4f 	dsb	sy
 8008306:	617b      	str	r3, [r7, #20]
 8008308:	e7fe      	b.n	8008308 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 800830a:	f001 ff25 	bl	800a158 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800830e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8008314:	683a      	ldr	r2, [r7, #0]
 8008316:	68b9      	ldr	r1, [r7, #8]
 8008318:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800831a:	f000 f93d 	bl	8008598 <prvTestWaitCondition>
 800831e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8008320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00e      	beq.n	8008344 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8008326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008328:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800832a:	2300      	movs	r3, #0
 800832c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d026      	beq.n	8008382 <xEventGroupWaitBits+0x112>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	43db      	mvns	r3, r3
 800833c:	401a      	ands	r2, r3
 800833e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008340:	601a      	str	r2, [r3, #0]
 8008342:	e01e      	b.n	8008382 <xEventGroupWaitBits+0x112>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8008344:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008346:	2b00      	cmp	r3, #0
 8008348:	d102      	bne.n	8008350 <xEventGroupWaitBits+0xe0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800834a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800834c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800834e:	e018      	b.n	8008382 <xEventGroupWaitBits+0x112>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d003      	beq.n	800835e <xEventGroupWaitBits+0xee>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8008356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008358:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800835c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d003      	beq.n	800836c <xEventGroupWaitBits+0xfc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8008364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008366:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800836a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800836c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800836e:	1d18      	adds	r0, r3, #4
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008374:	4313      	orrs	r3, r2
 8008376:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008378:	4619      	mov	r1, r3
 800837a:	f002 f8e1 	bl	800a540 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800837e:	2300      	movs	r3, #0
 8008380:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8008382:	f001 fef7 	bl	800a174 <xTaskResumeAll>
 8008386:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8008388:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800838a:	2b00      	cmp	r3, #0
 800838c:	d031      	beq.n	80083f2 <xEventGroupWaitBits+0x182>
	{
		if( xAlreadyYielded == pdFALSE )
 800838e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008390:	2b00      	cmp	r3, #0
 8008392:	d107      	bne.n	80083a4 <xEventGroupWaitBits+0x134>
		{
			portYIELD_WITHIN_API();
 8008394:	4b19      	ldr	r3, [pc, #100]	; (80083fc <xEventGroupWaitBits+0x18c>)
 8008396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	f3bf 8f4f 	dsb	sy
 80083a0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80083a4:	f002 fc68 	bl	800ac78 <uxTaskResetEventItemValue>
 80083a8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80083aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d11a      	bne.n	80083ea <xEventGroupWaitBits+0x17a>
		{
			taskENTER_CRITICAL();
 80083b4:	f000 facc 	bl	8008950 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80083b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	68b9      	ldr	r1, [r7, #8]
 80083c2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80083c4:	f000 f8e8 	bl	8008598 <prvTestWaitCondition>
 80083c8:	4603      	mov	r3, r0
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d009      	beq.n	80083e2 <xEventGroupWaitBits+0x172>
				{
					if( xClearOnExit != pdFALSE )
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d006      	beq.n	80083e2 <xEventGroupWaitBits+0x172>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80083d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	43db      	mvns	r3, r3
 80083dc:	401a      	ands	r2, r3
 80083de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083e0:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80083e2:	f000 fae3 	bl	80089ac <vPortExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
 80083e6:	2300      	movs	r3, #0
 80083e8:	633b      	str	r3, [r7, #48]	; 0x30
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80083ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80083f0:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
 80083f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3740      	adds	r7, #64	; 0x40
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	e000ed04 	.word	0xe000ed04

08008400 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d109      	bne.n	8008428 <xEventGroupClearBits+0x28>
 8008414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008418:	f383 8811 	msr	BASEPRI, r3
 800841c:	f3bf 8f6f 	isb	sy
 8008420:	f3bf 8f4f 	dsb	sy
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	e7fe      	b.n	8008426 <xEventGroupClearBits+0x26>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800842e:	2b00      	cmp	r3, #0
 8008430:	d009      	beq.n	8008446 <xEventGroupClearBits+0x46>
 8008432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008436:	f383 8811 	msr	BASEPRI, r3
 800843a:	f3bf 8f6f 	isb	sy
 800843e:	f3bf 8f4f 	dsb	sy
 8008442:	60bb      	str	r3, [r7, #8]
 8008444:	e7fe      	b.n	8008444 <xEventGroupClearBits+0x44>

	taskENTER_CRITICAL();
 8008446:	f000 fa83 	bl	8008950 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	43db      	mvns	r3, r3
 8008458:	401a      	ands	r2, r3
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800845e:	f000 faa5 	bl	80089ac <vPortExitCritical>

	return uxReturn;
 8008462:	693b      	ldr	r3, [r7, #16]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3718      	adds	r7, #24
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b08e      	sub	sp, #56	; 0x38
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8008476:	2300      	movs	r3, #0
 8008478:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800847e:	2300      	movs	r3, #0
 8008480:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d109      	bne.n	800849c <xEventGroupSetBits+0x30>
 8008488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	613b      	str	r3, [r7, #16]
 800849a:	e7fe      	b.n	800849a <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d009      	beq.n	80084ba <xEventGroupSetBits+0x4e>
 80084a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084aa:	f383 8811 	msr	BASEPRI, r3
 80084ae:	f3bf 8f6f 	isb	sy
 80084b2:	f3bf 8f4f 	dsb	sy
 80084b6:	60fb      	str	r3, [r7, #12]
 80084b8:	e7fe      	b.n	80084b8 <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80084ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084bc:	3304      	adds	r3, #4
 80084be:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c2:	3308      	adds	r3, #8
 80084c4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80084c6:	f001 fe47 	bl	800a158 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80084ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80084d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	431a      	orrs	r2, r3
 80084d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084da:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80084dc:	e03c      	b.n	8008558 <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 80084de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80084e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80084ea:	2300      	movs	r3, #0
 80084ec:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80084f4:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80084f6:	69bb      	ldr	r3, [r7, #24]
 80084f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80084fc:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d108      	bne.n	800851a <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8008508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	4013      	ands	r3, r2
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00b      	beq.n	800852c <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8008514:	2301      	movs	r3, #1
 8008516:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008518:	e008      	b.n	800852c <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800851a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	401a      	ands	r2, r3
 8008522:	69bb      	ldr	r3, [r7, #24]
 8008524:	429a      	cmp	r2, r3
 8008526:	d101      	bne.n	800852c <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8008528:	2301      	movs	r3, #1
 800852a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800852c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800852e:	2b00      	cmp	r3, #0
 8008530:	d010      	beq.n	8008554 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d003      	beq.n	8008544 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800853c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800853e:	69bb      	ldr	r3, [r7, #24]
 8008540:	4313      	orrs	r3, r2
 8008542:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8008544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800854c:	4619      	mov	r1, r3
 800854e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008550:	f002 f8bc 	bl	800a6cc <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8008558:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800855a:	6a3b      	ldr	r3, [r7, #32]
 800855c:	429a      	cmp	r2, r3
 800855e:	d1be      	bne.n	80084de <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008566:	43db      	mvns	r3, r3
 8008568:	401a      	ands	r2, r3
 800856a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800856c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800856e:	f001 fe01 	bl	800a174 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8008572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008574:	681b      	ldr	r3, [r3, #0]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3738      	adds	r7, #56	; 0x38
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}

0800857e <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800857e:	b580      	push	{r7, lr}
 8008580:	b082      	sub	sp, #8
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
 8008586:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 8008588:	6839      	ldr	r1, [r7, #0]
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7ff ff6e 	bl	800846c <xEventGroupSetBits>
}
 8008590:	bf00      	nop
 8008592:	3708      	adds	r7, #8
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8008598:	b480      	push	{r7}
 800859a:	b087      	sub	sp, #28
 800859c:	af00      	add	r7, sp, #0
 800859e:	60f8      	str	r0, [r7, #12]
 80085a0:	60b9      	str	r1, [r7, #8]
 80085a2:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80085a4:	2300      	movs	r3, #0
 80085a6:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d107      	bne.n	80085be <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	4013      	ands	r3, r2
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d00a      	beq.n	80085ce <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80085b8:	2301      	movs	r3, #1
 80085ba:	617b      	str	r3, [r7, #20]
 80085bc:	e007      	b.n	80085ce <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	401a      	ands	r2, r3
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d101      	bne.n	80085ce <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80085ca:	2301      	movs	r3, #1
 80085cc:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80085ce:	697b      	ldr	r3, [r7, #20]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	371c      	adds	r7, #28
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr

080085dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80085dc:	b480      	push	{r7}
 80085de:	b083      	sub	sp, #12
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f103 0208 	add.w	r2, r3, #8
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f04f 32ff 	mov.w	r2, #4294967295
 80085f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f103 0208 	add.w	r2, r3, #8
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f103 0208 	add.w	r2, r3, #8
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008610:	bf00      	nop
 8008612:	370c      	adds	r7, #12
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800862a:	bf00      	nop
 800862c:	370c      	adds	r7, #12
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr

08008636 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008636:	b480      	push	{r7}
 8008638:	b085      	sub	sp, #20
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
 800863e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	68fa      	ldr	r2, [r7, #12]
 800864a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	689a      	ldr	r2, [r3, #8]
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	683a      	ldr	r2, [r7, #0]
 800865a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	683a      	ldr	r2, [r7, #0]
 8008660:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	1c5a      	adds	r2, r3, #1
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	601a      	str	r2, [r3, #0]
}
 8008672:	bf00      	nop
 8008674:	3714      	adds	r7, #20
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr

0800867e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800867e:	b480      	push	{r7}
 8008680:	b085      	sub	sp, #20
 8008682:	af00      	add	r7, sp, #0
 8008684:	6078      	str	r0, [r7, #4]
 8008686:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008694:	d103      	bne.n	800869e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	60fb      	str	r3, [r7, #12]
 800869c:	e00c      	b.n	80086b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	3308      	adds	r3, #8
 80086a2:	60fb      	str	r3, [r7, #12]
 80086a4:	e002      	b.n	80086ac <vListInsert+0x2e>
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d9f6      	bls.n	80086a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	685a      	ldr	r2, [r3, #4]
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	68fa      	ldr	r2, [r7, #12]
 80086cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	683a      	ldr	r2, [r7, #0]
 80086d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	1c5a      	adds	r2, r3, #1
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	601a      	str	r2, [r3, #0]
}
 80086e4:	bf00      	nop
 80086e6:	3714      	adds	r7, #20
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	6892      	ldr	r2, [r2, #8]
 8008706:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	6852      	ldr	r2, [r2, #4]
 8008710:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	429a      	cmp	r2, r3
 800871a:	d103      	bne.n	8008724 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	689a      	ldr	r2, [r3, #8]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	1e5a      	subs	r2, r3, #1
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
}
 8008738:	4618      	mov	r0, r3
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	3b04      	subs	r3, #4
 8008754:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800875c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	3b04      	subs	r3, #4
 8008762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	f023 0201 	bic.w	r2, r3, #1
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	3b04      	subs	r3, #4
 8008772:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008774:	4a0c      	ldr	r2, [pc, #48]	; (80087a8 <pxPortInitialiseStack+0x64>)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	3b14      	subs	r3, #20
 800877e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	3b04      	subs	r3, #4
 800878a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f06f 0202 	mvn.w	r2, #2
 8008792:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	3b20      	subs	r3, #32
 8008798:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800879a:	68fb      	ldr	r3, [r7, #12]
}
 800879c:	4618      	mov	r0, r3
 800879e:	3714      	adds	r7, #20
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr
 80087a8:	080087ad 	.word	0x080087ad

080087ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80087b2:	4b0c      	ldr	r3, [pc, #48]	; (80087e4 <prvTaskExitError+0x38>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ba:	d009      	beq.n	80087d0 <prvTaskExitError+0x24>
 80087bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c0:	f383 8811 	msr	BASEPRI, r3
 80087c4:	f3bf 8f6f 	isb	sy
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	607b      	str	r3, [r7, #4]
 80087ce:	e7fe      	b.n	80087ce <prvTaskExitError+0x22>
 80087d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d4:	f383 8811 	msr	BASEPRI, r3
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80087e2:	e7fe      	b.n	80087e2 <prvTaskExitError+0x36>
 80087e4:	20000000 	.word	0x20000000
	...

080087f0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80087f0:	4b07      	ldr	r3, [pc, #28]	; (8008810 <pxCurrentTCBConst2>)
 80087f2:	6819      	ldr	r1, [r3, #0]
 80087f4:	6808      	ldr	r0, [r1, #0]
 80087f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087fa:	f380 8809 	msr	PSP, r0
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f04f 0000 	mov.w	r0, #0
 8008806:	f380 8811 	msr	BASEPRI, r0
 800880a:	4770      	bx	lr
 800880c:	f3af 8000 	nop.w

08008810 <pxCurrentTCBConst2>:
 8008810:	20018784 	.word	0x20018784
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008814:	bf00      	nop
 8008816:	bf00      	nop

08008818 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008818:	4806      	ldr	r0, [pc, #24]	; (8008834 <prvPortStartFirstTask+0x1c>)
 800881a:	6800      	ldr	r0, [r0, #0]
 800881c:	6800      	ldr	r0, [r0, #0]
 800881e:	f380 8808 	msr	MSP, r0
 8008822:	b662      	cpsie	i
 8008824:	b661      	cpsie	f
 8008826:	f3bf 8f4f 	dsb	sy
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	df00      	svc	0
 8008830:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008832:	bf00      	nop
 8008834:	e000ed08 	.word	0xe000ed08

08008838 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b086      	sub	sp, #24
 800883c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800883e:	4b3b      	ldr	r3, [pc, #236]	; (800892c <xPortStartScheduler+0xf4>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a3b      	ldr	r2, [pc, #236]	; (8008930 <xPortStartScheduler+0xf8>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d109      	bne.n	800885c <xPortStartScheduler+0x24>
 8008848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800884c:	f383 8811 	msr	BASEPRI, r3
 8008850:	f3bf 8f6f 	isb	sy
 8008854:	f3bf 8f4f 	dsb	sy
 8008858:	613b      	str	r3, [r7, #16]
 800885a:	e7fe      	b.n	800885a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800885c:	4b33      	ldr	r3, [pc, #204]	; (800892c <xPortStartScheduler+0xf4>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a34      	ldr	r2, [pc, #208]	; (8008934 <xPortStartScheduler+0xfc>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d109      	bne.n	800887a <xPortStartScheduler+0x42>
 8008866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	60fb      	str	r3, [r7, #12]
 8008878:	e7fe      	b.n	8008878 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800887a:	4b2f      	ldr	r3, [pc, #188]	; (8008938 <xPortStartScheduler+0x100>)
 800887c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	b2db      	uxtb	r3, r3
 8008884:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	22ff      	movs	r2, #255	; 0xff
 800888a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	b2db      	uxtb	r3, r3
 8008892:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008894:	79fb      	ldrb	r3, [r7, #7]
 8008896:	b2db      	uxtb	r3, r3
 8008898:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800889c:	b2da      	uxtb	r2, r3
 800889e:	4b27      	ldr	r3, [pc, #156]	; (800893c <xPortStartScheduler+0x104>)
 80088a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088a2:	4b27      	ldr	r3, [pc, #156]	; (8008940 <xPortStartScheduler+0x108>)
 80088a4:	2207      	movs	r2, #7
 80088a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088a8:	e009      	b.n	80088be <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80088aa:	4b25      	ldr	r3, [pc, #148]	; (8008940 <xPortStartScheduler+0x108>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	3b01      	subs	r3, #1
 80088b0:	4a23      	ldr	r2, [pc, #140]	; (8008940 <xPortStartScheduler+0x108>)
 80088b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80088b4:	79fb      	ldrb	r3, [r7, #7]
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	005b      	lsls	r3, r3, #1
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088be:	79fb      	ldrb	r3, [r7, #7]
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088c6:	2b80      	cmp	r3, #128	; 0x80
 80088c8:	d0ef      	beq.n	80088aa <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80088ca:	4b1d      	ldr	r3, [pc, #116]	; (8008940 <xPortStartScheduler+0x108>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	021b      	lsls	r3, r3, #8
 80088d0:	4a1b      	ldr	r2, [pc, #108]	; (8008940 <xPortStartScheduler+0x108>)
 80088d2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80088d4:	4b1a      	ldr	r3, [pc, #104]	; (8008940 <xPortStartScheduler+0x108>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80088dc:	4a18      	ldr	r2, [pc, #96]	; (8008940 <xPortStartScheduler+0x108>)
 80088de:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	b2da      	uxtb	r2, r3
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80088e8:	4a16      	ldr	r2, [pc, #88]	; (8008944 <xPortStartScheduler+0x10c>)
 80088ea:	4b16      	ldr	r3, [pc, #88]	; (8008944 <xPortStartScheduler+0x10c>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80088f2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80088f4:	4a13      	ldr	r2, [pc, #76]	; (8008944 <xPortStartScheduler+0x10c>)
 80088f6:	4b13      	ldr	r3, [pc, #76]	; (8008944 <xPortStartScheduler+0x10c>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80088fe:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008900:	f000 f8d2 	bl	8008aa8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008904:	4b10      	ldr	r3, [pc, #64]	; (8008948 <xPortStartScheduler+0x110>)
 8008906:	2200      	movs	r2, #0
 8008908:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800890a:	f000 f8e9 	bl	8008ae0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800890e:	4a0f      	ldr	r2, [pc, #60]	; (800894c <xPortStartScheduler+0x114>)
 8008910:	4b0e      	ldr	r3, [pc, #56]	; (800894c <xPortStartScheduler+0x114>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008918:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800891a:	f7ff ff7d 	bl	8008818 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800891e:	f7ff ff45 	bl	80087ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3718      	adds	r7, #24
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}
 800892c:	e000ed00 	.word	0xe000ed00
 8008930:	410fc271 	.word	0x410fc271
 8008934:	410fc270 	.word	0x410fc270
 8008938:	e000e400 	.word	0xe000e400
 800893c:	200000c4 	.word	0x200000c4
 8008940:	200000c8 	.word	0x200000c8
 8008944:	e000ed20 	.word	0xe000ed20
 8008948:	20000000 	.word	0x20000000
 800894c:	e000ef34 	.word	0xe000ef34

08008950 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
 8008956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800895a:	f383 8811 	msr	BASEPRI, r3
 800895e:	f3bf 8f6f 	isb	sy
 8008962:	f3bf 8f4f 	dsb	sy
 8008966:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008968:	4b0e      	ldr	r3, [pc, #56]	; (80089a4 <vPortEnterCritical+0x54>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	3301      	adds	r3, #1
 800896e:	4a0d      	ldr	r2, [pc, #52]	; (80089a4 <vPortEnterCritical+0x54>)
 8008970:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008972:	4b0c      	ldr	r3, [pc, #48]	; (80089a4 <vPortEnterCritical+0x54>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	2b01      	cmp	r3, #1
 8008978:	d10e      	bne.n	8008998 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800897a:	4b0b      	ldr	r3, [pc, #44]	; (80089a8 <vPortEnterCritical+0x58>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	b2db      	uxtb	r3, r3
 8008980:	2b00      	cmp	r3, #0
 8008982:	d009      	beq.n	8008998 <vPortEnterCritical+0x48>
 8008984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008988:	f383 8811 	msr	BASEPRI, r3
 800898c:	f3bf 8f6f 	isb	sy
 8008990:	f3bf 8f4f 	dsb	sy
 8008994:	603b      	str	r3, [r7, #0]
 8008996:	e7fe      	b.n	8008996 <vPortEnterCritical+0x46>
	}
}
 8008998:	bf00      	nop
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr
 80089a4:	20000000 	.word	0x20000000
 80089a8:	e000ed04 	.word	0xe000ed04

080089ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80089b2:	4b11      	ldr	r3, [pc, #68]	; (80089f8 <vPortExitCritical+0x4c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d109      	bne.n	80089ce <vPortExitCritical+0x22>
 80089ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089be:	f383 8811 	msr	BASEPRI, r3
 80089c2:	f3bf 8f6f 	isb	sy
 80089c6:	f3bf 8f4f 	dsb	sy
 80089ca:	607b      	str	r3, [r7, #4]
 80089cc:	e7fe      	b.n	80089cc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80089ce:	4b0a      	ldr	r3, [pc, #40]	; (80089f8 <vPortExitCritical+0x4c>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	3b01      	subs	r3, #1
 80089d4:	4a08      	ldr	r2, [pc, #32]	; (80089f8 <vPortExitCritical+0x4c>)
 80089d6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80089d8:	4b07      	ldr	r3, [pc, #28]	; (80089f8 <vPortExitCritical+0x4c>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d104      	bne.n	80089ea <vPortExitCritical+0x3e>
 80089e0:	2300      	movs	r3, #0
 80089e2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80089ea:	bf00      	nop
 80089ec:	370c      	adds	r7, #12
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	20000000 	.word	0x20000000
 80089fc:	00000000 	.word	0x00000000

08008a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008a00:	f3ef 8009 	mrs	r0, PSP
 8008a04:	f3bf 8f6f 	isb	sy
 8008a08:	4b15      	ldr	r3, [pc, #84]	; (8008a60 <pxCurrentTCBConst>)
 8008a0a:	681a      	ldr	r2, [r3, #0]
 8008a0c:	f01e 0f10 	tst.w	lr, #16
 8008a10:	bf08      	it	eq
 8008a12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a1a:	6010      	str	r0, [r2, #0]
 8008a1c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8008a20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008a24:	f380 8811 	msr	BASEPRI, r0
 8008a28:	f3bf 8f4f 	dsb	sy
 8008a2c:	f3bf 8f6f 	isb	sy
 8008a30:	f001 fd08 	bl	800a444 <vTaskSwitchContext>
 8008a34:	f04f 0000 	mov.w	r0, #0
 8008a38:	f380 8811 	msr	BASEPRI, r0
 8008a3c:	bc08      	pop	{r3}
 8008a3e:	6819      	ldr	r1, [r3, #0]
 8008a40:	6808      	ldr	r0, [r1, #0]
 8008a42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a46:	f01e 0f10 	tst.w	lr, #16
 8008a4a:	bf08      	it	eq
 8008a4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008a50:	f380 8809 	msr	PSP, r0
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	4770      	bx	lr
 8008a5a:	bf00      	nop
 8008a5c:	f3af 8000 	nop.w

08008a60 <pxCurrentTCBConst>:
 8008a60:	20018784 	.word	0x20018784
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a64:	bf00      	nop
 8008a66:	bf00      	nop

08008a68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a72:	f383 8811 	msr	BASEPRI, r3
 8008a76:	f3bf 8f6f 	isb	sy
 8008a7a:	f3bf 8f4f 	dsb	sy
 8008a7e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a80:	f001 fc24 	bl	800a2cc <xTaskIncrementTick>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d003      	beq.n	8008a92 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a8a:	4b06      	ldr	r3, [pc, #24]	; (8008aa4 <xPortSysTickHandler+0x3c>)
 8008a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a90:	601a      	str	r2, [r3, #0]
 8008a92:	2300      	movs	r3, #0
 8008a94:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a9c:	bf00      	nop
 8008a9e:	3708      	adds	r7, #8
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	e000ed04 	.word	0xe000ed04

08008aa8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008aac:	4a08      	ldr	r2, [pc, #32]	; (8008ad0 <vPortSetupTimerInterrupt+0x28>)
 8008aae:	4b09      	ldr	r3, [pc, #36]	; (8008ad4 <vPortSetupTimerInterrupt+0x2c>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4909      	ldr	r1, [pc, #36]	; (8008ad8 <vPortSetupTimerInterrupt+0x30>)
 8008ab4:	fba1 1303 	umull	r1, r3, r1, r3
 8008ab8:	099b      	lsrs	r3, r3, #6
 8008aba:	3b01      	subs	r3, #1
 8008abc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008abe:	4b07      	ldr	r3, [pc, #28]	; (8008adc <vPortSetupTimerInterrupt+0x34>)
 8008ac0:	2207      	movs	r2, #7
 8008ac2:	601a      	str	r2, [r3, #0]
}
 8008ac4:	bf00      	nop
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	e000e014 	.word	0xe000e014
 8008ad4:	20000038 	.word	0x20000038
 8008ad8:	10624dd3 	.word	0x10624dd3
 8008adc:	e000e010 	.word	0xe000e010

08008ae0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ae0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008af0 <vPortEnableVFP+0x10>
 8008ae4:	6801      	ldr	r1, [r0, #0]
 8008ae6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008aea:	6001      	str	r1, [r0, #0]
 8008aec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008aee:	bf00      	nop
 8008af0:	e000ed88 	.word	0xe000ed88

08008af4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008af4:	b480      	push	{r7}
 8008af6:	b085      	sub	sp, #20
 8008af8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8008afa:	f3ef 8305 	mrs	r3, IPSR
 8008afe:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2b0f      	cmp	r3, #15
 8008b04:	d913      	bls.n	8008b2e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008b06:	4a16      	ldr	r2, [pc, #88]	; (8008b60 <vPortValidateInterruptPriority+0x6c>)
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008b10:	4b14      	ldr	r3, [pc, #80]	; (8008b64 <vPortValidateInterruptPriority+0x70>)
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	7afa      	ldrb	r2, [r7, #11]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d209      	bcs.n	8008b2e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8008b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1e:	f383 8811 	msr	BASEPRI, r3
 8008b22:	f3bf 8f6f 	isb	sy
 8008b26:	f3bf 8f4f 	dsb	sy
 8008b2a:	607b      	str	r3, [r7, #4]
 8008b2c:	e7fe      	b.n	8008b2c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b2e:	4b0e      	ldr	r3, [pc, #56]	; (8008b68 <vPortValidateInterruptPriority+0x74>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008b36:	4b0d      	ldr	r3, [pc, #52]	; (8008b6c <vPortValidateInterruptPriority+0x78>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d909      	bls.n	8008b52 <vPortValidateInterruptPriority+0x5e>
 8008b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b42:	f383 8811 	msr	BASEPRI, r3
 8008b46:	f3bf 8f6f 	isb	sy
 8008b4a:	f3bf 8f4f 	dsb	sy
 8008b4e:	603b      	str	r3, [r7, #0]
 8008b50:	e7fe      	b.n	8008b50 <vPortValidateInterruptPriority+0x5c>
	}
 8008b52:	bf00      	nop
 8008b54:	3714      	adds	r7, #20
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr
 8008b5e:	bf00      	nop
 8008b60:	e000e3f0 	.word	0xe000e3f0
 8008b64:	200000c4 	.word	0x200000c4
 8008b68:	e000ed0c 	.word	0xe000ed0c
 8008b6c:	200000c8 	.word	0x200000c8

08008b70 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b08a      	sub	sp, #40	; 0x28
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b7c:	f001 faec 	bl	800a158 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b80:	4b57      	ldr	r3, [pc, #348]	; (8008ce0 <pvPortMalloc+0x170>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d101      	bne.n	8008b8c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b88:	f000 f90c 	bl	8008da4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b8c:	4b55      	ldr	r3, [pc, #340]	; (8008ce4 <pvPortMalloc+0x174>)
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4013      	ands	r3, r2
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f040 808c 	bne.w	8008cb2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01c      	beq.n	8008bda <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008ba0:	2208      	movs	r2, #8
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f003 0307 	and.w	r3, r3, #7
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d013      	beq.n	8008bda <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f023 0307 	bic.w	r3, r3, #7
 8008bb8:	3308      	adds	r3, #8
 8008bba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f003 0307 	and.w	r3, r3, #7
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d009      	beq.n	8008bda <pvPortMalloc+0x6a>
 8008bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bca:	f383 8811 	msr	BASEPRI, r3
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f3bf 8f4f 	dsb	sy
 8008bd6:	617b      	str	r3, [r7, #20]
 8008bd8:	e7fe      	b.n	8008bd8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d068      	beq.n	8008cb2 <pvPortMalloc+0x142>
 8008be0:	4b41      	ldr	r3, [pc, #260]	; (8008ce8 <pvPortMalloc+0x178>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	429a      	cmp	r2, r3
 8008be8:	d863      	bhi.n	8008cb2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008bea:	4b40      	ldr	r3, [pc, #256]	; (8008cec <pvPortMalloc+0x17c>)
 8008bec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008bee:	4b3f      	ldr	r3, [pc, #252]	; (8008cec <pvPortMalloc+0x17c>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bf4:	e004      	b.n	8008c00 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c02:	685a      	ldr	r2, [r3, #4]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d203      	bcs.n	8008c12 <pvPortMalloc+0xa2>
 8008c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d1f1      	bne.n	8008bf6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c12:	4b33      	ldr	r3, [pc, #204]	; (8008ce0 <pvPortMalloc+0x170>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d04a      	beq.n	8008cb2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c1c:	6a3b      	ldr	r3, [r7, #32]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	2208      	movs	r2, #8
 8008c22:	4413      	add	r3, r2
 8008c24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	6a3b      	ldr	r3, [r7, #32]
 8008c2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c30:	685a      	ldr	r2, [r3, #4]
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	1ad2      	subs	r2, r2, r3
 8008c36:	2308      	movs	r3, #8
 8008c38:	005b      	lsls	r3, r3, #1
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d91e      	bls.n	8008c7c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008c3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	4413      	add	r3, r2
 8008c44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	f003 0307 	and.w	r3, r3, #7
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d009      	beq.n	8008c64 <pvPortMalloc+0xf4>
 8008c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c54:	f383 8811 	msr	BASEPRI, r3
 8008c58:	f3bf 8f6f 	isb	sy
 8008c5c:	f3bf 8f4f 	dsb	sy
 8008c60:	613b      	str	r3, [r7, #16]
 8008c62:	e7fe      	b.n	8008c62 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	1ad2      	subs	r2, r2, r3
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c76:	69b8      	ldr	r0, [r7, #24]
 8008c78:	f000 f8f8 	bl	8008e6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c7c:	4b1a      	ldr	r3, [pc, #104]	; (8008ce8 <pvPortMalloc+0x178>)
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	1ad3      	subs	r3, r2, r3
 8008c86:	4a18      	ldr	r2, [pc, #96]	; (8008ce8 <pvPortMalloc+0x178>)
 8008c88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c8a:	4b17      	ldr	r3, [pc, #92]	; (8008ce8 <pvPortMalloc+0x178>)
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	4b18      	ldr	r3, [pc, #96]	; (8008cf0 <pvPortMalloc+0x180>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d203      	bcs.n	8008c9e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c96:	4b14      	ldr	r3, [pc, #80]	; (8008ce8 <pvPortMalloc+0x178>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a15      	ldr	r2, [pc, #84]	; (8008cf0 <pvPortMalloc+0x180>)
 8008c9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	4b10      	ldr	r3, [pc, #64]	; (8008ce4 <pvPortMalloc+0x174>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	431a      	orrs	r2, r3
 8008ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008caa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cae:	2200      	movs	r2, #0
 8008cb0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008cb2:	f001 fa5f 	bl	800a174 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	f003 0307 	and.w	r3, r3, #7
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d009      	beq.n	8008cd4 <pvPortMalloc+0x164>
 8008cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	60fb      	str	r3, [r7, #12]
 8008cd2:	e7fe      	b.n	8008cd2 <pvPortMalloc+0x162>
	return pvReturn;
 8008cd4:	69fb      	ldr	r3, [r7, #28]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3728      	adds	r7, #40	; 0x28
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	20018774 	.word	0x20018774
 8008ce4:	20018780 	.word	0x20018780
 8008ce8:	20018778 	.word	0x20018778
 8008cec:	2001876c 	.word	0x2001876c
 8008cf0:	2001877c 	.word	0x2001877c

08008cf4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d046      	beq.n	8008d94 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d06:	2308      	movs	r3, #8
 8008d08:	425b      	negs	r3, r3
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	685a      	ldr	r2, [r3, #4]
 8008d18:	4b20      	ldr	r3, [pc, #128]	; (8008d9c <vPortFree+0xa8>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d109      	bne.n	8008d36 <vPortFree+0x42>
 8008d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d26:	f383 8811 	msr	BASEPRI, r3
 8008d2a:	f3bf 8f6f 	isb	sy
 8008d2e:	f3bf 8f4f 	dsb	sy
 8008d32:	60fb      	str	r3, [r7, #12]
 8008d34:	e7fe      	b.n	8008d34 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d009      	beq.n	8008d52 <vPortFree+0x5e>
 8008d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d42:	f383 8811 	msr	BASEPRI, r3
 8008d46:	f3bf 8f6f 	isb	sy
 8008d4a:	f3bf 8f4f 	dsb	sy
 8008d4e:	60bb      	str	r3, [r7, #8]
 8008d50:	e7fe      	b.n	8008d50 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	685a      	ldr	r2, [r3, #4]
 8008d56:	4b11      	ldr	r3, [pc, #68]	; (8008d9c <vPortFree+0xa8>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4013      	ands	r3, r2
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d019      	beq.n	8008d94 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d115      	bne.n	8008d94 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	685a      	ldr	r2, [r3, #4]
 8008d6c:	4b0b      	ldr	r3, [pc, #44]	; (8008d9c <vPortFree+0xa8>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	43db      	mvns	r3, r3
 8008d72:	401a      	ands	r2, r3
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d78:	f001 f9ee 	bl	800a158 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	685a      	ldr	r2, [r3, #4]
 8008d80:	4b07      	ldr	r3, [pc, #28]	; (8008da0 <vPortFree+0xac>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4413      	add	r3, r2
 8008d86:	4a06      	ldr	r2, [pc, #24]	; (8008da0 <vPortFree+0xac>)
 8008d88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d8a:	6938      	ldr	r0, [r7, #16]
 8008d8c:	f000 f86e 	bl	8008e6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008d90:	f001 f9f0 	bl	800a174 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d94:	bf00      	nop
 8008d96:	3718      	adds	r7, #24
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}
 8008d9c:	20018780 	.word	0x20018780
 8008da0:	20018778 	.word	0x20018778

08008da4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008daa:	4b29      	ldr	r3, [pc, #164]	; (8008e50 <prvHeapInit+0xac>)
 8008dac:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008dae:	4b29      	ldr	r3, [pc, #164]	; (8008e54 <prvHeapInit+0xb0>)
 8008db0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f003 0307 	and.w	r3, r3, #7
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00c      	beq.n	8008dd6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	3307      	adds	r3, #7
 8008dc0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f023 0307 	bic.w	r3, r3, #7
 8008dc8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008dca:	68ba      	ldr	r2, [r7, #8]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	4a20      	ldr	r2, [pc, #128]	; (8008e54 <prvHeapInit+0xb0>)
 8008dd2:	4413      	add	r3, r2
 8008dd4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008dda:	4a1f      	ldr	r2, [pc, #124]	; (8008e58 <prvHeapInit+0xb4>)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008de0:	4b1d      	ldr	r3, [pc, #116]	; (8008e58 <prvHeapInit+0xb4>)
 8008de2:	2200      	movs	r2, #0
 8008de4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008de6:	687a      	ldr	r2, [r7, #4]
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	4413      	add	r3, r2
 8008dec:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008dee:	2208      	movs	r2, #8
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	1a9b      	subs	r3, r3, r2
 8008df4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f023 0307 	bic.w	r3, r3, #7
 8008dfc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	4a16      	ldr	r2, [pc, #88]	; (8008e5c <prvHeapInit+0xb8>)
 8008e02:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e04:	4b15      	ldr	r3, [pc, #84]	; (8008e5c <prvHeapInit+0xb8>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e0c:	4b13      	ldr	r3, [pc, #76]	; (8008e5c <prvHeapInit+0xb8>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2200      	movs	r2, #0
 8008e12:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	68fa      	ldr	r2, [r7, #12]
 8008e1c:	1ad2      	subs	r2, r2, r3
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008e22:	4b0e      	ldr	r3, [pc, #56]	; (8008e5c <prvHeapInit+0xb8>)
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	4a0c      	ldr	r2, [pc, #48]	; (8008e60 <prvHeapInit+0xbc>)
 8008e30:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	4a0b      	ldr	r2, [pc, #44]	; (8008e64 <prvHeapInit+0xc0>)
 8008e38:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e3a:	4b0b      	ldr	r3, [pc, #44]	; (8008e68 <prvHeapInit+0xc4>)
 8008e3c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008e40:	601a      	str	r2, [r3, #0]
}
 8008e42:	bf00      	nop
 8008e44:	3714      	adds	r7, #20
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	000186a0 	.word	0x000186a0
 8008e54:	200000cc 	.word	0x200000cc
 8008e58:	2001876c 	.word	0x2001876c
 8008e5c:	20018774 	.word	0x20018774
 8008e60:	2001877c 	.word	0x2001877c
 8008e64:	20018778 	.word	0x20018778
 8008e68:	20018780 	.word	0x20018780

08008e6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b085      	sub	sp, #20
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e74:	4b28      	ldr	r3, [pc, #160]	; (8008f18 <prvInsertBlockIntoFreeList+0xac>)
 8008e76:	60fb      	str	r3, [r7, #12]
 8008e78:	e002      	b.n	8008e80 <prvInsertBlockIntoFreeList+0x14>
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	60fb      	str	r3, [r7, #12]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d3f7      	bcc.n	8008e7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	441a      	add	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d108      	bne.n	8008eae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	685a      	ldr	r2, [r3, #4]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	441a      	add	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	68ba      	ldr	r2, [r7, #8]
 8008eb8:	441a      	add	r2, r3
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d118      	bne.n	8008ef4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	4b15      	ldr	r3, [pc, #84]	; (8008f1c <prvInsertBlockIntoFreeList+0xb0>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d00d      	beq.n	8008eea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	685a      	ldr	r2, [r3, #4]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	441a      	add	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	601a      	str	r2, [r3, #0]
 8008ee8:	e008      	b.n	8008efc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008eea:	4b0c      	ldr	r3, [pc, #48]	; (8008f1c <prvInsertBlockIntoFreeList+0xb0>)
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	601a      	str	r2, [r3, #0]
 8008ef2:	e003      	b.n	8008efc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d002      	beq.n	8008f0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f0a:	bf00      	nop
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr
 8008f16:	bf00      	nop
 8008f18:	2001876c 	.word	0x2001876c
 8008f1c:	20018774 	.word	0x20018774

08008f20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d109      	bne.n	8008f48 <xQueueGenericReset+0x28>
 8008f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f38:	f383 8811 	msr	BASEPRI, r3
 8008f3c:	f3bf 8f6f 	isb	sy
 8008f40:	f3bf 8f4f 	dsb	sy
 8008f44:	60bb      	str	r3, [r7, #8]
 8008f46:	e7fe      	b.n	8008f46 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8008f48:	f7ff fd02 	bl	8008950 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681a      	ldr	r2, [r3, #0]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f54:	68f9      	ldr	r1, [r7, #12]
 8008f56:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008f58:	fb01 f303 	mul.w	r3, r1, r3
 8008f5c:	441a      	add	r2, r3
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	68f9      	ldr	r1, [r7, #12]
 8008f7c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008f7e:	fb01 f303 	mul.w	r3, r1, r3
 8008f82:	441a      	add	r2, r3
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	22ff      	movs	r2, #255	; 0xff
 8008f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	22ff      	movs	r2, #255	; 0xff
 8008f94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d114      	bne.n	8008fc8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d01a      	beq.n	8008fdc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	3310      	adds	r3, #16
 8008faa:	4618      	mov	r0, r3
 8008fac:	f001 fb2c 	bl	800a608 <xTaskRemoveFromEventList>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d012      	beq.n	8008fdc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008fb6:	4b0d      	ldr	r3, [pc, #52]	; (8008fec <xQueueGenericReset+0xcc>)
 8008fb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fbc:	601a      	str	r2, [r3, #0]
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	f3bf 8f6f 	isb	sy
 8008fc6:	e009      	b.n	8008fdc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	3310      	adds	r3, #16
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f7ff fb05 	bl	80085dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	3324      	adds	r3, #36	; 0x24
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f7ff fb00 	bl	80085dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008fdc:	f7ff fce6 	bl	80089ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008fe0:	2301      	movs	r3, #1
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3710      	adds	r7, #16
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}
 8008fea:	bf00      	nop
 8008fec:	e000ed04 	.word	0xe000ed04

08008ff0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b08a      	sub	sp, #40	; 0x28
 8008ff4:	af02      	add	r7, sp, #8
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d109      	bne.n	8009018 <xQueueGenericCreate+0x28>
 8009004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009008:	f383 8811 	msr	BASEPRI, r3
 800900c:	f3bf 8f6f 	isb	sy
 8009010:	f3bf 8f4f 	dsb	sy
 8009014:	613b      	str	r3, [r7, #16]
 8009016:	e7fe      	b.n	8009016 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d102      	bne.n	8009024 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800901e:	2300      	movs	r3, #0
 8009020:	61fb      	str	r3, [r7, #28]
 8009022:	e004      	b.n	800902e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	fb02 f303 	mul.w	r3, r2, r3
 800902c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800902e:	69fb      	ldr	r3, [r7, #28]
 8009030:	3348      	adds	r3, #72	; 0x48
 8009032:	4618      	mov	r0, r3
 8009034:	f7ff fd9c 	bl	8008b70 <pvPortMalloc>
 8009038:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800903a:	69bb      	ldr	r3, [r7, #24]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00b      	beq.n	8009058 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	3348      	adds	r3, #72	; 0x48
 8009044:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009046:	79fa      	ldrb	r2, [r7, #7]
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	9300      	str	r3, [sp, #0]
 800904c:	4613      	mov	r3, r2
 800904e:	697a      	ldr	r2, [r7, #20]
 8009050:	68b9      	ldr	r1, [r7, #8]
 8009052:	68f8      	ldr	r0, [r7, #12]
 8009054:	f000 f805 	bl	8009062 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8009058:	69bb      	ldr	r3, [r7, #24]
	}
 800905a:	4618      	mov	r0, r3
 800905c:	3720      	adds	r7, #32
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b084      	sub	sp, #16
 8009066:	af00      	add	r7, sp, #0
 8009068:	60f8      	str	r0, [r7, #12]
 800906a:	60b9      	str	r1, [r7, #8]
 800906c:	607a      	str	r2, [r7, #4]
 800906e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d103      	bne.n	800907e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	69ba      	ldr	r2, [r7, #24]
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	e002      	b.n	8009084 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	687a      	ldr	r2, [r7, #4]
 8009082:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009084:	69bb      	ldr	r3, [r7, #24]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800908a:	69bb      	ldr	r3, [r7, #24]
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009090:	2101      	movs	r1, #1
 8009092:	69b8      	ldr	r0, [r7, #24]
 8009094:	f7ff ff44 	bl	8008f20 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009098:	bf00      	nop
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b08e      	sub	sp, #56	; 0x38
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	607a      	str	r2, [r7, #4]
 80090ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80090ae:	2300      	movs	r3, #0
 80090b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80090b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d109      	bne.n	80090d0 <xQueueGenericSend+0x30>
 80090bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c0:	f383 8811 	msr	BASEPRI, r3
 80090c4:	f3bf 8f6f 	isb	sy
 80090c8:	f3bf 8f4f 	dsb	sy
 80090cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80090ce:	e7fe      	b.n	80090ce <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d103      	bne.n	80090de <xQueueGenericSend+0x3e>
 80090d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d101      	bne.n	80090e2 <xQueueGenericSend+0x42>
 80090de:	2301      	movs	r3, #1
 80090e0:	e000      	b.n	80090e4 <xQueueGenericSend+0x44>
 80090e2:	2300      	movs	r3, #0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d109      	bne.n	80090fc <xQueueGenericSend+0x5c>
 80090e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ec:	f383 8811 	msr	BASEPRI, r3
 80090f0:	f3bf 8f6f 	isb	sy
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	627b      	str	r3, [r7, #36]	; 0x24
 80090fa:	e7fe      	b.n	80090fa <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	2b02      	cmp	r3, #2
 8009100:	d103      	bne.n	800910a <xQueueGenericSend+0x6a>
 8009102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009106:	2b01      	cmp	r3, #1
 8009108:	d101      	bne.n	800910e <xQueueGenericSend+0x6e>
 800910a:	2301      	movs	r3, #1
 800910c:	e000      	b.n	8009110 <xQueueGenericSend+0x70>
 800910e:	2300      	movs	r3, #0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d109      	bne.n	8009128 <xQueueGenericSend+0x88>
 8009114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009118:	f383 8811 	msr	BASEPRI, r3
 800911c:	f3bf 8f6f 	isb	sy
 8009120:	f3bf 8f4f 	dsb	sy
 8009124:	623b      	str	r3, [r7, #32]
 8009126:	e7fe      	b.n	8009126 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009128:	f001 fc8e 	bl	800aa48 <xTaskGetSchedulerState>
 800912c:	4603      	mov	r3, r0
 800912e:	2b00      	cmp	r3, #0
 8009130:	d102      	bne.n	8009138 <xQueueGenericSend+0x98>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d101      	bne.n	800913c <xQueueGenericSend+0x9c>
 8009138:	2301      	movs	r3, #1
 800913a:	e000      	b.n	800913e <xQueueGenericSend+0x9e>
 800913c:	2300      	movs	r3, #0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d109      	bne.n	8009156 <xQueueGenericSend+0xb6>
 8009142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009146:	f383 8811 	msr	BASEPRI, r3
 800914a:	f3bf 8f6f 	isb	sy
 800914e:	f3bf 8f4f 	dsb	sy
 8009152:	61fb      	str	r3, [r7, #28]
 8009154:	e7fe      	b.n	8009154 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009156:	f7ff fbfb 	bl	8008950 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800915a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800915c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800915e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009162:	429a      	cmp	r2, r3
 8009164:	d302      	bcc.n	800916c <xQueueGenericSend+0xcc>
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	2b02      	cmp	r3, #2
 800916a:	d129      	bne.n	80091c0 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800916c:	683a      	ldr	r2, [r7, #0]
 800916e:	68b9      	ldr	r1, [r7, #8]
 8009170:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009172:	f000 fabf 	bl	80096f4 <prvCopyDataToQueue>
 8009176:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917c:	2b00      	cmp	r3, #0
 800917e:	d010      	beq.n	80091a2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009182:	3324      	adds	r3, #36	; 0x24
 8009184:	4618      	mov	r0, r3
 8009186:	f001 fa3f 	bl	800a608 <xTaskRemoveFromEventList>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d013      	beq.n	80091b8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009190:	4b3f      	ldr	r3, [pc, #252]	; (8009290 <xQueueGenericSend+0x1f0>)
 8009192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009196:	601a      	str	r2, [r3, #0]
 8009198:	f3bf 8f4f 	dsb	sy
 800919c:	f3bf 8f6f 	isb	sy
 80091a0:	e00a      	b.n	80091b8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80091a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d007      	beq.n	80091b8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80091a8:	4b39      	ldr	r3, [pc, #228]	; (8009290 <xQueueGenericSend+0x1f0>)
 80091aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091ae:	601a      	str	r2, [r3, #0]
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80091b8:	f7ff fbf8 	bl	80089ac <vPortExitCritical>
				return pdPASS;
 80091bc:	2301      	movs	r3, #1
 80091be:	e063      	b.n	8009288 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d103      	bne.n	80091ce <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80091c6:	f7ff fbf1 	bl	80089ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80091ca:	2300      	movs	r3, #0
 80091cc:	e05c      	b.n	8009288 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d106      	bne.n	80091e2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80091d4:	f107 0314 	add.w	r3, r7, #20
 80091d8:	4618      	mov	r0, r3
 80091da:	f001 fadd 	bl	800a798 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091de:	2301      	movs	r3, #1
 80091e0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091e2:	f7ff fbe3 	bl	80089ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091e6:	f000 ffb7 	bl	800a158 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091ea:	f7ff fbb1 	bl	8008950 <vPortEnterCritical>
 80091ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091f4:	b25b      	sxtb	r3, r3
 80091f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fa:	d103      	bne.n	8009204 <xQueueGenericSend+0x164>
 80091fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009206:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800920a:	b25b      	sxtb	r3, r3
 800920c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009210:	d103      	bne.n	800921a <xQueueGenericSend+0x17a>
 8009212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009214:	2200      	movs	r2, #0
 8009216:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800921a:	f7ff fbc7 	bl	80089ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800921e:	1d3a      	adds	r2, r7, #4
 8009220:	f107 0314 	add.w	r3, r7, #20
 8009224:	4611      	mov	r1, r2
 8009226:	4618      	mov	r0, r3
 8009228:	f001 fada 	bl	800a7e0 <xTaskCheckForTimeOut>
 800922c:	4603      	mov	r3, r0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d124      	bne.n	800927c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009232:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009234:	f000 fb56 	bl	80098e4 <prvIsQueueFull>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d018      	beq.n	8009270 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800923e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009240:	3310      	adds	r3, #16
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	4611      	mov	r1, r2
 8009246:	4618      	mov	r0, r3
 8009248:	f001 f956 	bl	800a4f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800924c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800924e:	f000 fae1 	bl	8009814 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009252:	f000 ff8f 	bl	800a174 <xTaskResumeAll>
 8009256:	4603      	mov	r3, r0
 8009258:	2b00      	cmp	r3, #0
 800925a:	f47f af7c 	bne.w	8009156 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800925e:	4b0c      	ldr	r3, [pc, #48]	; (8009290 <xQueueGenericSend+0x1f0>)
 8009260:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009264:	601a      	str	r2, [r3, #0]
 8009266:	f3bf 8f4f 	dsb	sy
 800926a:	f3bf 8f6f 	isb	sy
 800926e:	e772      	b.n	8009156 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009272:	f000 facf 	bl	8009814 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009276:	f000 ff7d 	bl	800a174 <xTaskResumeAll>
 800927a:	e76c      	b.n	8009156 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800927c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800927e:	f000 fac9 	bl	8009814 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009282:	f000 ff77 	bl	800a174 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009286:	2300      	movs	r3, #0
		}
	}
}
 8009288:	4618      	mov	r0, r3
 800928a:	3738      	adds	r7, #56	; 0x38
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	e000ed04 	.word	0xe000ed04

08009294 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b08e      	sub	sp, #56	; 0x38
 8009298:	af00      	add	r7, sp, #0
 800929a:	60f8      	str	r0, [r7, #12]
 800929c:	60b9      	str	r1, [r7, #8]
 800929e:	607a      	str	r2, [r7, #4]
 80092a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80092a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d109      	bne.n	80092c0 <xQueueGenericSendFromISR+0x2c>
 80092ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	627b      	str	r3, [r7, #36]	; 0x24
 80092be:	e7fe      	b.n	80092be <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d103      	bne.n	80092ce <xQueueGenericSendFromISR+0x3a>
 80092c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d101      	bne.n	80092d2 <xQueueGenericSendFromISR+0x3e>
 80092ce:	2301      	movs	r3, #1
 80092d0:	e000      	b.n	80092d4 <xQueueGenericSendFromISR+0x40>
 80092d2:	2300      	movs	r3, #0
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d109      	bne.n	80092ec <xQueueGenericSendFromISR+0x58>
 80092d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092dc:	f383 8811 	msr	BASEPRI, r3
 80092e0:	f3bf 8f6f 	isb	sy
 80092e4:	f3bf 8f4f 	dsb	sy
 80092e8:	623b      	str	r3, [r7, #32]
 80092ea:	e7fe      	b.n	80092ea <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d103      	bne.n	80092fa <xQueueGenericSendFromISR+0x66>
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d101      	bne.n	80092fe <xQueueGenericSendFromISR+0x6a>
 80092fa:	2301      	movs	r3, #1
 80092fc:	e000      	b.n	8009300 <xQueueGenericSendFromISR+0x6c>
 80092fe:	2300      	movs	r3, #0
 8009300:	2b00      	cmp	r3, #0
 8009302:	d109      	bne.n	8009318 <xQueueGenericSendFromISR+0x84>
 8009304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009308:	f383 8811 	msr	BASEPRI, r3
 800930c:	f3bf 8f6f 	isb	sy
 8009310:	f3bf 8f4f 	dsb	sy
 8009314:	61fb      	str	r3, [r7, #28]
 8009316:	e7fe      	b.n	8009316 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009318:	f7ff fbec 	bl	8008af4 <vPortValidateInterruptPriority>
	__asm volatile
 800931c:	f3ef 8211 	mrs	r2, BASEPRI
 8009320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009324:	f383 8811 	msr	BASEPRI, r3
 8009328:	f3bf 8f6f 	isb	sy
 800932c:	f3bf 8f4f 	dsb	sy
 8009330:	61ba      	str	r2, [r7, #24]
 8009332:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009334:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009336:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800933a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800933c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800933e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009340:	429a      	cmp	r2, r3
 8009342:	d302      	bcc.n	800934a <xQueueGenericSendFromISR+0xb6>
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	2b02      	cmp	r3, #2
 8009348:	d12c      	bne.n	80093a4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800934a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800934c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009350:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009354:	683a      	ldr	r2, [r7, #0]
 8009356:	68b9      	ldr	r1, [r7, #8]
 8009358:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800935a:	f000 f9cb 	bl	80096f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800935e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8009362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009366:	d112      	bne.n	800938e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800936a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936c:	2b00      	cmp	r3, #0
 800936e:	d016      	beq.n	800939e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009372:	3324      	adds	r3, #36	; 0x24
 8009374:	4618      	mov	r0, r3
 8009376:	f001 f947 	bl	800a608 <xTaskRemoveFromEventList>
 800937a:	4603      	mov	r3, r0
 800937c:	2b00      	cmp	r3, #0
 800937e:	d00e      	beq.n	800939e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00b      	beq.n	800939e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2201      	movs	r2, #1
 800938a:	601a      	str	r2, [r3, #0]
 800938c:	e007      	b.n	800939e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800938e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009392:	3301      	adds	r3, #1
 8009394:	b2db      	uxtb	r3, r3
 8009396:	b25a      	sxtb	r2, r3
 8009398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800939e:	2301      	movs	r3, #1
 80093a0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80093a2:	e001      	b.n	80093a8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80093a4:	2300      	movs	r3, #0
 80093a6:	637b      	str	r3, [r7, #52]	; 0x34
 80093a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093aa:	613b      	str	r3, [r7, #16]
	__asm volatile
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80093b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3738      	adds	r7, #56	; 0x38
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b08e      	sub	sp, #56	; 0x38
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80093ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d109      	bne.n	80093e4 <xQueueGiveFromISR+0x28>
	__asm volatile
 80093d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d4:	f383 8811 	msr	BASEPRI, r3
 80093d8:	f3bf 8f6f 	isb	sy
 80093dc:	f3bf 8f4f 	dsb	sy
 80093e0:	623b      	str	r3, [r7, #32]
 80093e2:	e7fe      	b.n	80093e2 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80093e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d009      	beq.n	8009400 <xQueueGiveFromISR+0x44>
 80093ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f0:	f383 8811 	msr	BASEPRI, r3
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	f3bf 8f4f 	dsb	sy
 80093fc:	61fb      	str	r3, [r7, #28]
 80093fe:	e7fe      	b.n	80093fe <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8009400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d103      	bne.n	8009410 <xQueueGiveFromISR+0x54>
 8009408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d101      	bne.n	8009414 <xQueueGiveFromISR+0x58>
 8009410:	2301      	movs	r3, #1
 8009412:	e000      	b.n	8009416 <xQueueGiveFromISR+0x5a>
 8009414:	2300      	movs	r3, #0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d109      	bne.n	800942e <xQueueGiveFromISR+0x72>
 800941a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941e:	f383 8811 	msr	BASEPRI, r3
 8009422:	f3bf 8f6f 	isb	sy
 8009426:	f3bf 8f4f 	dsb	sy
 800942a:	61bb      	str	r3, [r7, #24]
 800942c:	e7fe      	b.n	800942c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800942e:	f7ff fb61 	bl	8008af4 <vPortValidateInterruptPriority>
	__asm volatile
 8009432:	f3ef 8211 	mrs	r2, BASEPRI
 8009436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800943a:	f383 8811 	msr	BASEPRI, r3
 800943e:	f3bf 8f6f 	isb	sy
 8009442:	f3bf 8f4f 	dsb	sy
 8009446:	617a      	str	r2, [r7, #20]
 8009448:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800944a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800944c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800944e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009452:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009456:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800945a:	429a      	cmp	r2, r3
 800945c:	d92b      	bls.n	80094b6 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800945e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009460:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800946a:	1c5a      	adds	r2, r3, #1
 800946c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800946e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009470:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009478:	d112      	bne.n	80094a0 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800947a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800947c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800947e:	2b00      	cmp	r3, #0
 8009480:	d016      	beq.n	80094b0 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009484:	3324      	adds	r3, #36	; 0x24
 8009486:	4618      	mov	r0, r3
 8009488:	f001 f8be 	bl	800a608 <xTaskRemoveFromEventList>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00e      	beq.n	80094b0 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d00b      	beq.n	80094b0 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	2201      	movs	r2, #1
 800949c:	601a      	str	r2, [r3, #0]
 800949e:	e007      	b.n	80094b0 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80094a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094a4:	3301      	adds	r3, #1
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	b25a      	sxtb	r2, r3
 80094aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80094b0:	2301      	movs	r3, #1
 80094b2:	637b      	str	r3, [r7, #52]	; 0x34
 80094b4:	e001      	b.n	80094ba <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80094b6:	2300      	movs	r3, #0
 80094b8:	637b      	str	r3, [r7, #52]	; 0x34
 80094ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094bc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80094c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	3738      	adds	r7, #56	; 0x38
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
	...

080094d0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b08e      	sub	sp, #56	; 0x38
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	607a      	str	r2, [r7, #4]
 80094dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80094de:	2300      	movs	r3, #0
 80094e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80094e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d109      	bne.n	8009500 <xQueueGenericReceive+0x30>
	__asm volatile
 80094ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f0:	f383 8811 	msr	BASEPRI, r3
 80094f4:	f3bf 8f6f 	isb	sy
 80094f8:	f3bf 8f4f 	dsb	sy
 80094fc:	627b      	str	r3, [r7, #36]	; 0x24
 80094fe:	e7fe      	b.n	80094fe <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d103      	bne.n	800950e <xQueueGenericReceive+0x3e>
 8009506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800950a:	2b00      	cmp	r3, #0
 800950c:	d101      	bne.n	8009512 <xQueueGenericReceive+0x42>
 800950e:	2301      	movs	r3, #1
 8009510:	e000      	b.n	8009514 <xQueueGenericReceive+0x44>
 8009512:	2300      	movs	r3, #0
 8009514:	2b00      	cmp	r3, #0
 8009516:	d109      	bne.n	800952c <xQueueGenericReceive+0x5c>
 8009518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800951c:	f383 8811 	msr	BASEPRI, r3
 8009520:	f3bf 8f6f 	isb	sy
 8009524:	f3bf 8f4f 	dsb	sy
 8009528:	623b      	str	r3, [r7, #32]
 800952a:	e7fe      	b.n	800952a <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800952c:	f001 fa8c 	bl	800aa48 <xTaskGetSchedulerState>
 8009530:	4603      	mov	r3, r0
 8009532:	2b00      	cmp	r3, #0
 8009534:	d102      	bne.n	800953c <xQueueGenericReceive+0x6c>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d101      	bne.n	8009540 <xQueueGenericReceive+0x70>
 800953c:	2301      	movs	r3, #1
 800953e:	e000      	b.n	8009542 <xQueueGenericReceive+0x72>
 8009540:	2300      	movs	r3, #0
 8009542:	2b00      	cmp	r3, #0
 8009544:	d109      	bne.n	800955a <xQueueGenericReceive+0x8a>
 8009546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800954a:	f383 8811 	msr	BASEPRI, r3
 800954e:	f3bf 8f6f 	isb	sy
 8009552:	f3bf 8f4f 	dsb	sy
 8009556:	61fb      	str	r3, [r7, #28]
 8009558:	e7fe      	b.n	8009558 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800955a:	f7ff f9f9 	bl	8008950 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800955e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009562:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009566:	2b00      	cmp	r3, #0
 8009568:	d046      	beq.n	80095f8 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800956a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800956c:	68db      	ldr	r3, [r3, #12]
 800956e:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009570:	68b9      	ldr	r1, [r7, #8]
 8009572:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009574:	f000 f928 	bl	80097c8 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d121      	bne.n	80095c2 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800957e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009580:	1e5a      	subs	r2, r3, #1
 8009582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009584:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d104      	bne.n	8009598 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800958e:	f001 fb8b 	bl	800aca8 <pvTaskIncrementMutexHeldCount>
 8009592:	4602      	mov	r2, r0
 8009594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009596:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959a:	691b      	ldr	r3, [r3, #16]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d027      	beq.n	80095f0 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095a2:	3310      	adds	r3, #16
 80095a4:	4618      	mov	r0, r3
 80095a6:	f001 f82f 	bl	800a608 <xTaskRemoveFromEventList>
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d01f      	beq.n	80095f0 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 80095b0:	4b4f      	ldr	r3, [pc, #316]	; (80096f0 <xQueueGenericReceive+0x220>)
 80095b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095b6:	601a      	str	r2, [r3, #0]
 80095b8:	f3bf 8f4f 	dsb	sy
 80095bc:	f3bf 8f6f 	isb	sy
 80095c0:	e016      	b.n	80095f0 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80095c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095c6:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d00f      	beq.n	80095f0 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095d2:	3324      	adds	r3, #36	; 0x24
 80095d4:	4618      	mov	r0, r3
 80095d6:	f001 f817 	bl	800a608 <xTaskRemoveFromEventList>
 80095da:	4603      	mov	r3, r0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d007      	beq.n	80095f0 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80095e0:	4b43      	ldr	r3, [pc, #268]	; (80096f0 <xQueueGenericReceive+0x220>)
 80095e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095e6:	601a      	str	r2, [r3, #0]
 80095e8:	f3bf 8f4f 	dsb	sy
 80095ec:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80095f0:	f7ff f9dc 	bl	80089ac <vPortExitCritical>
				return pdPASS;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e077      	b.n	80096e8 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d103      	bne.n	8009606 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80095fe:	f7ff f9d5 	bl	80089ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009602:	2300      	movs	r3, #0
 8009604:	e070      	b.n	80096e8 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009608:	2b00      	cmp	r3, #0
 800960a:	d106      	bne.n	800961a <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800960c:	f107 0314 	add.w	r3, r7, #20
 8009610:	4618      	mov	r0, r3
 8009612:	f001 f8c1 	bl	800a798 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009616:	2301      	movs	r3, #1
 8009618:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800961a:	f7ff f9c7 	bl	80089ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800961e:	f000 fd9b 	bl	800a158 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009622:	f7ff f995 	bl	8008950 <vPortEnterCritical>
 8009626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009628:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800962c:	b25b      	sxtb	r3, r3
 800962e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009632:	d103      	bne.n	800963c <xQueueGenericReceive+0x16c>
 8009634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009636:	2200      	movs	r2, #0
 8009638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800963c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800963e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009642:	b25b      	sxtb	r3, r3
 8009644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009648:	d103      	bne.n	8009652 <xQueueGenericReceive+0x182>
 800964a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800964c:	2200      	movs	r2, #0
 800964e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009652:	f7ff f9ab 	bl	80089ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009656:	1d3a      	adds	r2, r7, #4
 8009658:	f107 0314 	add.w	r3, r7, #20
 800965c:	4611      	mov	r1, r2
 800965e:	4618      	mov	r0, r3
 8009660:	f001 f8be 	bl	800a7e0 <xTaskCheckForTimeOut>
 8009664:	4603      	mov	r3, r0
 8009666:	2b00      	cmp	r3, #0
 8009668:	d131      	bne.n	80096ce <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800966a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800966c:	f000 f924 	bl	80098b8 <prvIsQueueEmpty>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d025      	beq.n	80096c2 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d108      	bne.n	8009690 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 800967e:	f7ff f967 	bl	8008950 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8009682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	4618      	mov	r0, r3
 8009688:	f001 f9fc 	bl	800aa84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800968c:	f7ff f98e 	bl	80089ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009692:	3324      	adds	r3, #36	; 0x24
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	4611      	mov	r1, r2
 8009698:	4618      	mov	r0, r3
 800969a:	f000 ff2d 	bl	800a4f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800969e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80096a0:	f000 f8b8 	bl	8009814 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80096a4:	f000 fd66 	bl	800a174 <xTaskResumeAll>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	f47f af55 	bne.w	800955a <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 80096b0:	4b0f      	ldr	r3, [pc, #60]	; (80096f0 <xQueueGenericReceive+0x220>)
 80096b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096b6:	601a      	str	r2, [r3, #0]
 80096b8:	f3bf 8f4f 	dsb	sy
 80096bc:	f3bf 8f6f 	isb	sy
 80096c0:	e74b      	b.n	800955a <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80096c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80096c4:	f000 f8a6 	bl	8009814 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80096c8:	f000 fd54 	bl	800a174 <xTaskResumeAll>
 80096cc:	e745      	b.n	800955a <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 80096ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80096d0:	f000 f8a0 	bl	8009814 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80096d4:	f000 fd4e 	bl	800a174 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80096da:	f000 f8ed 	bl	80098b8 <prvIsQueueEmpty>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	f43f af3a 	beq.w	800955a <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80096e6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3738      	adds	r7, #56	; 0x38
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	e000ed04 	.word	0xe000ed04

080096f4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b086      	sub	sp, #24
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009700:	2300      	movs	r3, #0
 8009702:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009708:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10d      	bne.n	800972e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d14d      	bne.n	80097b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	4618      	mov	r0, r3
 8009720:	f001 fa26 	bl	800ab70 <xTaskPriorityDisinherit>
 8009724:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	605a      	str	r2, [r3, #4]
 800972c:	e043      	b.n	80097b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d119      	bne.n	8009768 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	6898      	ldr	r0, [r3, #8]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800973c:	461a      	mov	r2, r3
 800973e:	68b9      	ldr	r1, [r7, #8]
 8009740:	f008 fb30 	bl	8011da4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	689a      	ldr	r2, [r3, #8]
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800974c:	441a      	add	r2, r3
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	689a      	ldr	r2, [r3, #8]
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	429a      	cmp	r2, r3
 800975c:	d32b      	bcc.n	80097b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	609a      	str	r2, [r3, #8]
 8009766:	e026      	b.n	80097b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	68d8      	ldr	r0, [r3, #12]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009770:	461a      	mov	r2, r3
 8009772:	68b9      	ldr	r1, [r7, #8]
 8009774:	f008 fb16 	bl	8011da4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	68da      	ldr	r2, [r3, #12]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009780:	425b      	negs	r3, r3
 8009782:	441a      	add	r2, r3
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	68da      	ldr	r2, [r3, #12]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	429a      	cmp	r2, r3
 8009792:	d207      	bcs.n	80097a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	685a      	ldr	r2, [r3, #4]
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800979c:	425b      	negs	r3, r3
 800979e:	441a      	add	r2, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2b02      	cmp	r3, #2
 80097a8:	d105      	bne.n	80097b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d002      	beq.n	80097b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	3b01      	subs	r3, #1
 80097b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	1c5a      	adds	r2, r3, #1
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80097be:	697b      	ldr	r3, [r7, #20]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3718      	adds	r7, #24
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d018      	beq.n	800980c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	68da      	ldr	r2, [r3, #12]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097e2:	441a      	add	r2, r3
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	68da      	ldr	r2, [r3, #12]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d303      	bcc.n	80097fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68d9      	ldr	r1, [r3, #12]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009804:	461a      	mov	r2, r3
 8009806:	6838      	ldr	r0, [r7, #0]
 8009808:	f008 facc 	bl	8011da4 <memcpy>
	}
}
 800980c:	bf00      	nop
 800980e:	3708      	adds	r7, #8
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}

08009814 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800981c:	f7ff f898 	bl	8008950 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009826:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009828:	e011      	b.n	800984e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982e:	2b00      	cmp	r3, #0
 8009830:	d012      	beq.n	8009858 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	3324      	adds	r3, #36	; 0x24
 8009836:	4618      	mov	r0, r3
 8009838:	f000 fee6 	bl	800a608 <xTaskRemoveFromEventList>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d001      	beq.n	8009846 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009842:	f001 f82b 	bl	800a89c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009846:	7bfb      	ldrb	r3, [r7, #15]
 8009848:	3b01      	subs	r3, #1
 800984a:	b2db      	uxtb	r3, r3
 800984c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800984e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009852:	2b00      	cmp	r3, #0
 8009854:	dce9      	bgt.n	800982a <prvUnlockQueue+0x16>
 8009856:	e000      	b.n	800985a <prvUnlockQueue+0x46>
					break;
 8009858:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	22ff      	movs	r2, #255	; 0xff
 800985e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009862:	f7ff f8a3 	bl	80089ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009866:	f7ff f873 	bl	8008950 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009870:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009872:	e011      	b.n	8009898 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d012      	beq.n	80098a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	3310      	adds	r3, #16
 8009880:	4618      	mov	r0, r3
 8009882:	f000 fec1 	bl	800a608 <xTaskRemoveFromEventList>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d001      	beq.n	8009890 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800988c:	f001 f806 	bl	800a89c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009890:	7bbb      	ldrb	r3, [r7, #14]
 8009892:	3b01      	subs	r3, #1
 8009894:	b2db      	uxtb	r3, r3
 8009896:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009898:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800989c:	2b00      	cmp	r3, #0
 800989e:	dce9      	bgt.n	8009874 <prvUnlockQueue+0x60>
 80098a0:	e000      	b.n	80098a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80098a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	22ff      	movs	r2, #255	; 0xff
 80098a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80098ac:	f7ff f87e 	bl	80089ac <vPortExitCritical>
}
 80098b0:	bf00      	nop
 80098b2:	3710      	adds	r7, #16
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098c0:	f7ff f846 	bl	8008950 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d102      	bne.n	80098d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80098cc:	2301      	movs	r3, #1
 80098ce:	60fb      	str	r3, [r7, #12]
 80098d0:	e001      	b.n	80098d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80098d2:	2300      	movs	r3, #0
 80098d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098d6:	f7ff f869 	bl	80089ac <vPortExitCritical>

	return xReturn;
 80098da:	68fb      	ldr	r3, [r7, #12]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098ec:	f7ff f830 	bl	8008950 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098f8:	429a      	cmp	r2, r3
 80098fa:	d102      	bne.n	8009902 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80098fc:	2301      	movs	r3, #1
 80098fe:	60fb      	str	r3, [r7, #12]
 8009900:	e001      	b.n	8009906 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009902:	2300      	movs	r3, #0
 8009904:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009906:	f7ff f851 	bl	80089ac <vPortExitCritical>

	return xReturn;
 800990a:	68fb      	ldr	r3, [r7, #12]
}
 800990c:	4618      	mov	r0, r3
 800990e:	3710      	adds	r7, #16
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800991e:	2300      	movs	r3, #0
 8009920:	60fb      	str	r3, [r7, #12]
 8009922:	e014      	b.n	800994e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009924:	4a0e      	ldr	r2, [pc, #56]	; (8009960 <vQueueAddToRegistry+0x4c>)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d10b      	bne.n	8009948 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009930:	490b      	ldr	r1, [pc, #44]	; (8009960 <vQueueAddToRegistry+0x4c>)
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	683a      	ldr	r2, [r7, #0]
 8009936:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800993a:	4a09      	ldr	r2, [pc, #36]	; (8009960 <vQueueAddToRegistry+0x4c>)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	00db      	lsls	r3, r3, #3
 8009940:	4413      	add	r3, r2
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009946:	e005      	b.n	8009954 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	3301      	adds	r3, #1
 800994c:	60fb      	str	r3, [r7, #12]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2b07      	cmp	r3, #7
 8009952:	d9e7      	bls.n	8009924 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009954:	bf00      	nop
 8009956:	3714      	adds	r7, #20
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr
 8009960:	20018944 	.word	0x20018944

08009964 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009964:	b580      	push	{r7, lr}
 8009966:	b086      	sub	sp, #24
 8009968:	af00      	add	r7, sp, #0
 800996a:	60f8      	str	r0, [r7, #12]
 800996c:	60b9      	str	r1, [r7, #8]
 800996e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009974:	f7fe ffec 	bl	8008950 <vPortEnterCritical>
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800997e:	b25b      	sxtb	r3, r3
 8009980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009984:	d103      	bne.n	800998e <vQueueWaitForMessageRestricted+0x2a>
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	2200      	movs	r2, #0
 800998a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009994:	b25b      	sxtb	r3, r3
 8009996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800999a:	d103      	bne.n	80099a4 <vQueueWaitForMessageRestricted+0x40>
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099a4:	f7ff f802 	bl	80089ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d106      	bne.n	80099be <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	3324      	adds	r3, #36	; 0x24
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	68b9      	ldr	r1, [r7, #8]
 80099b8:	4618      	mov	r0, r3
 80099ba:	f000 fdfb 	bl	800a5b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80099be:	6978      	ldr	r0, [r7, #20]
 80099c0:	f7ff ff28 	bl	8009814 <prvUnlockQueue>
	}
 80099c4:	bf00      	nop
 80099c6:	3718      	adds	r7, #24
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b08c      	sub	sp, #48	; 0x30
 80099d0:	af04      	add	r7, sp, #16
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	603b      	str	r3, [r7, #0]
 80099d8:	4613      	mov	r3, r2
 80099da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099dc:	88fb      	ldrh	r3, [r7, #6]
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4618      	mov	r0, r3
 80099e2:	f7ff f8c5 	bl	8008b70 <pvPortMalloc>
 80099e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00e      	beq.n	8009a0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80099ee:	2054      	movs	r0, #84	; 0x54
 80099f0:	f7ff f8be 	bl	8008b70 <pvPortMalloc>
 80099f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80099f6:	69fb      	ldr	r3, [r7, #28]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d003      	beq.n	8009a04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	697a      	ldr	r2, [r7, #20]
 8009a00:	631a      	str	r2, [r3, #48]	; 0x30
 8009a02:	e005      	b.n	8009a10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a04:	6978      	ldr	r0, [r7, #20]
 8009a06:	f7ff f975 	bl	8008cf4 <vPortFree>
 8009a0a:	e001      	b.n	8009a10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d013      	beq.n	8009a3e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a16:	88fa      	ldrh	r2, [r7, #6]
 8009a18:	2300      	movs	r3, #0
 8009a1a:	9303      	str	r3, [sp, #12]
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	9302      	str	r3, [sp, #8]
 8009a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a22:	9301      	str	r3, [sp, #4]
 8009a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	68b9      	ldr	r1, [r7, #8]
 8009a2c:	68f8      	ldr	r0, [r7, #12]
 8009a2e:	f000 f80e 	bl	8009a4e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a32:	69f8      	ldr	r0, [r7, #28]
 8009a34:	f000 f88a 	bl	8009b4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	61bb      	str	r3, [r7, #24]
 8009a3c:	e002      	b.n	8009a44 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a44:	69bb      	ldr	r3, [r7, #24]
	}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3720      	adds	r7, #32
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b088      	sub	sp, #32
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	60f8      	str	r0, [r7, #12]
 8009a56:	60b9      	str	r1, [r7, #8]
 8009a58:	607a      	str	r2, [r7, #4]
 8009a5a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009a66:	3b01      	subs	r3, #1
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	4413      	add	r3, r2
 8009a6c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	f023 0307 	bic.w	r3, r3, #7
 8009a74:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009a76:	69bb      	ldr	r3, [r7, #24]
 8009a78:	f003 0307 	and.w	r3, r3, #7
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d009      	beq.n	8009a94 <prvInitialiseNewTask+0x46>
 8009a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a84:	f383 8811 	msr	BASEPRI, r3
 8009a88:	f3bf 8f6f 	isb	sy
 8009a8c:	f3bf 8f4f 	dsb	sy
 8009a90:	617b      	str	r3, [r7, #20]
 8009a92:	e7fe      	b.n	8009a92 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a94:	2300      	movs	r3, #0
 8009a96:	61fb      	str	r3, [r7, #28]
 8009a98:	e012      	b.n	8009ac0 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a9a:	68ba      	ldr	r2, [r7, #8]
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	4413      	add	r3, r2
 8009aa0:	7819      	ldrb	r1, [r3, #0]
 8009aa2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	3334      	adds	r3, #52	; 0x34
 8009aaa:	460a      	mov	r2, r1
 8009aac:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8009aae:	68ba      	ldr	r2, [r7, #8]
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	4413      	add	r3, r2
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d006      	beq.n	8009ac8 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	3301      	adds	r3, #1
 8009abe:	61fb      	str	r3, [r7, #28]
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	2b0f      	cmp	r3, #15
 8009ac4:	d9e9      	bls.n	8009a9a <prvInitialiseNewTask+0x4c>
 8009ac6:	e000      	b.n	8009aca <prvInitialiseNewTask+0x7c>
		{
			break;
 8009ac8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009acc:	2200      	movs	r2, #0
 8009ace:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad4:	2b06      	cmp	r3, #6
 8009ad6:	d901      	bls.n	8009adc <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ad8:	2306      	movs	r3, #6
 8009ada:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ade:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ae0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ae6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aea:	2200      	movs	r2, #0
 8009aec:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af0:	3304      	adds	r3, #4
 8009af2:	4618      	mov	r0, r3
 8009af4:	f7fe fd92 	bl	800861c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009afa:	3318      	adds	r3, #24
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7fe fd8d 	bl	800861c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0a:	f1c3 0207 	rsb	r2, r3, #7
 8009b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b20:	2200      	movs	r2, #0
 8009b22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b26:	683a      	ldr	r2, [r7, #0]
 8009b28:	68f9      	ldr	r1, [r7, #12]
 8009b2a:	69b8      	ldr	r0, [r7, #24]
 8009b2c:	f7fe fe0a 	bl	8008744 <pxPortInitialiseStack>
 8009b30:	4602      	mov	r2, r0
 8009b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b34:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8009b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d002      	beq.n	8009b42 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b42:	bf00      	nop
 8009b44:	3720      	adds	r7, #32
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
	...

08009b4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b082      	sub	sp, #8
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b54:	f7fe fefc 	bl	8008950 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b58:	4b2a      	ldr	r3, [pc, #168]	; (8009c04 <prvAddNewTaskToReadyList+0xb8>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	4a29      	ldr	r2, [pc, #164]	; (8009c04 <prvAddNewTaskToReadyList+0xb8>)
 8009b60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b62:	4b29      	ldr	r3, [pc, #164]	; (8009c08 <prvAddNewTaskToReadyList+0xbc>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d109      	bne.n	8009b7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009b6a:	4a27      	ldr	r2, [pc, #156]	; (8009c08 <prvAddNewTaskToReadyList+0xbc>)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009b70:	4b24      	ldr	r3, [pc, #144]	; (8009c04 <prvAddNewTaskToReadyList+0xb8>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d110      	bne.n	8009b9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b78:	f000 feb4 	bl	800a8e4 <prvInitialiseTaskLists>
 8009b7c:	e00d      	b.n	8009b9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b7e:	4b23      	ldr	r3, [pc, #140]	; (8009c0c <prvAddNewTaskToReadyList+0xc0>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d109      	bne.n	8009b9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b86:	4b20      	ldr	r3, [pc, #128]	; (8009c08 <prvAddNewTaskToReadyList+0xbc>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d802      	bhi.n	8009b9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009b94:	4a1c      	ldr	r2, [pc, #112]	; (8009c08 <prvAddNewTaskToReadyList+0xbc>)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009b9a:	4b1d      	ldr	r3, [pc, #116]	; (8009c10 <prvAddNewTaskToReadyList+0xc4>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	4a1b      	ldr	r2, [pc, #108]	; (8009c10 <prvAddNewTaskToReadyList+0xc4>)
 8009ba2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ba8:	2201      	movs	r2, #1
 8009baa:	409a      	lsls	r2, r3
 8009bac:	4b19      	ldr	r3, [pc, #100]	; (8009c14 <prvAddNewTaskToReadyList+0xc8>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	4a18      	ldr	r2, [pc, #96]	; (8009c14 <prvAddNewTaskToReadyList+0xc8>)
 8009bb4:	6013      	str	r3, [r2, #0]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bba:	4613      	mov	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	4413      	add	r3, r2
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	4a15      	ldr	r2, [pc, #84]	; (8009c18 <prvAddNewTaskToReadyList+0xcc>)
 8009bc4:	441a      	add	r2, r3
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	3304      	adds	r3, #4
 8009bca:	4619      	mov	r1, r3
 8009bcc:	4610      	mov	r0, r2
 8009bce:	f7fe fd32 	bl	8008636 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009bd2:	f7fe feeb 	bl	80089ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009bd6:	4b0d      	ldr	r3, [pc, #52]	; (8009c0c <prvAddNewTaskToReadyList+0xc0>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00e      	beq.n	8009bfc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009bde:	4b0a      	ldr	r3, [pc, #40]	; (8009c08 <prvAddNewTaskToReadyList+0xbc>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d207      	bcs.n	8009bfc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009bec:	4b0b      	ldr	r3, [pc, #44]	; (8009c1c <prvAddNewTaskToReadyList+0xd0>)
 8009bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bf2:	601a      	str	r2, [r3, #0]
 8009bf4:	f3bf 8f4f 	dsb	sy
 8009bf8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bfc:	bf00      	nop
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	20018884 	.word	0x20018884
 8009c08:	20018784 	.word	0x20018784
 8009c0c:	20018890 	.word	0x20018890
 8009c10:	200188a0 	.word	0x200188a0
 8009c14:	2001888c 	.word	0x2001888c
 8009c18:	20018788 	.word	0x20018788
 8009c1c:	e000ed04 	.word	0xe000ed04

08009c20 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b084      	sub	sp, #16
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009c28:	f7fe fe92 	bl	8008950 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d102      	bne.n	8009c38 <vTaskDelete+0x18>
 8009c32:	4b38      	ldr	r3, [pc, #224]	; (8009d14 <vTaskDelete+0xf4>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	e000      	b.n	8009c3a <vTaskDelete+0x1a>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	3304      	adds	r3, #4
 8009c40:	4618      	mov	r0, r3
 8009c42:	f7fe fd55 	bl	80086f0 <uxListRemove>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d115      	bne.n	8009c78 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c50:	4931      	ldr	r1, [pc, #196]	; (8009d18 <vTaskDelete+0xf8>)
 8009c52:	4613      	mov	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4413      	add	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	440b      	add	r3, r1
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d10a      	bne.n	8009c78 <vTaskDelete+0x58>
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c66:	2201      	movs	r2, #1
 8009c68:	fa02 f303 	lsl.w	r3, r2, r3
 8009c6c:	43da      	mvns	r2, r3
 8009c6e:	4b2b      	ldr	r3, [pc, #172]	; (8009d1c <vTaskDelete+0xfc>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4013      	ands	r3, r2
 8009c74:	4a29      	ldr	r2, [pc, #164]	; (8009d1c <vTaskDelete+0xfc>)
 8009c76:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d004      	beq.n	8009c8a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	3318      	adds	r3, #24
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7fe fd33 	bl	80086f0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009c8a:	4b25      	ldr	r3, [pc, #148]	; (8009d20 <vTaskDelete+0x100>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	4a23      	ldr	r2, [pc, #140]	; (8009d20 <vTaskDelete+0x100>)
 8009c92:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009c94:	4b1f      	ldr	r3, [pc, #124]	; (8009d14 <vTaskDelete+0xf4>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	68fa      	ldr	r2, [r7, #12]
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d10b      	bne.n	8009cb6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	4619      	mov	r1, r3
 8009ca4:	481f      	ldr	r0, [pc, #124]	; (8009d24 <vTaskDelete+0x104>)
 8009ca6:	f7fe fcc6 	bl	8008636 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8009caa:	4b1f      	ldr	r3, [pc, #124]	; (8009d28 <vTaskDelete+0x108>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	3301      	adds	r3, #1
 8009cb0:	4a1d      	ldr	r2, [pc, #116]	; (8009d28 <vTaskDelete+0x108>)
 8009cb2:	6013      	str	r3, [r2, #0]
 8009cb4:	e009      	b.n	8009cca <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009cb6:	4b1d      	ldr	r3, [pc, #116]	; (8009d2c <vTaskDelete+0x10c>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	3b01      	subs	r3, #1
 8009cbc:	4a1b      	ldr	r2, [pc, #108]	; (8009d2c <vTaskDelete+0x10c>)
 8009cbe:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8009cc0:	68f8      	ldr	r0, [r7, #12]
 8009cc2:	f000 fe8b 	bl	800a9dc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8009cc6:	f000 fe99 	bl	800a9fc <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8009cca:	f7fe fe6f 	bl	80089ac <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8009cce:	4b18      	ldr	r3, [pc, #96]	; (8009d30 <vTaskDelete+0x110>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d01a      	beq.n	8009d0c <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 8009cd6:	4b0f      	ldr	r3, [pc, #60]	; (8009d14 <vTaskDelete+0xf4>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d115      	bne.n	8009d0c <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8009ce0:	4b14      	ldr	r3, [pc, #80]	; (8009d34 <vTaskDelete+0x114>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d009      	beq.n	8009cfc <vTaskDelete+0xdc>
 8009ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cec:	f383 8811 	msr	BASEPRI, r3
 8009cf0:	f3bf 8f6f 	isb	sy
 8009cf4:	f3bf 8f4f 	dsb	sy
 8009cf8:	60bb      	str	r3, [r7, #8]
 8009cfa:	e7fe      	b.n	8009cfa <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 8009cfc:	4b0e      	ldr	r3, [pc, #56]	; (8009d38 <vTaskDelete+0x118>)
 8009cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d02:	601a      	str	r2, [r3, #0]
 8009d04:	f3bf 8f4f 	dsb	sy
 8009d08:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009d0c:	bf00      	nop
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	20018784 	.word	0x20018784
 8009d18:	20018788 	.word	0x20018788
 8009d1c:	2001888c 	.word	0x2001888c
 8009d20:	200188a0 	.word	0x200188a0
 8009d24:	20018858 	.word	0x20018858
 8009d28:	2001886c 	.word	0x2001886c
 8009d2c:	20018884 	.word	0x20018884
 8009d30:	20018890 	.word	0x20018890
 8009d34:	200188ac 	.word	0x200188ac
 8009d38:	e000ed04 	.word	0xe000ed04

08009d3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009d44:	2300      	movs	r3, #0
 8009d46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d016      	beq.n	8009d7c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009d4e:	4b13      	ldr	r3, [pc, #76]	; (8009d9c <vTaskDelay+0x60>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d009      	beq.n	8009d6a <vTaskDelay+0x2e>
 8009d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5a:	f383 8811 	msr	BASEPRI, r3
 8009d5e:	f3bf 8f6f 	isb	sy
 8009d62:	f3bf 8f4f 	dsb	sy
 8009d66:	60bb      	str	r3, [r7, #8]
 8009d68:	e7fe      	b.n	8009d68 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8009d6a:	f000 f9f5 	bl	800a158 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009d6e:	2100      	movs	r1, #0
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 ffad 	bl	800acd0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009d76:	f000 f9fd 	bl	800a174 <xTaskResumeAll>
 8009d7a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d107      	bne.n	8009d92 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8009d82:	4b07      	ldr	r3, [pc, #28]	; (8009da0 <vTaskDelay+0x64>)
 8009d84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d88:	601a      	str	r2, [r3, #0]
 8009d8a:	f3bf 8f4f 	dsb	sy
 8009d8e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009d92:	bf00      	nop
 8009d94:	3710      	adds	r7, #16
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
 8009d9a:	bf00      	nop
 8009d9c:	200188ac 	.word	0x200188ac
 8009da0:	e000ed04 	.word	0xe000ed04

08009da4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009dac:	f7fe fdd0 	bl	8008950 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d102      	bne.n	8009dbc <vTaskSuspend+0x18>
 8009db6:	4b37      	ldr	r3, [pc, #220]	; (8009e94 <vTaskSuspend+0xf0>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	e000      	b.n	8009dbe <vTaskSuspend+0x1a>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fe fc93 	bl	80086f0 <uxListRemove>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d115      	bne.n	8009dfc <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dd4:	4930      	ldr	r1, [pc, #192]	; (8009e98 <vTaskSuspend+0xf4>)
 8009dd6:	4613      	mov	r3, r2
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	4413      	add	r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	440b      	add	r3, r1
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10a      	bne.n	8009dfc <vTaskSuspend+0x58>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dea:	2201      	movs	r2, #1
 8009dec:	fa02 f303 	lsl.w	r3, r2, r3
 8009df0:	43da      	mvns	r2, r3
 8009df2:	4b2a      	ldr	r3, [pc, #168]	; (8009e9c <vTaskSuspend+0xf8>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4013      	ands	r3, r2
 8009df8:	4a28      	ldr	r2, [pc, #160]	; (8009e9c <vTaskSuspend+0xf8>)
 8009dfa:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d004      	beq.n	8009e0e <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	3318      	adds	r3, #24
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7fe fc71 	bl	80086f0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	3304      	adds	r3, #4
 8009e12:	4619      	mov	r1, r3
 8009e14:	4822      	ldr	r0, [pc, #136]	; (8009ea0 <vTaskSuspend+0xfc>)
 8009e16:	f7fe fc0e 	bl	8008636 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 8009e1a:	f7fe fdc7 	bl	80089ac <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8009e1e:	4b21      	ldr	r3, [pc, #132]	; (8009ea4 <vTaskSuspend+0x100>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d005      	beq.n	8009e32 <vTaskSuspend+0x8e>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8009e26:	f7fe fd93 	bl	8008950 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8009e2a:	f000 fde7 	bl	800a9fc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8009e2e:	f7fe fdbd 	bl	80089ac <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8009e32:	4b18      	ldr	r3, [pc, #96]	; (8009e94 <vTaskSuspend+0xf0>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	429a      	cmp	r2, r3
 8009e3a:	d126      	bne.n	8009e8a <vTaskSuspend+0xe6>
		{
			if( xSchedulerRunning != pdFALSE )
 8009e3c:	4b19      	ldr	r3, [pc, #100]	; (8009ea4 <vTaskSuspend+0x100>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d016      	beq.n	8009e72 <vTaskSuspend+0xce>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8009e44:	4b18      	ldr	r3, [pc, #96]	; (8009ea8 <vTaskSuspend+0x104>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d009      	beq.n	8009e60 <vTaskSuspend+0xbc>
 8009e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e50:	f383 8811 	msr	BASEPRI, r3
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	60bb      	str	r3, [r7, #8]
 8009e5e:	e7fe      	b.n	8009e5e <vTaskSuspend+0xba>
				portYIELD_WITHIN_API();
 8009e60:	4b12      	ldr	r3, [pc, #72]	; (8009eac <vTaskSuspend+0x108>)
 8009e62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e66:	601a      	str	r2, [r3, #0]
 8009e68:	f3bf 8f4f 	dsb	sy
 8009e6c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e70:	e00b      	b.n	8009e8a <vTaskSuspend+0xe6>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8009e72:	4b0b      	ldr	r3, [pc, #44]	; (8009ea0 <vTaskSuspend+0xfc>)
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	4b0e      	ldr	r3, [pc, #56]	; (8009eb0 <vTaskSuspend+0x10c>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d103      	bne.n	8009e86 <vTaskSuspend+0xe2>
					pxCurrentTCB = NULL;
 8009e7e:	4b05      	ldr	r3, [pc, #20]	; (8009e94 <vTaskSuspend+0xf0>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	601a      	str	r2, [r3, #0]
	}
 8009e84:	e001      	b.n	8009e8a <vTaskSuspend+0xe6>
					vTaskSwitchContext();
 8009e86:	f000 fadd 	bl	800a444 <vTaskSwitchContext>
	}
 8009e8a:	bf00      	nop
 8009e8c:	3710      	adds	r7, #16
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	20018784 	.word	0x20018784
 8009e98:	20018788 	.word	0x20018788
 8009e9c:	2001888c 	.word	0x2001888c
 8009ea0:	20018870 	.word	0x20018870
 8009ea4:	20018890 	.word	0x20018890
 8009ea8:	200188ac 	.word	0x200188ac
 8009eac:	e000ed04 	.word	0xe000ed04
 8009eb0:	20018884 	.word	0x20018884

08009eb4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b087      	sub	sp, #28
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d109      	bne.n	8009ede <prvTaskIsTaskSuspended+0x2a>
 8009eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ece:	f383 8811 	msr	BASEPRI, r3
 8009ed2:	f3bf 8f6f 	isb	sy
 8009ed6:	f3bf 8f4f 	dsb	sy
 8009eda:	60fb      	str	r3, [r7, #12]
 8009edc:	e7fe      	b.n	8009edc <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009ede:	693b      	ldr	r3, [r7, #16]
 8009ee0:	695b      	ldr	r3, [r3, #20]
 8009ee2:	4a0f      	ldr	r2, [pc, #60]	; (8009f20 <prvTaskIsTaskSuspended+0x6c>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d101      	bne.n	8009eec <prvTaskIsTaskSuspended+0x38>
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e000      	b.n	8009eee <prvTaskIsTaskSuspended+0x3a>
 8009eec:	2300      	movs	r3, #0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d00f      	beq.n	8009f12 <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ef6:	4a0b      	ldr	r2, [pc, #44]	; (8009f24 <prvTaskIsTaskSuspended+0x70>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d00a      	beq.n	8009f12 <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d101      	bne.n	8009f08 <prvTaskIsTaskSuspended+0x54>
 8009f04:	2301      	movs	r3, #1
 8009f06:	e000      	b.n	8009f0a <prvTaskIsTaskSuspended+0x56>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d001      	beq.n	8009f12 <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009f12:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8009f14:	4618      	mov	r0, r3
 8009f16:	371c      	adds	r7, #28
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr
 8009f20:	20018870 	.word	0x20018870
 8009f24:	20018844 	.word	0x20018844

08009f28 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b084      	sub	sp, #16
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d109      	bne.n	8009f4e <vTaskResume+0x26>
 8009f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3e:	f383 8811 	msr	BASEPRI, r3
 8009f42:	f3bf 8f6f 	isb	sy
 8009f46:	f3bf 8f4f 	dsb	sy
 8009f4a:	60bb      	str	r3, [r7, #8]
 8009f4c:	e7fe      	b.n	8009f4c <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d039      	beq.n	8009fc8 <vTaskResume+0xa0>
 8009f54:	4b1e      	ldr	r3, [pc, #120]	; (8009fd0 <vTaskResume+0xa8>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d034      	beq.n	8009fc8 <vTaskResume+0xa0>
		{
			taskENTER_CRITICAL();
 8009f5e:	f7fe fcf7 	bl	8008950 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8009f62:	68f8      	ldr	r0, [r7, #12]
 8009f64:	f7ff ffa6 	bl	8009eb4 <prvTaskIsTaskSuspended>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d02a      	beq.n	8009fc4 <vTaskResume+0x9c>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	3304      	adds	r3, #4
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7fe fbbc 	bl	80086f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	409a      	lsls	r2, r3
 8009f80:	4b14      	ldr	r3, [pc, #80]	; (8009fd4 <vTaskResume+0xac>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	4a13      	ldr	r2, [pc, #76]	; (8009fd4 <vTaskResume+0xac>)
 8009f88:	6013      	str	r3, [r2, #0]
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f8e:	4613      	mov	r3, r2
 8009f90:	009b      	lsls	r3, r3, #2
 8009f92:	4413      	add	r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	4a10      	ldr	r2, [pc, #64]	; (8009fd8 <vTaskResume+0xb0>)
 8009f98:	441a      	add	r2, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3304      	adds	r3, #4
 8009f9e:	4619      	mov	r1, r3
 8009fa0:	4610      	mov	r0, r2
 8009fa2:	f7fe fb48 	bl	8008636 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009faa:	4b09      	ldr	r3, [pc, #36]	; (8009fd0 <vTaskResume+0xa8>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d307      	bcc.n	8009fc4 <vTaskResume+0x9c>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8009fb4:	4b09      	ldr	r3, [pc, #36]	; (8009fdc <vTaskResume+0xb4>)
 8009fb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fba:	601a      	str	r2, [r3, #0]
 8009fbc:	f3bf 8f4f 	dsb	sy
 8009fc0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8009fc4:	f7fe fcf2 	bl	80089ac <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009fc8:	bf00      	nop
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	20018784 	.word	0x20018784
 8009fd4:	2001888c 	.word	0x2001888c
 8009fd8:	20018788 	.word	0x20018788
 8009fdc:	e000ed04 	.word	0xe000ed04

08009fe0 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b08a      	sub	sp, #40	; 0x28
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d109      	bne.n	800a00a <xTaskResumeFromISR+0x2a>
 8009ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffa:	f383 8811 	msr	BASEPRI, r3
 8009ffe:	f3bf 8f6f 	isb	sy
 800a002:	f3bf 8f4f 	dsb	sy
 800a006:	61bb      	str	r3, [r7, #24]
 800a008:	e7fe      	b.n	800a008 <xTaskResumeFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a00a:	f7fe fd73 	bl	8008af4 <vPortValidateInterruptPriority>
	__asm volatile
 800a00e:	f3ef 8211 	mrs	r2, BASEPRI
 800a012:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a016:	f383 8811 	msr	BASEPRI, r3
 800a01a:	f3bf 8f6f 	isb	sy
 800a01e:	f3bf 8f4f 	dsb	sy
 800a022:	617a      	str	r2, [r7, #20]
 800a024:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a026:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a028:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800a02a:	6a38      	ldr	r0, [r7, #32]
 800a02c:	f7ff ff42 	bl	8009eb4 <prvTaskIsTaskSuspended>
 800a030:	4603      	mov	r3, r0
 800a032:	2b00      	cmp	r3, #0
 800a034:	d02f      	beq.n	800a096 <xTaskResumeFromISR+0xb6>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a036:	4b1d      	ldr	r3, [pc, #116]	; (800a0ac <xTaskResumeFromISR+0xcc>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d125      	bne.n	800a08a <xTaskResumeFromISR+0xaa>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a03e:	6a3b      	ldr	r3, [r7, #32]
 800a040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a042:	4b1b      	ldr	r3, [pc, #108]	; (800a0b0 <xTaskResumeFromISR+0xd0>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a048:	429a      	cmp	r2, r3
 800a04a:	d301      	bcc.n	800a050 <xTaskResumeFromISR+0x70>
					{
						xYieldRequired = pdTRUE;
 800a04c:	2301      	movs	r3, #1
 800a04e:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a050:	6a3b      	ldr	r3, [r7, #32]
 800a052:	3304      	adds	r3, #4
 800a054:	4618      	mov	r0, r3
 800a056:	f7fe fb4b 	bl	80086f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a05a:	6a3b      	ldr	r3, [r7, #32]
 800a05c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a05e:	2201      	movs	r2, #1
 800a060:	409a      	lsls	r2, r3
 800a062:	4b14      	ldr	r3, [pc, #80]	; (800a0b4 <xTaskResumeFromISR+0xd4>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4313      	orrs	r3, r2
 800a068:	4a12      	ldr	r2, [pc, #72]	; (800a0b4 <xTaskResumeFromISR+0xd4>)
 800a06a:	6013      	str	r3, [r2, #0]
 800a06c:	6a3b      	ldr	r3, [r7, #32]
 800a06e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a070:	4613      	mov	r3, r2
 800a072:	009b      	lsls	r3, r3, #2
 800a074:	4413      	add	r3, r2
 800a076:	009b      	lsls	r3, r3, #2
 800a078:	4a0f      	ldr	r2, [pc, #60]	; (800a0b8 <xTaskResumeFromISR+0xd8>)
 800a07a:	441a      	add	r2, r3
 800a07c:	6a3b      	ldr	r3, [r7, #32]
 800a07e:	3304      	adds	r3, #4
 800a080:	4619      	mov	r1, r3
 800a082:	4610      	mov	r0, r2
 800a084:	f7fe fad7 	bl	8008636 <vListInsertEnd>
 800a088:	e005      	b.n	800a096 <xTaskResumeFromISR+0xb6>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a08a:	6a3b      	ldr	r3, [r7, #32]
 800a08c:	3318      	adds	r3, #24
 800a08e:	4619      	mov	r1, r3
 800a090:	480a      	ldr	r0, [pc, #40]	; (800a0bc <xTaskResumeFromISR+0xdc>)
 800a092:	f7fe fad0 	bl	8008636 <vListInsertEnd>
 800a096:	69fb      	ldr	r3, [r7, #28]
 800a098:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3728      	adds	r7, #40	; 0x28
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	200188ac 	.word	0x200188ac
 800a0b0:	20018784 	.word	0x20018784
 800a0b4:	2001888c 	.word	0x2001888c
 800a0b8:	20018788 	.word	0x20018788
 800a0bc:	20018844 	.word	0x20018844

0800a0c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b086      	sub	sp, #24
 800a0c4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800a0c6:	4b1e      	ldr	r3, [pc, #120]	; (800a140 <vTaskStartScheduler+0x80>)
 800a0c8:	9301      	str	r3, [sp, #4]
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	9300      	str	r3, [sp, #0]
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	2280      	movs	r2, #128	; 0x80
 800a0d2:	491c      	ldr	r1, [pc, #112]	; (800a144 <vTaskStartScheduler+0x84>)
 800a0d4:	481c      	ldr	r0, [pc, #112]	; (800a148 <vTaskStartScheduler+0x88>)
 800a0d6:	f7ff fc79 	bl	80099cc <xTaskCreate>
 800a0da:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d102      	bne.n	800a0e8 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 800a0e2:	f000 fe5b 	bl	800ad9c <xTimerCreateTimerTask>
 800a0e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d115      	bne.n	800a11a <vTaskStartScheduler+0x5a>
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a100:	4b12      	ldr	r3, [pc, #72]	; (800a14c <vTaskStartScheduler+0x8c>)
 800a102:	f04f 32ff 	mov.w	r2, #4294967295
 800a106:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a108:	4b11      	ldr	r3, [pc, #68]	; (800a150 <vTaskStartScheduler+0x90>)
 800a10a:	2201      	movs	r2, #1
 800a10c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a10e:	4b11      	ldr	r3, [pc, #68]	; (800a154 <vTaskStartScheduler+0x94>)
 800a110:	2200      	movs	r2, #0
 800a112:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a114:	f7fe fb90 	bl	8008838 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a118:	e00d      	b.n	800a136 <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a120:	d109      	bne.n	800a136 <vTaskStartScheduler+0x76>
 800a122:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a126:	f383 8811 	msr	BASEPRI, r3
 800a12a:	f3bf 8f6f 	isb	sy
 800a12e:	f3bf 8f4f 	dsb	sy
 800a132:	607b      	str	r3, [r7, #4]
 800a134:	e7fe      	b.n	800a134 <vTaskStartScheduler+0x74>
}
 800a136:	bf00      	nop
 800a138:	3710      	adds	r7, #16
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	200188a8 	.word	0x200188a8
 800a144:	08013978 	.word	0x08013978
 800a148:	0800a8b5 	.word	0x0800a8b5
 800a14c:	200188a4 	.word	0x200188a4
 800a150:	20018890 	.word	0x20018890
 800a154:	20018888 	.word	0x20018888

0800a158 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a158:	b480      	push	{r7}
 800a15a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a15c:	4b04      	ldr	r3, [pc, #16]	; (800a170 <vTaskSuspendAll+0x18>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	3301      	adds	r3, #1
 800a162:	4a03      	ldr	r2, [pc, #12]	; (800a170 <vTaskSuspendAll+0x18>)
 800a164:	6013      	str	r3, [r2, #0]
}
 800a166:	bf00      	nop
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr
 800a170:	200188ac 	.word	0x200188ac

0800a174 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b084      	sub	sp, #16
 800a178:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a17a:	2300      	movs	r3, #0
 800a17c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a17e:	2300      	movs	r3, #0
 800a180:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a182:	4b41      	ldr	r3, [pc, #260]	; (800a288 <xTaskResumeAll+0x114>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d109      	bne.n	800a19e <xTaskResumeAll+0x2a>
 800a18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18e:	f383 8811 	msr	BASEPRI, r3
 800a192:	f3bf 8f6f 	isb	sy
 800a196:	f3bf 8f4f 	dsb	sy
 800a19a:	603b      	str	r3, [r7, #0]
 800a19c:	e7fe      	b.n	800a19c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a19e:	f7fe fbd7 	bl	8008950 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a1a2:	4b39      	ldr	r3, [pc, #228]	; (800a288 <xTaskResumeAll+0x114>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	3b01      	subs	r3, #1
 800a1a8:	4a37      	ldr	r2, [pc, #220]	; (800a288 <xTaskResumeAll+0x114>)
 800a1aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1ac:	4b36      	ldr	r3, [pc, #216]	; (800a288 <xTaskResumeAll+0x114>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d161      	bne.n	800a278 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a1b4:	4b35      	ldr	r3, [pc, #212]	; (800a28c <xTaskResumeAll+0x118>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d05d      	beq.n	800a278 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a1bc:	e02e      	b.n	800a21c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a1be:	4b34      	ldr	r3, [pc, #208]	; (800a290 <xTaskResumeAll+0x11c>)
 800a1c0:	68db      	ldr	r3, [r3, #12]
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	3318      	adds	r3, #24
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f7fe fa90 	bl	80086f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	3304      	adds	r3, #4
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f7fe fa8b 	bl	80086f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1de:	2201      	movs	r2, #1
 800a1e0:	409a      	lsls	r2, r3
 800a1e2:	4b2c      	ldr	r3, [pc, #176]	; (800a294 <xTaskResumeAll+0x120>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	4a2a      	ldr	r2, [pc, #168]	; (800a294 <xTaskResumeAll+0x120>)
 800a1ea:	6013      	str	r3, [r2, #0]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4a27      	ldr	r2, [pc, #156]	; (800a298 <xTaskResumeAll+0x124>)
 800a1fa:	441a      	add	r2, r3
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	3304      	adds	r3, #4
 800a200:	4619      	mov	r1, r3
 800a202:	4610      	mov	r0, r2
 800a204:	f7fe fa17 	bl	8008636 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a20c:	4b23      	ldr	r3, [pc, #140]	; (800a29c <xTaskResumeAll+0x128>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a212:	429a      	cmp	r2, r3
 800a214:	d302      	bcc.n	800a21c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800a216:	4b22      	ldr	r3, [pc, #136]	; (800a2a0 <xTaskResumeAll+0x12c>)
 800a218:	2201      	movs	r2, #1
 800a21a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a21c:	4b1c      	ldr	r3, [pc, #112]	; (800a290 <xTaskResumeAll+0x11c>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d1cc      	bne.n	800a1be <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d001      	beq.n	800a22e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a22a:	f000 fbe7 	bl	800a9fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a22e:	4b1d      	ldr	r3, [pc, #116]	; (800a2a4 <xTaskResumeAll+0x130>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d010      	beq.n	800a25c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a23a:	f000 f847 	bl	800a2cc <xTaskIncrementTick>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d002      	beq.n	800a24a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800a244:	4b16      	ldr	r3, [pc, #88]	; (800a2a0 <xTaskResumeAll+0x12c>)
 800a246:	2201      	movs	r2, #1
 800a248:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	3b01      	subs	r3, #1
 800a24e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d1f1      	bne.n	800a23a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800a256:	4b13      	ldr	r3, [pc, #76]	; (800a2a4 <xTaskResumeAll+0x130>)
 800a258:	2200      	movs	r2, #0
 800a25a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a25c:	4b10      	ldr	r3, [pc, #64]	; (800a2a0 <xTaskResumeAll+0x12c>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d009      	beq.n	800a278 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a264:	2301      	movs	r3, #1
 800a266:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a268:	4b0f      	ldr	r3, [pc, #60]	; (800a2a8 <xTaskResumeAll+0x134>)
 800a26a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a26e:	601a      	str	r2, [r3, #0]
 800a270:	f3bf 8f4f 	dsb	sy
 800a274:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a278:	f7fe fb98 	bl	80089ac <vPortExitCritical>

	return xAlreadyYielded;
 800a27c:	68bb      	ldr	r3, [r7, #8]
}
 800a27e:	4618      	mov	r0, r3
 800a280:	3710      	adds	r7, #16
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}
 800a286:	bf00      	nop
 800a288:	200188ac 	.word	0x200188ac
 800a28c:	20018884 	.word	0x20018884
 800a290:	20018844 	.word	0x20018844
 800a294:	2001888c 	.word	0x2001888c
 800a298:	20018788 	.word	0x20018788
 800a29c:	20018784 	.word	0x20018784
 800a2a0:	20018898 	.word	0x20018898
 800a2a4:	20018894 	.word	0x20018894
 800a2a8:	e000ed04 	.word	0xe000ed04

0800a2ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b083      	sub	sp, #12
 800a2b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a2b2:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <xTaskGetTickCount+0x1c>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a2b8:	687b      	ldr	r3, [r7, #4]
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	370c      	adds	r7, #12
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c4:	4770      	bx	lr
 800a2c6:	bf00      	nop
 800a2c8:	20018888 	.word	0x20018888

0800a2cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b086      	sub	sp, #24
 800a2d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2d6:	4b50      	ldr	r3, [pc, #320]	; (800a418 <xTaskIncrementTick+0x14c>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	f040 808c 	bne.w	800a3f8 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800a2e0:	4b4e      	ldr	r3, [pc, #312]	; (800a41c <xTaskIncrementTick+0x150>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a2e8:	4a4c      	ldr	r2, [pc, #304]	; (800a41c <xTaskIncrementTick+0x150>)
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d11f      	bne.n	800a334 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800a2f4:	4b4a      	ldr	r3, [pc, #296]	; (800a420 <xTaskIncrementTick+0x154>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d009      	beq.n	800a312 <xTaskIncrementTick+0x46>
 800a2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a302:	f383 8811 	msr	BASEPRI, r3
 800a306:	f3bf 8f6f 	isb	sy
 800a30a:	f3bf 8f4f 	dsb	sy
 800a30e:	603b      	str	r3, [r7, #0]
 800a310:	e7fe      	b.n	800a310 <xTaskIncrementTick+0x44>
 800a312:	4b43      	ldr	r3, [pc, #268]	; (800a420 <xTaskIncrementTick+0x154>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	60fb      	str	r3, [r7, #12]
 800a318:	4b42      	ldr	r3, [pc, #264]	; (800a424 <xTaskIncrementTick+0x158>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a40      	ldr	r2, [pc, #256]	; (800a420 <xTaskIncrementTick+0x154>)
 800a31e:	6013      	str	r3, [r2, #0]
 800a320:	4a40      	ldr	r2, [pc, #256]	; (800a424 <xTaskIncrementTick+0x158>)
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	6013      	str	r3, [r2, #0]
 800a326:	4b40      	ldr	r3, [pc, #256]	; (800a428 <xTaskIncrementTick+0x15c>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	3301      	adds	r3, #1
 800a32c:	4a3e      	ldr	r2, [pc, #248]	; (800a428 <xTaskIncrementTick+0x15c>)
 800a32e:	6013      	str	r3, [r2, #0]
 800a330:	f000 fb64 	bl	800a9fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a334:	4b3d      	ldr	r3, [pc, #244]	; (800a42c <xTaskIncrementTick+0x160>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	693a      	ldr	r2, [r7, #16]
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d34d      	bcc.n	800a3da <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a33e:	4b38      	ldr	r3, [pc, #224]	; (800a420 <xTaskIncrementTick+0x154>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d101      	bne.n	800a34c <xTaskIncrementTick+0x80>
 800a348:	2301      	movs	r3, #1
 800a34a:	e000      	b.n	800a34e <xTaskIncrementTick+0x82>
 800a34c:	2300      	movs	r3, #0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d004      	beq.n	800a35c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a352:	4b36      	ldr	r3, [pc, #216]	; (800a42c <xTaskIncrementTick+0x160>)
 800a354:	f04f 32ff 	mov.w	r2, #4294967295
 800a358:	601a      	str	r2, [r3, #0]
					break;
 800a35a:	e03e      	b.n	800a3da <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a35c:	4b30      	ldr	r3, [pc, #192]	; (800a420 <xTaskIncrementTick+0x154>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a36c:	693a      	ldr	r2, [r7, #16]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	429a      	cmp	r2, r3
 800a372:	d203      	bcs.n	800a37c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a374:	4a2d      	ldr	r2, [pc, #180]	; (800a42c <xTaskIncrementTick+0x160>)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6013      	str	r3, [r2, #0]
						break;
 800a37a:	e02e      	b.n	800a3da <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	3304      	adds	r3, #4
 800a380:	4618      	mov	r0, r3
 800a382:	f7fe f9b5 	bl	80086f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d004      	beq.n	800a398 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	3318      	adds	r3, #24
 800a392:	4618      	mov	r0, r3
 800a394:	f7fe f9ac 	bl	80086f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a39c:	2201      	movs	r2, #1
 800a39e:	409a      	lsls	r2, r3
 800a3a0:	4b23      	ldr	r3, [pc, #140]	; (800a430 <xTaskIncrementTick+0x164>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	4a22      	ldr	r2, [pc, #136]	; (800a430 <xTaskIncrementTick+0x164>)
 800a3a8:	6013      	str	r3, [r2, #0]
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	4413      	add	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	4a1f      	ldr	r2, [pc, #124]	; (800a434 <xTaskIncrementTick+0x168>)
 800a3b8:	441a      	add	r2, r3
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	3304      	adds	r3, #4
 800a3be:	4619      	mov	r1, r3
 800a3c0:	4610      	mov	r0, r2
 800a3c2:	f7fe f938 	bl	8008636 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3ca:	4b1b      	ldr	r3, [pc, #108]	; (800a438 <xTaskIncrementTick+0x16c>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	d3b4      	bcc.n	800a33e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3d8:	e7b1      	b.n	800a33e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a3da:	4b17      	ldr	r3, [pc, #92]	; (800a438 <xTaskIncrementTick+0x16c>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e0:	4914      	ldr	r1, [pc, #80]	; (800a434 <xTaskIncrementTick+0x168>)
 800a3e2:	4613      	mov	r3, r2
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4413      	add	r3, r2
 800a3e8:	009b      	lsls	r3, r3, #2
 800a3ea:	440b      	add	r3, r1
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d907      	bls.n	800a402 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	617b      	str	r3, [r7, #20]
 800a3f6:	e004      	b.n	800a402 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a3f8:	4b10      	ldr	r3, [pc, #64]	; (800a43c <xTaskIncrementTick+0x170>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	3301      	adds	r3, #1
 800a3fe:	4a0f      	ldr	r2, [pc, #60]	; (800a43c <xTaskIncrementTick+0x170>)
 800a400:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a402:	4b0f      	ldr	r3, [pc, #60]	; (800a440 <xTaskIncrementTick+0x174>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d001      	beq.n	800a40e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800a40a:	2301      	movs	r3, #1
 800a40c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a40e:	697b      	ldr	r3, [r7, #20]
}
 800a410:	4618      	mov	r0, r3
 800a412:	3718      	adds	r7, #24
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}
 800a418:	200188ac 	.word	0x200188ac
 800a41c:	20018888 	.word	0x20018888
 800a420:	2001883c 	.word	0x2001883c
 800a424:	20018840 	.word	0x20018840
 800a428:	2001889c 	.word	0x2001889c
 800a42c:	200188a4 	.word	0x200188a4
 800a430:	2001888c 	.word	0x2001888c
 800a434:	20018788 	.word	0x20018788
 800a438:	20018784 	.word	0x20018784
 800a43c:	20018894 	.word	0x20018894
 800a440:	20018898 	.word	0x20018898

0800a444 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a444:	b480      	push	{r7}
 800a446:	b087      	sub	sp, #28
 800a448:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a44a:	4b26      	ldr	r3, [pc, #152]	; (800a4e4 <vTaskSwitchContext+0xa0>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d003      	beq.n	800a45a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a452:	4b25      	ldr	r3, [pc, #148]	; (800a4e8 <vTaskSwitchContext+0xa4>)
 800a454:	2201      	movs	r2, #1
 800a456:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a458:	e03e      	b.n	800a4d8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800a45a:	4b23      	ldr	r3, [pc, #140]	; (800a4e8 <vTaskSwitchContext+0xa4>)
 800a45c:	2200      	movs	r2, #0
 800a45e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a460:	4b22      	ldr	r3, [pc, #136]	; (800a4ec <vTaskSwitchContext+0xa8>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	fab3 f383 	clz	r3, r3
 800a46c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a46e:	7afb      	ldrb	r3, [r7, #11]
 800a470:	f1c3 031f 	rsb	r3, r3, #31
 800a474:	617b      	str	r3, [r7, #20]
 800a476:	491e      	ldr	r1, [pc, #120]	; (800a4f0 <vTaskSwitchContext+0xac>)
 800a478:	697a      	ldr	r2, [r7, #20]
 800a47a:	4613      	mov	r3, r2
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	4413      	add	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	440b      	add	r3, r1
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d109      	bne.n	800a49e <vTaskSwitchContext+0x5a>
	__asm volatile
 800a48a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a48e:	f383 8811 	msr	BASEPRI, r3
 800a492:	f3bf 8f6f 	isb	sy
 800a496:	f3bf 8f4f 	dsb	sy
 800a49a:	607b      	str	r3, [r7, #4]
 800a49c:	e7fe      	b.n	800a49c <vTaskSwitchContext+0x58>
 800a49e:	697a      	ldr	r2, [r7, #20]
 800a4a0:	4613      	mov	r3, r2
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	4413      	add	r3, r2
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	4a11      	ldr	r2, [pc, #68]	; (800a4f0 <vTaskSwitchContext+0xac>)
 800a4aa:	4413      	add	r3, r2
 800a4ac:	613b      	str	r3, [r7, #16]
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	685a      	ldr	r2, [r3, #4]
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	605a      	str	r2, [r3, #4]
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	685a      	ldr	r2, [r3, #4]
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	3308      	adds	r3, #8
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d104      	bne.n	800a4ce <vTaskSwitchContext+0x8a>
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	685a      	ldr	r2, [r3, #4]
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	605a      	str	r2, [r3, #4]
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	4a07      	ldr	r2, [pc, #28]	; (800a4f4 <vTaskSwitchContext+0xb0>)
 800a4d6:	6013      	str	r3, [r2, #0]
}
 800a4d8:	bf00      	nop
 800a4da:	371c      	adds	r7, #28
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr
 800a4e4:	200188ac 	.word	0x200188ac
 800a4e8:	20018898 	.word	0x20018898
 800a4ec:	2001888c 	.word	0x2001888c
 800a4f0:	20018788 	.word	0x20018788
 800a4f4:	20018784 	.word	0x20018784

0800a4f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d109      	bne.n	800a51c <vTaskPlaceOnEventList+0x24>
 800a508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a50c:	f383 8811 	msr	BASEPRI, r3
 800a510:	f3bf 8f6f 	isb	sy
 800a514:	f3bf 8f4f 	dsb	sy
 800a518:	60fb      	str	r3, [r7, #12]
 800a51a:	e7fe      	b.n	800a51a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a51c:	4b07      	ldr	r3, [pc, #28]	; (800a53c <vTaskPlaceOnEventList+0x44>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	3318      	adds	r3, #24
 800a522:	4619      	mov	r1, r3
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f7fe f8aa 	bl	800867e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a52a:	2101      	movs	r1, #1
 800a52c:	6838      	ldr	r0, [r7, #0]
 800a52e:	f000 fbcf 	bl	800acd0 <prvAddCurrentTaskToDelayedList>
}
 800a532:	bf00      	nop
 800a534:	3710      	adds	r7, #16
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	20018784 	.word	0x20018784

0800a540 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d109      	bne.n	800a566 <vTaskPlaceOnUnorderedEventList+0x26>
 800a552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a556:	f383 8811 	msr	BASEPRI, r3
 800a55a:	f3bf 8f6f 	isb	sy
 800a55e:	f3bf 8f4f 	dsb	sy
 800a562:	617b      	str	r3, [r7, #20]
 800a564:	e7fe      	b.n	800a564 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800a566:	4b11      	ldr	r3, [pc, #68]	; (800a5ac <vTaskPlaceOnUnorderedEventList+0x6c>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d109      	bne.n	800a582 <vTaskPlaceOnUnorderedEventList+0x42>
 800a56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a572:	f383 8811 	msr	BASEPRI, r3
 800a576:	f3bf 8f6f 	isb	sy
 800a57a:	f3bf 8f4f 	dsb	sy
 800a57e:	613b      	str	r3, [r7, #16]
 800a580:	e7fe      	b.n	800a580 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a582:	4b0b      	ldr	r3, [pc, #44]	; (800a5b0 <vTaskPlaceOnUnorderedEventList+0x70>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	68ba      	ldr	r2, [r7, #8]
 800a588:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800a58c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a58e:	4b08      	ldr	r3, [pc, #32]	; (800a5b0 <vTaskPlaceOnUnorderedEventList+0x70>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	3318      	adds	r3, #24
 800a594:	4619      	mov	r1, r3
 800a596:	68f8      	ldr	r0, [r7, #12]
 800a598:	f7fe f84d 	bl	8008636 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a59c:	2101      	movs	r1, #1
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 fb96 	bl	800acd0 <prvAddCurrentTaskToDelayedList>
}
 800a5a4:	bf00      	nop
 800a5a6:	3718      	adds	r7, #24
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}
 800a5ac:	200188ac 	.word	0x200188ac
 800a5b0:	20018784 	.word	0x20018784

0800a5b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b086      	sub	sp, #24
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	60f8      	str	r0, [r7, #12]
 800a5bc:	60b9      	str	r1, [r7, #8]
 800a5be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d109      	bne.n	800a5da <vTaskPlaceOnEventListRestricted+0x26>
 800a5c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ca:	f383 8811 	msr	BASEPRI, r3
 800a5ce:	f3bf 8f6f 	isb	sy
 800a5d2:	f3bf 8f4f 	dsb	sy
 800a5d6:	617b      	str	r3, [r7, #20]
 800a5d8:	e7fe      	b.n	800a5d8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a5da:	4b0a      	ldr	r3, [pc, #40]	; (800a604 <vTaskPlaceOnEventListRestricted+0x50>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	3318      	adds	r3, #24
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	68f8      	ldr	r0, [r7, #12]
 800a5e4:	f7fe f827 	bl	8008636 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d002      	beq.n	800a5f4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800a5ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a5f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a5f4:	6879      	ldr	r1, [r7, #4]
 800a5f6:	68b8      	ldr	r0, [r7, #8]
 800a5f8:	f000 fb6a 	bl	800acd0 <prvAddCurrentTaskToDelayedList>
	}
 800a5fc:	bf00      	nop
 800a5fe:	3718      	adds	r7, #24
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	20018784 	.word	0x20018784

0800a608 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b086      	sub	sp, #24
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	68db      	ldr	r3, [r3, #12]
 800a616:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d109      	bne.n	800a632 <xTaskRemoveFromEventList+0x2a>
 800a61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a622:	f383 8811 	msr	BASEPRI, r3
 800a626:	f3bf 8f6f 	isb	sy
 800a62a:	f3bf 8f4f 	dsb	sy
 800a62e:	60fb      	str	r3, [r7, #12]
 800a630:	e7fe      	b.n	800a630 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	3318      	adds	r3, #24
 800a636:	4618      	mov	r0, r3
 800a638:	f7fe f85a 	bl	80086f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a63c:	4b1d      	ldr	r3, [pc, #116]	; (800a6b4 <xTaskRemoveFromEventList+0xac>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d11c      	bne.n	800a67e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	3304      	adds	r3, #4
 800a648:	4618      	mov	r0, r3
 800a64a:	f7fe f851 	bl	80086f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a652:	2201      	movs	r2, #1
 800a654:	409a      	lsls	r2, r3
 800a656:	4b18      	ldr	r3, [pc, #96]	; (800a6b8 <xTaskRemoveFromEventList+0xb0>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4313      	orrs	r3, r2
 800a65c:	4a16      	ldr	r2, [pc, #88]	; (800a6b8 <xTaskRemoveFromEventList+0xb0>)
 800a65e:	6013      	str	r3, [r2, #0]
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a664:	4613      	mov	r3, r2
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4413      	add	r3, r2
 800a66a:	009b      	lsls	r3, r3, #2
 800a66c:	4a13      	ldr	r2, [pc, #76]	; (800a6bc <xTaskRemoveFromEventList+0xb4>)
 800a66e:	441a      	add	r2, r3
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	3304      	adds	r3, #4
 800a674:	4619      	mov	r1, r3
 800a676:	4610      	mov	r0, r2
 800a678:	f7fd ffdd 	bl	8008636 <vListInsertEnd>
 800a67c:	e005      	b.n	800a68a <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	3318      	adds	r3, #24
 800a682:	4619      	mov	r1, r3
 800a684:	480e      	ldr	r0, [pc, #56]	; (800a6c0 <xTaskRemoveFromEventList+0xb8>)
 800a686:	f7fd ffd6 	bl	8008636 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a68e:	4b0d      	ldr	r3, [pc, #52]	; (800a6c4 <xTaskRemoveFromEventList+0xbc>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a694:	429a      	cmp	r2, r3
 800a696:	d905      	bls.n	800a6a4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a698:	2301      	movs	r3, #1
 800a69a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a69c:	4b0a      	ldr	r3, [pc, #40]	; (800a6c8 <xTaskRemoveFromEventList+0xc0>)
 800a69e:	2201      	movs	r2, #1
 800a6a0:	601a      	str	r2, [r3, #0]
 800a6a2:	e001      	b.n	800a6a8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800a6a8:	697b      	ldr	r3, [r7, #20]
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3718      	adds	r7, #24
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	200188ac 	.word	0x200188ac
 800a6b8:	2001888c 	.word	0x2001888c
 800a6bc:	20018788 	.word	0x20018788
 800a6c0:	20018844 	.word	0x20018844
 800a6c4:	20018784 	.word	0x20018784
 800a6c8:	20018898 	.word	0x20018898

0800a6cc <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b086      	sub	sp, #24
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;
BaseType_t xReturn;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800a6d6:	4b2b      	ldr	r3, [pc, #172]	; (800a784 <xTaskRemoveFromUnorderedEventList+0xb8>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d109      	bne.n	800a6f2 <xTaskRemoveFromUnorderedEventList+0x26>
 800a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e2:	f383 8811 	msr	BASEPRI, r3
 800a6e6:	f3bf 8f6f 	isb	sy
 800a6ea:	f3bf 8f4f 	dsb	sy
 800a6ee:	60fb      	str	r3, [r7, #12]
 800a6f0:	e7fe      	b.n	800a6f0 <xTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	68db      	ldr	r3, [r3, #12]
 800a700:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d109      	bne.n	800a71c <xTaskRemoveFromUnorderedEventList+0x50>
 800a708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70c:	f383 8811 	msr	BASEPRI, r3
 800a710:	f3bf 8f6f 	isb	sy
 800a714:	f3bf 8f4f 	dsb	sy
 800a718:	60bb      	str	r3, [r7, #8]
 800a71a:	e7fe      	b.n	800a71a <xTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f7fd ffe7 	bl	80086f0 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	3304      	adds	r3, #4
 800a726:	4618      	mov	r0, r3
 800a728:	f7fd ffe2 	bl	80086f0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a730:	2201      	movs	r2, #1
 800a732:	409a      	lsls	r2, r3
 800a734:	4b14      	ldr	r3, [pc, #80]	; (800a788 <xTaskRemoveFromUnorderedEventList+0xbc>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4313      	orrs	r3, r2
 800a73a:	4a13      	ldr	r2, [pc, #76]	; (800a788 <xTaskRemoveFromUnorderedEventList+0xbc>)
 800a73c:	6013      	str	r3, [r2, #0]
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a742:	4613      	mov	r3, r2
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	4413      	add	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	4a10      	ldr	r2, [pc, #64]	; (800a78c <xTaskRemoveFromUnorderedEventList+0xc0>)
 800a74c:	441a      	add	r2, r3
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	3304      	adds	r3, #4
 800a752:	4619      	mov	r1, r3
 800a754:	4610      	mov	r0, r2
 800a756:	f7fd ff6e 	bl	8008636 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a75e:	4b0c      	ldr	r3, [pc, #48]	; (800a790 <xTaskRemoveFromUnorderedEventList+0xc4>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a764:	429a      	cmp	r2, r3
 800a766:	d905      	bls.n	800a774 <xTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 800a768:	2301      	movs	r3, #1
 800a76a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a76c:	4b09      	ldr	r3, [pc, #36]	; (800a794 <xTaskRemoveFromUnorderedEventList+0xc8>)
 800a76e:	2201      	movs	r2, #1
 800a770:	601a      	str	r2, [r3, #0]
 800a772:	e001      	b.n	800a778 <xTaskRemoveFromUnorderedEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 800a774:	2300      	movs	r3, #0
 800a776:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a778:	697b      	ldr	r3, [r7, #20]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3718      	adds	r7, #24
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop
 800a784:	200188ac 	.word	0x200188ac
 800a788:	2001888c 	.word	0x2001888c
 800a78c:	20018788 	.word	0x20018788
 800a790:	20018784 	.word	0x20018784
 800a794:	20018898 	.word	0x20018898

0800a798 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a798:	b480      	push	{r7}
 800a79a:	b085      	sub	sp, #20
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d109      	bne.n	800a7ba <vTaskSetTimeOutState+0x22>
 800a7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7aa:	f383 8811 	msr	BASEPRI, r3
 800a7ae:	f3bf 8f6f 	isb	sy
 800a7b2:	f3bf 8f4f 	dsb	sy
 800a7b6:	60fb      	str	r3, [r7, #12]
 800a7b8:	e7fe      	b.n	800a7b8 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a7ba:	4b07      	ldr	r3, [pc, #28]	; (800a7d8 <vTaskSetTimeOutState+0x40>)
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a7c2:	4b06      	ldr	r3, [pc, #24]	; (800a7dc <vTaskSetTimeOutState+0x44>)
 800a7c4:	681a      	ldr	r2, [r3, #0]
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	605a      	str	r2, [r3, #4]
}
 800a7ca:	bf00      	nop
 800a7cc:	3714      	adds	r7, #20
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	2001889c 	.word	0x2001889c
 800a7dc:	20018888 	.word	0x20018888

0800a7e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b086      	sub	sp, #24
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d109      	bne.n	800a804 <xTaskCheckForTimeOut+0x24>
 800a7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	60fb      	str	r3, [r7, #12]
 800a802:	e7fe      	b.n	800a802 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d109      	bne.n	800a81e <xTaskCheckForTimeOut+0x3e>
 800a80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	60bb      	str	r3, [r7, #8]
 800a81c:	e7fe      	b.n	800a81c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800a81e:	f7fe f897 	bl	8008950 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a822:	4b1c      	ldr	r3, [pc, #112]	; (800a894 <xTaskCheckForTimeOut+0xb4>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a830:	d102      	bne.n	800a838 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a832:	2300      	movs	r3, #0
 800a834:	617b      	str	r3, [r7, #20]
 800a836:	e026      	b.n	800a886 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	4b16      	ldr	r3, [pc, #88]	; (800a898 <xTaskCheckForTimeOut+0xb8>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	429a      	cmp	r2, r3
 800a842:	d007      	beq.n	800a854 <xTaskCheckForTimeOut+0x74>
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	685a      	ldr	r2, [r3, #4]
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d802      	bhi.n	800a854 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a84e:	2301      	movs	r3, #1
 800a850:	617b      	str	r3, [r7, #20]
 800a852:	e018      	b.n	800a886 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	693a      	ldr	r2, [r7, #16]
 800a85a:	1ad2      	subs	r2, r2, r3
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	429a      	cmp	r2, r3
 800a862:	d20e      	bcs.n	800a882 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	681a      	ldr	r2, [r3, #0]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6859      	ldr	r1, [r3, #4]
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	1acb      	subs	r3, r1, r3
 800a870:	441a      	add	r2, r3
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f7ff ff8e 	bl	800a798 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800a87c:	2300      	movs	r3, #0
 800a87e:	617b      	str	r3, [r7, #20]
 800a880:	e001      	b.n	800a886 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 800a882:	2301      	movs	r3, #1
 800a884:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a886:	f7fe f891 	bl	80089ac <vPortExitCritical>

	return xReturn;
 800a88a:	697b      	ldr	r3, [r7, #20]
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3718      	adds	r7, #24
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}
 800a894:	20018888 	.word	0x20018888
 800a898:	2001889c 	.word	0x2001889c

0800a89c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a89c:	b480      	push	{r7}
 800a89e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a8a0:	4b03      	ldr	r3, [pc, #12]	; (800a8b0 <vTaskMissedYield+0x14>)
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	601a      	str	r2, [r3, #0]
}
 800a8a6:	bf00      	nop
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr
 800a8b0:	20018898 	.word	0x20018898

0800a8b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a8bc:	f000 f852 	bl	800a964 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a8c0:	4b06      	ldr	r3, [pc, #24]	; (800a8dc <prvIdleTask+0x28>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d9f9      	bls.n	800a8bc <prvIdleTask+0x8>
			{
				taskYIELD();
 800a8c8:	4b05      	ldr	r3, [pc, #20]	; (800a8e0 <prvIdleTask+0x2c>)
 800a8ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8ce:	601a      	str	r2, [r3, #0]
 800a8d0:	f3bf 8f4f 	dsb	sy
 800a8d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a8d8:	e7f0      	b.n	800a8bc <prvIdleTask+0x8>
 800a8da:	bf00      	nop
 800a8dc:	20018788 	.word	0x20018788
 800a8e0:	e000ed04 	.word	0xe000ed04

0800a8e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	607b      	str	r3, [r7, #4]
 800a8ee:	e00c      	b.n	800a90a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	4613      	mov	r3, r2
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	4413      	add	r3, r2
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	4a12      	ldr	r2, [pc, #72]	; (800a944 <prvInitialiseTaskLists+0x60>)
 800a8fc:	4413      	add	r3, r2
 800a8fe:	4618      	mov	r0, r3
 800a900:	f7fd fe6c 	bl	80085dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	3301      	adds	r3, #1
 800a908:	607b      	str	r3, [r7, #4]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2b06      	cmp	r3, #6
 800a90e:	d9ef      	bls.n	800a8f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a910:	480d      	ldr	r0, [pc, #52]	; (800a948 <prvInitialiseTaskLists+0x64>)
 800a912:	f7fd fe63 	bl	80085dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a916:	480d      	ldr	r0, [pc, #52]	; (800a94c <prvInitialiseTaskLists+0x68>)
 800a918:	f7fd fe60 	bl	80085dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a91c:	480c      	ldr	r0, [pc, #48]	; (800a950 <prvInitialiseTaskLists+0x6c>)
 800a91e:	f7fd fe5d 	bl	80085dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a922:	480c      	ldr	r0, [pc, #48]	; (800a954 <prvInitialiseTaskLists+0x70>)
 800a924:	f7fd fe5a 	bl	80085dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a928:	480b      	ldr	r0, [pc, #44]	; (800a958 <prvInitialiseTaskLists+0x74>)
 800a92a:	f7fd fe57 	bl	80085dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a92e:	4b0b      	ldr	r3, [pc, #44]	; (800a95c <prvInitialiseTaskLists+0x78>)
 800a930:	4a05      	ldr	r2, [pc, #20]	; (800a948 <prvInitialiseTaskLists+0x64>)
 800a932:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a934:	4b0a      	ldr	r3, [pc, #40]	; (800a960 <prvInitialiseTaskLists+0x7c>)
 800a936:	4a05      	ldr	r2, [pc, #20]	; (800a94c <prvInitialiseTaskLists+0x68>)
 800a938:	601a      	str	r2, [r3, #0]
}
 800a93a:	bf00      	nop
 800a93c:	3708      	adds	r7, #8
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	20018788 	.word	0x20018788
 800a948:	20018814 	.word	0x20018814
 800a94c:	20018828 	.word	0x20018828
 800a950:	20018844 	.word	0x20018844
 800a954:	20018858 	.word	0x20018858
 800a958:	20018870 	.word	0x20018870
 800a95c:	2001883c 	.word	0x2001883c
 800a960:	20018840 	.word	0x20018840

0800a964 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b082      	sub	sp, #8
 800a968:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a96a:	e028      	b.n	800a9be <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800a96c:	f7ff fbf4 	bl	800a158 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800a970:	4b17      	ldr	r3, [pc, #92]	; (800a9d0 <prvCheckTasksWaitingTermination+0x6c>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	2b00      	cmp	r3, #0
 800a976:	bf0c      	ite	eq
 800a978:	2301      	moveq	r3, #1
 800a97a:	2300      	movne	r3, #0
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800a980:	f7ff fbf8 	bl	800a174 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d119      	bne.n	800a9be <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800a98a:	f7fd ffe1 	bl	8008950 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a98e:	4b10      	ldr	r3, [pc, #64]	; (800a9d0 <prvCheckTasksWaitingTermination+0x6c>)
 800a990:	68db      	ldr	r3, [r3, #12]
 800a992:	68db      	ldr	r3, [r3, #12]
 800a994:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	3304      	adds	r3, #4
 800a99a:	4618      	mov	r0, r3
 800a99c:	f7fd fea8 	bl	80086f0 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800a9a0:	4b0c      	ldr	r3, [pc, #48]	; (800a9d4 <prvCheckTasksWaitingTermination+0x70>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	3b01      	subs	r3, #1
 800a9a6:	4a0b      	ldr	r2, [pc, #44]	; (800a9d4 <prvCheckTasksWaitingTermination+0x70>)
 800a9a8:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800a9aa:	4b0b      	ldr	r3, [pc, #44]	; (800a9d8 <prvCheckTasksWaitingTermination+0x74>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	3b01      	subs	r3, #1
 800a9b0:	4a09      	ldr	r2, [pc, #36]	; (800a9d8 <prvCheckTasksWaitingTermination+0x74>)
 800a9b2:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800a9b4:	f7fd fffa 	bl	80089ac <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800a9b8:	6838      	ldr	r0, [r7, #0]
 800a9ba:	f000 f80f 	bl	800a9dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a9be:	4b06      	ldr	r3, [pc, #24]	; (800a9d8 <prvCheckTasksWaitingTermination+0x74>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1d2      	bne.n	800a96c <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a9c6:	bf00      	nop
 800a9c8:	3708      	adds	r7, #8
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}
 800a9ce:	bf00      	nop
 800a9d0:	20018858 	.word	0x20018858
 800a9d4:	20018884 	.word	0x20018884
 800a9d8:	2001886c 	.word	0x2001886c

0800a9dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f7fe f983 	bl	8008cf4 <vPortFree>
			vPortFree( pxTCB );
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f7fe f980 	bl	8008cf4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a9f4:	bf00      	nop
 800a9f6:	3708      	adds	r7, #8
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b083      	sub	sp, #12
 800aa00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa02:	4b0f      	ldr	r3, [pc, #60]	; (800aa40 <prvResetNextTaskUnblockTime+0x44>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d101      	bne.n	800aa10 <prvResetNextTaskUnblockTime+0x14>
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	e000      	b.n	800aa12 <prvResetNextTaskUnblockTime+0x16>
 800aa10:	2300      	movs	r3, #0
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d004      	beq.n	800aa20 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aa16:	4b0b      	ldr	r3, [pc, #44]	; (800aa44 <prvResetNextTaskUnblockTime+0x48>)
 800aa18:	f04f 32ff 	mov.w	r2, #4294967295
 800aa1c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aa1e:	e008      	b.n	800aa32 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aa20:	4b07      	ldr	r3, [pc, #28]	; (800aa40 <prvResetNextTaskUnblockTime+0x44>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	68db      	ldr	r3, [r3, #12]
 800aa28:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	4a05      	ldr	r2, [pc, #20]	; (800aa44 <prvResetNextTaskUnblockTime+0x48>)
 800aa30:	6013      	str	r3, [r2, #0]
}
 800aa32:	bf00      	nop
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	2001883c 	.word	0x2001883c
 800aa44:	200188a4 	.word	0x200188a4

0800aa48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aa48:	b480      	push	{r7}
 800aa4a:	b083      	sub	sp, #12
 800aa4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aa4e:	4b0b      	ldr	r3, [pc, #44]	; (800aa7c <xTaskGetSchedulerState+0x34>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d102      	bne.n	800aa5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aa56:	2301      	movs	r3, #1
 800aa58:	607b      	str	r3, [r7, #4]
 800aa5a:	e008      	b.n	800aa6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa5c:	4b08      	ldr	r3, [pc, #32]	; (800aa80 <xTaskGetSchedulerState+0x38>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d102      	bne.n	800aa6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aa64:	2302      	movs	r3, #2
 800aa66:	607b      	str	r3, [r7, #4]
 800aa68:	e001      	b.n	800aa6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aa6e:	687b      	ldr	r3, [r7, #4]
	}
 800aa70:	4618      	mov	r0, r3
 800aa72:	370c      	adds	r7, #12
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr
 800aa7c:	20018890 	.word	0x20018890
 800aa80:	200188ac 	.word	0x200188ac

0800aa84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d062      	beq.n	800ab5c <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa9a:	4b32      	ldr	r3, [pc, #200]	; (800ab64 <vTaskPriorityInherit+0xe0>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d25b      	bcs.n	800ab5c <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	699b      	ldr	r3, [r3, #24]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	db06      	blt.n	800aaba <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aaac:	4b2d      	ldr	r3, [pc, #180]	; (800ab64 <vTaskPriorityInherit+0xe0>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aab2:	f1c3 0207 	rsb	r2, r3, #7
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	6959      	ldr	r1, [r3, #20]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aac2:	4613      	mov	r3, r2
 800aac4:	009b      	lsls	r3, r3, #2
 800aac6:	4413      	add	r3, r2
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	4a27      	ldr	r2, [pc, #156]	; (800ab68 <vTaskPriorityInherit+0xe4>)
 800aacc:	4413      	add	r3, r2
 800aace:	4299      	cmp	r1, r3
 800aad0:	d101      	bne.n	800aad6 <vTaskPriorityInherit+0x52>
 800aad2:	2301      	movs	r3, #1
 800aad4:	e000      	b.n	800aad8 <vTaskPriorityInherit+0x54>
 800aad6:	2300      	movs	r3, #0
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d03a      	beq.n	800ab52 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	3304      	adds	r3, #4
 800aae0:	4618      	mov	r0, r3
 800aae2:	f7fd fe05 	bl	80086f0 <uxListRemove>
 800aae6:	4603      	mov	r3, r0
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d115      	bne.n	800ab18 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaf0:	491d      	ldr	r1, [pc, #116]	; (800ab68 <vTaskPriorityInherit+0xe4>)
 800aaf2:	4613      	mov	r3, r2
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	4413      	add	r3, r2
 800aaf8:	009b      	lsls	r3, r3, #2
 800aafa:	440b      	add	r3, r1
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d10a      	bne.n	800ab18 <vTaskPriorityInherit+0x94>
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab06:	2201      	movs	r2, #1
 800ab08:	fa02 f303 	lsl.w	r3, r2, r3
 800ab0c:	43da      	mvns	r2, r3
 800ab0e:	4b17      	ldr	r3, [pc, #92]	; (800ab6c <vTaskPriorityInherit+0xe8>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4013      	ands	r3, r2
 800ab14:	4a15      	ldr	r2, [pc, #84]	; (800ab6c <vTaskPriorityInherit+0xe8>)
 800ab16:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ab18:	4b12      	ldr	r3, [pc, #72]	; (800ab64 <vTaskPriorityInherit+0xe0>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab26:	2201      	movs	r2, #1
 800ab28:	409a      	lsls	r2, r3
 800ab2a:	4b10      	ldr	r3, [pc, #64]	; (800ab6c <vTaskPriorityInherit+0xe8>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4313      	orrs	r3, r2
 800ab30:	4a0e      	ldr	r2, [pc, #56]	; (800ab6c <vTaskPriorityInherit+0xe8>)
 800ab32:	6013      	str	r3, [r2, #0]
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab38:	4613      	mov	r3, r2
 800ab3a:	009b      	lsls	r3, r3, #2
 800ab3c:	4413      	add	r3, r2
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	4a09      	ldr	r2, [pc, #36]	; (800ab68 <vTaskPriorityInherit+0xe4>)
 800ab42:	441a      	add	r2, r3
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	3304      	adds	r3, #4
 800ab48:	4619      	mov	r1, r3
 800ab4a:	4610      	mov	r0, r2
 800ab4c:	f7fd fd73 	bl	8008636 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ab50:	e004      	b.n	800ab5c <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ab52:	4b04      	ldr	r3, [pc, #16]	; (800ab64 <vTaskPriorityInherit+0xe0>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800ab5c:	bf00      	nop
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	20018784 	.word	0x20018784
 800ab68:	20018788 	.word	0x20018788
 800ab6c:	2001888c 	.word	0x2001888c

0800ab70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b086      	sub	sp, #24
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d06c      	beq.n	800ac60 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ab86:	4b39      	ldr	r3, [pc, #228]	; (800ac6c <xTaskPriorityDisinherit+0xfc>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	693a      	ldr	r2, [r7, #16]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d009      	beq.n	800aba4 <xTaskPriorityDisinherit+0x34>
 800ab90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab94:	f383 8811 	msr	BASEPRI, r3
 800ab98:	f3bf 8f6f 	isb	sy
 800ab9c:	f3bf 8f4f 	dsb	sy
 800aba0:	60fb      	str	r3, [r7, #12]
 800aba2:	e7fe      	b.n	800aba2 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d109      	bne.n	800abc0 <xTaskPriorityDisinherit+0x50>
 800abac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb0:	f383 8811 	msr	BASEPRI, r3
 800abb4:	f3bf 8f6f 	isb	sy
 800abb8:	f3bf 8f4f 	dsb	sy
 800abbc:	60bb      	str	r3, [r7, #8]
 800abbe:	e7fe      	b.n	800abbe <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abc4:	1e5a      	subs	r2, r3, #1
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d044      	beq.n	800ac60 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d140      	bne.n	800ac60 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	3304      	adds	r3, #4
 800abe2:	4618      	mov	r0, r3
 800abe4:	f7fd fd84 	bl	80086f0 <uxListRemove>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d115      	bne.n	800ac1a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abf2:	491f      	ldr	r1, [pc, #124]	; (800ac70 <xTaskPriorityDisinherit+0x100>)
 800abf4:	4613      	mov	r3, r2
 800abf6:	009b      	lsls	r3, r3, #2
 800abf8:	4413      	add	r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	440b      	add	r3, r1
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d10a      	bne.n	800ac1a <xTaskPriorityDisinherit+0xaa>
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac08:	2201      	movs	r2, #1
 800ac0a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac0e:	43da      	mvns	r2, r3
 800ac10:	4b18      	ldr	r3, [pc, #96]	; (800ac74 <xTaskPriorityDisinherit+0x104>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4013      	ands	r3, r2
 800ac16:	4a17      	ldr	r2, [pc, #92]	; (800ac74 <xTaskPriorityDisinherit+0x104>)
 800ac18:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac26:	f1c3 0207 	rsb	r2, r3, #7
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac32:	2201      	movs	r2, #1
 800ac34:	409a      	lsls	r2, r3
 800ac36:	4b0f      	ldr	r3, [pc, #60]	; (800ac74 <xTaskPriorityDisinherit+0x104>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	4a0d      	ldr	r2, [pc, #52]	; (800ac74 <xTaskPriorityDisinherit+0x104>)
 800ac3e:	6013      	str	r3, [r2, #0]
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac44:	4613      	mov	r3, r2
 800ac46:	009b      	lsls	r3, r3, #2
 800ac48:	4413      	add	r3, r2
 800ac4a:	009b      	lsls	r3, r3, #2
 800ac4c:	4a08      	ldr	r2, [pc, #32]	; (800ac70 <xTaskPriorityDisinherit+0x100>)
 800ac4e:	441a      	add	r2, r3
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	3304      	adds	r3, #4
 800ac54:	4619      	mov	r1, r3
 800ac56:	4610      	mov	r0, r2
 800ac58:	f7fd fced 	bl	8008636 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ac60:	697b      	ldr	r3, [r7, #20]
	}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3718      	adds	r7, #24
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	20018784 	.word	0x20018784
 800ac70:	20018788 	.word	0x20018788
 800ac74:	2001888c 	.word	0x2001888c

0800ac78 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b083      	sub	sp, #12
 800ac7c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800ac7e:	4b09      	ldr	r3, [pc, #36]	; (800aca4 <uxTaskResetEventItemValue+0x2c>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	699b      	ldr	r3, [r3, #24]
 800ac84:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac86:	4b07      	ldr	r3, [pc, #28]	; (800aca4 <uxTaskResetEventItemValue+0x2c>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a06      	ldr	r2, [pc, #24]	; (800aca4 <uxTaskResetEventItemValue+0x2c>)
 800ac8c:	6812      	ldr	r2, [r2, #0]
 800ac8e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ac90:	f1c2 0207 	rsb	r2, r2, #7
 800ac94:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800ac96:	687b      	ldr	r3, [r7, #4]
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	370c      	adds	r7, #12
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr
 800aca4:	20018784 	.word	0x20018784

0800aca8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800aca8:	b480      	push	{r7}
 800acaa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800acac:	4b07      	ldr	r3, [pc, #28]	; (800accc <pvTaskIncrementMutexHeldCount+0x24>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d004      	beq.n	800acbe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800acb4:	4b05      	ldr	r3, [pc, #20]	; (800accc <pvTaskIncrementMutexHeldCount+0x24>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800acba:	3201      	adds	r2, #1
 800acbc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800acbe:	4b03      	ldr	r3, [pc, #12]	; (800accc <pvTaskIncrementMutexHeldCount+0x24>)
 800acc0:	681b      	ldr	r3, [r3, #0]
	}
 800acc2:	4618      	mov	r0, r3
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr
 800accc:	20018784 	.word	0x20018784

0800acd0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b084      	sub	sp, #16
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
 800acd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800acda:	4b29      	ldr	r3, [pc, #164]	; (800ad80 <prvAddCurrentTaskToDelayedList+0xb0>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ace0:	4b28      	ldr	r3, [pc, #160]	; (800ad84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	3304      	adds	r3, #4
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7fd fd02 	bl	80086f0 <uxListRemove>
 800acec:	4603      	mov	r3, r0
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d10b      	bne.n	800ad0a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800acf2:	4b24      	ldr	r3, [pc, #144]	; (800ad84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acf8:	2201      	movs	r2, #1
 800acfa:	fa02 f303 	lsl.w	r3, r2, r3
 800acfe:	43da      	mvns	r2, r3
 800ad00:	4b21      	ldr	r3, [pc, #132]	; (800ad88 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	4013      	ands	r3, r2
 800ad06:	4a20      	ldr	r2, [pc, #128]	; (800ad88 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ad08:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad10:	d10a      	bne.n	800ad28 <prvAddCurrentTaskToDelayedList+0x58>
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d007      	beq.n	800ad28 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad18:	4b1a      	ldr	r3, [pc, #104]	; (800ad84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	3304      	adds	r3, #4
 800ad1e:	4619      	mov	r1, r3
 800ad20:	481a      	ldr	r0, [pc, #104]	; (800ad8c <prvAddCurrentTaskToDelayedList+0xbc>)
 800ad22:	f7fd fc88 	bl	8008636 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ad26:	e026      	b.n	800ad76 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	4413      	add	r3, r2
 800ad2e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ad30:	4b14      	ldr	r3, [pc, #80]	; (800ad84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ad38:	68ba      	ldr	r2, [r7, #8]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d209      	bcs.n	800ad54 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad40:	4b13      	ldr	r3, [pc, #76]	; (800ad90 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ad42:	681a      	ldr	r2, [r3, #0]
 800ad44:	4b0f      	ldr	r3, [pc, #60]	; (800ad84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	3304      	adds	r3, #4
 800ad4a:	4619      	mov	r1, r3
 800ad4c:	4610      	mov	r0, r2
 800ad4e:	f7fd fc96 	bl	800867e <vListInsert>
}
 800ad52:	e010      	b.n	800ad76 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad54:	4b0f      	ldr	r3, [pc, #60]	; (800ad94 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ad56:	681a      	ldr	r2, [r3, #0]
 800ad58:	4b0a      	ldr	r3, [pc, #40]	; (800ad84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	3304      	adds	r3, #4
 800ad5e:	4619      	mov	r1, r3
 800ad60:	4610      	mov	r0, r2
 800ad62:	f7fd fc8c 	bl	800867e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ad66:	4b0c      	ldr	r3, [pc, #48]	; (800ad98 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	68ba      	ldr	r2, [r7, #8]
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d202      	bcs.n	800ad76 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ad70:	4a09      	ldr	r2, [pc, #36]	; (800ad98 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	6013      	str	r3, [r2, #0]
}
 800ad76:	bf00      	nop
 800ad78:	3710      	adds	r7, #16
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}
 800ad7e:	bf00      	nop
 800ad80:	20018888 	.word	0x20018888
 800ad84:	20018784 	.word	0x20018784
 800ad88:	2001888c 	.word	0x2001888c
 800ad8c:	20018870 	.word	0x20018870
 800ad90:	20018840 	.word	0x20018840
 800ad94:	2001883c 	.word	0x2001883c
 800ad98:	200188a4 	.word	0x200188a4

0800ad9c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ); /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800ada2:	2300      	movs	r3, #0
 800ada4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ada6:	f000 faf5 	bl	800b394 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800adaa:	4b11      	ldr	r3, [pc, #68]	; (800adf0 <xTimerCreateTimerTask+0x54>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d00b      	beq.n	800adca <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800adb2:	4b10      	ldr	r3, [pc, #64]	; (800adf4 <xTimerCreateTimerTask+0x58>)
 800adb4:	9301      	str	r3, [sp, #4]
 800adb6:	2302      	movs	r3, #2
 800adb8:	9300      	str	r3, [sp, #0]
 800adba:	2300      	movs	r3, #0
 800adbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800adc0:	490d      	ldr	r1, [pc, #52]	; (800adf8 <xTimerCreateTimerTask+0x5c>)
 800adc2:	480e      	ldr	r0, [pc, #56]	; (800adfc <xTimerCreateTimerTask+0x60>)
 800adc4:	f7fe fe02 	bl	80099cc <xTaskCreate>
 800adc8:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d109      	bne.n	800ade4 <xTimerCreateTimerTask+0x48>
 800add0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	603b      	str	r3, [r7, #0]
 800ade2:	e7fe      	b.n	800ade2 <xTimerCreateTimerTask+0x46>
	return xReturn;
 800ade4:	687b      	ldr	r3, [r7, #4]
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3708      	adds	r7, #8
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}
 800adee:	bf00      	nop
 800adf0:	200188e0 	.word	0x200188e0
 800adf4:	200188e4 	.word	0x200188e4
 800adf8:	08013980 	.word	0x08013980
 800adfc:	0800afb5 	.word	0x0800afb5

0800ae00 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b088      	sub	sp, #32
 800ae04:	af02      	add	r7, sp, #8
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	60b9      	str	r1, [r7, #8]
 800ae0a:	607a      	str	r2, [r7, #4]
 800ae0c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800ae0e:	2028      	movs	r0, #40	; 0x28
 800ae10:	f7fd feae 	bl	8008b70 <pvPortMalloc>
 800ae14:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d009      	beq.n	800ae30 <xTimerCreate+0x30>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	9301      	str	r3, [sp, #4]
 800ae20:	6a3b      	ldr	r3, [r7, #32]
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	68b9      	ldr	r1, [r7, #8]
 800ae2a:	68f8      	ldr	r0, [r7, #12]
 800ae2c:	f000 f805 	bl	800ae3a <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800ae30:	697b      	ldr	r3, [r7, #20]
	}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3718      	adds	r7, #24
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b086      	sub	sp, #24
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	60f8      	str	r0, [r7, #12]
 800ae42:	60b9      	str	r1, [r7, #8]
 800ae44:	607a      	str	r2, [r7, #4]
 800ae46:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d109      	bne.n	800ae62 <prvInitialiseNewTimer+0x28>
 800ae4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae52:	f383 8811 	msr	BASEPRI, r3
 800ae56:	f3bf 8f6f 	isb	sy
 800ae5a:	f3bf 8f4f 	dsb	sy
 800ae5e:	617b      	str	r3, [r7, #20]
 800ae60:	e7fe      	b.n	800ae60 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 800ae62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d015      	beq.n	800ae94 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ae68:	f000 fa94 	bl	800b394 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ae6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae6e:	68fa      	ldr	r2, [r7, #12]
 800ae70:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800ae72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae74:	68ba      	ldr	r2, [r7, #8]
 800ae76:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800ae78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae7a:	687a      	ldr	r2, [r7, #4]
 800ae7c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800ae7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae80:	683a      	ldr	r2, [r7, #0]
 800ae82:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800ae84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae86:	6a3a      	ldr	r2, [r7, #32]
 800ae88:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800ae8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae8c:	3304      	adds	r3, #4
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fd fbc4 	bl	800861c <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ae94:	bf00      	nop
 800ae96:	3718      	adds	r7, #24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b08a      	sub	sp, #40	; 0x28
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
 800aea8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d109      	bne.n	800aec8 <xTimerGenericCommand+0x2c>
 800aeb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb8:	f383 8811 	msr	BASEPRI, r3
 800aebc:	f3bf 8f6f 	isb	sy
 800aec0:	f3bf 8f4f 	dsb	sy
 800aec4:	623b      	str	r3, [r7, #32]
 800aec6:	e7fe      	b.n	800aec6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800aec8:	4b19      	ldr	r3, [pc, #100]	; (800af30 <xTimerGenericCommand+0x94>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d02a      	beq.n	800af26 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	2b05      	cmp	r3, #5
 800aee0:	dc18      	bgt.n	800af14 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aee2:	f7ff fdb1 	bl	800aa48 <xTaskGetSchedulerState>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b02      	cmp	r3, #2
 800aeea:	d109      	bne.n	800af00 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aeec:	4b10      	ldr	r3, [pc, #64]	; (800af30 <xTimerGenericCommand+0x94>)
 800aeee:	6818      	ldr	r0, [r3, #0]
 800aef0:	f107 0110 	add.w	r1, r7, #16
 800aef4:	2300      	movs	r3, #0
 800aef6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aef8:	f7fe f8d2 	bl	80090a0 <xQueueGenericSend>
 800aefc:	6278      	str	r0, [r7, #36]	; 0x24
 800aefe:	e012      	b.n	800af26 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800af00:	4b0b      	ldr	r3, [pc, #44]	; (800af30 <xTimerGenericCommand+0x94>)
 800af02:	6818      	ldr	r0, [r3, #0]
 800af04:	f107 0110 	add.w	r1, r7, #16
 800af08:	2300      	movs	r3, #0
 800af0a:	2200      	movs	r2, #0
 800af0c:	f7fe f8c8 	bl	80090a0 <xQueueGenericSend>
 800af10:	6278      	str	r0, [r7, #36]	; 0x24
 800af12:	e008      	b.n	800af26 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800af14:	4b06      	ldr	r3, [pc, #24]	; (800af30 <xTimerGenericCommand+0x94>)
 800af16:	6818      	ldr	r0, [r3, #0]
 800af18:	f107 0110 	add.w	r1, r7, #16
 800af1c:	2300      	movs	r3, #0
 800af1e:	683a      	ldr	r2, [r7, #0]
 800af20:	f7fe f9b8 	bl	8009294 <xQueueGenericSendFromISR>
 800af24:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800af26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3728      	adds	r7, #40	; 0x28
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	200188e0 	.word	0x200188e0

0800af34 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b088      	sub	sp, #32
 800af38:	af02      	add	r7, sp, #8
 800af3a:	6078      	str	r0, [r7, #4]
 800af3c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800af3e:	4b1c      	ldr	r3, [pc, #112]	; (800afb0 <prvProcessExpiredTimer+0x7c>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	68db      	ldr	r3, [r3, #12]
 800af44:	68db      	ldr	r3, [r3, #12]
 800af46:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	3304      	adds	r3, #4
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7fd fbcf 	bl	80086f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800af52:	697b      	ldr	r3, [r7, #20]
 800af54:	69db      	ldr	r3, [r3, #28]
 800af56:	2b01      	cmp	r3, #1
 800af58:	d121      	bne.n	800af9e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800af5a:	697b      	ldr	r3, [r7, #20]
 800af5c:	699a      	ldr	r2, [r3, #24]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	18d1      	adds	r1, r2, r3
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	683a      	ldr	r2, [r7, #0]
 800af66:	6978      	ldr	r0, [r7, #20]
 800af68:	f000 f8c8 	bl	800b0fc <prvInsertTimerInActiveList>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d015      	beq.n	800af9e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800af72:	2300      	movs	r3, #0
 800af74:	9300      	str	r3, [sp, #0]
 800af76:	2300      	movs	r3, #0
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	2100      	movs	r1, #0
 800af7c:	6978      	ldr	r0, [r7, #20]
 800af7e:	f7ff ff8d 	bl	800ae9c <xTimerGenericCommand>
 800af82:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d109      	bne.n	800af9e <prvProcessExpiredTimer+0x6a>
 800af8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af8e:	f383 8811 	msr	BASEPRI, r3
 800af92:	f3bf 8f6f 	isb	sy
 800af96:	f3bf 8f4f 	dsb	sy
 800af9a:	60fb      	str	r3, [r7, #12]
 800af9c:	e7fe      	b.n	800af9c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afa2:	6978      	ldr	r0, [r7, #20]
 800afa4:	4798      	blx	r3
}
 800afa6:	bf00      	nop
 800afa8:	3718      	adds	r7, #24
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	200188d8 	.word	0x200188d8

0800afb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800afbc:	f107 0308 	add.w	r3, r7, #8
 800afc0:	4618      	mov	r0, r3
 800afc2:	f000 f857 	bl	800b074 <prvGetNextExpireTime>
 800afc6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	4619      	mov	r1, r3
 800afcc:	68f8      	ldr	r0, [r7, #12]
 800afce:	f000 f803 	bl	800afd8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800afd2:	f000 f8d5 	bl	800b180 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800afd6:	e7f1      	b.n	800afbc <prvTimerTask+0x8>

0800afd8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800afe2:	f7ff f8b9 	bl	800a158 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800afe6:	f107 0308 	add.w	r3, r7, #8
 800afea:	4618      	mov	r0, r3
 800afec:	f000 f866 	bl	800b0bc <prvSampleTimeNow>
 800aff0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d130      	bne.n	800b05a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d10a      	bne.n	800b014 <prvProcessTimerOrBlockTask+0x3c>
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	429a      	cmp	r2, r3
 800b004:	d806      	bhi.n	800b014 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b006:	f7ff f8b5 	bl	800a174 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b00a:	68f9      	ldr	r1, [r7, #12]
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f7ff ff91 	bl	800af34 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b012:	e024      	b.n	800b05e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d008      	beq.n	800b02c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b01a:	4b13      	ldr	r3, [pc, #76]	; (800b068 <prvProcessTimerOrBlockTask+0x90>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	bf0c      	ite	eq
 800b024:	2301      	moveq	r3, #1
 800b026:	2300      	movne	r3, #0
 800b028:	b2db      	uxtb	r3, r3
 800b02a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b02c:	4b0f      	ldr	r3, [pc, #60]	; (800b06c <prvProcessTimerOrBlockTask+0x94>)
 800b02e:	6818      	ldr	r0, [r3, #0]
 800b030:	687a      	ldr	r2, [r7, #4]
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	1ad3      	subs	r3, r2, r3
 800b036:	683a      	ldr	r2, [r7, #0]
 800b038:	4619      	mov	r1, r3
 800b03a:	f7fe fc93 	bl	8009964 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b03e:	f7ff f899 	bl	800a174 <xTaskResumeAll>
 800b042:	4603      	mov	r3, r0
 800b044:	2b00      	cmp	r3, #0
 800b046:	d10a      	bne.n	800b05e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b048:	4b09      	ldr	r3, [pc, #36]	; (800b070 <prvProcessTimerOrBlockTask+0x98>)
 800b04a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b04e:	601a      	str	r2, [r3, #0]
 800b050:	f3bf 8f4f 	dsb	sy
 800b054:	f3bf 8f6f 	isb	sy
}
 800b058:	e001      	b.n	800b05e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b05a:	f7ff f88b 	bl	800a174 <xTaskResumeAll>
}
 800b05e:	bf00      	nop
 800b060:	3710      	adds	r7, #16
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}
 800b066:	bf00      	nop
 800b068:	200188dc 	.word	0x200188dc
 800b06c:	200188e0 	.word	0x200188e0
 800b070:	e000ed04 	.word	0xe000ed04

0800b074 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b074:	b480      	push	{r7}
 800b076:	b085      	sub	sp, #20
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b07c:	4b0e      	ldr	r3, [pc, #56]	; (800b0b8 <prvGetNextExpireTime+0x44>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	2b00      	cmp	r3, #0
 800b084:	bf0c      	ite	eq
 800b086:	2301      	moveq	r3, #1
 800b088:	2300      	movne	r3, #0
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	461a      	mov	r2, r3
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d105      	bne.n	800b0a6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b09a:	4b07      	ldr	r3, [pc, #28]	; (800b0b8 <prvGetNextExpireTime+0x44>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	68db      	ldr	r3, [r3, #12]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	60fb      	str	r3, [r7, #12]
 800b0a4:	e001      	b.n	800b0aa <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3714      	adds	r7, #20
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr
 800b0b8:	200188d8 	.word	0x200188d8

0800b0bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_INITIALIZED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b0c4:	f7ff f8f2 	bl	800a2ac <xTaskGetTickCount>
 800b0c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b0ca:	4b0b      	ldr	r3, [pc, #44]	; (800b0f8 <prvSampleTimeNow+0x3c>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	68fa      	ldr	r2, [r7, #12]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d205      	bcs.n	800b0e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b0d4:	f000 f8fe 	bl	800b2d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	601a      	str	r2, [r3, #0]
 800b0de:	e002      	b.n	800b0e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b0e6:	4a04      	ldr	r2, [pc, #16]	; (800b0f8 <prvSampleTimeNow+0x3c>)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3710      	adds	r7, #16
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	200188e8 	.word	0x200188e8

0800b0fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b086      	sub	sp, #24
 800b100:	af00      	add	r7, sp, #0
 800b102:	60f8      	str	r0, [r7, #12]
 800b104:	60b9      	str	r1, [r7, #8]
 800b106:	607a      	str	r2, [r7, #4]
 800b108:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b10a:	2300      	movs	r3, #0
 800b10c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	68ba      	ldr	r2, [r7, #8]
 800b112:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	68fa      	ldr	r2, [r7, #12]
 800b118:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	429a      	cmp	r2, r3
 800b120:	d812      	bhi.n	800b148 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	1ad2      	subs	r2, r2, r3
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	699b      	ldr	r3, [r3, #24]
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d302      	bcc.n	800b136 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b130:	2301      	movs	r3, #1
 800b132:	617b      	str	r3, [r7, #20]
 800b134:	e01b      	b.n	800b16e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b136:	4b10      	ldr	r3, [pc, #64]	; (800b178 <prvInsertTimerInActiveList+0x7c>)
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	3304      	adds	r3, #4
 800b13e:	4619      	mov	r1, r3
 800b140:	4610      	mov	r0, r2
 800b142:	f7fd fa9c 	bl	800867e <vListInsert>
 800b146:	e012      	b.n	800b16e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b148:	687a      	ldr	r2, [r7, #4]
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	429a      	cmp	r2, r3
 800b14e:	d206      	bcs.n	800b15e <prvInsertTimerInActiveList+0x62>
 800b150:	68ba      	ldr	r2, [r7, #8]
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	429a      	cmp	r2, r3
 800b156:	d302      	bcc.n	800b15e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b158:	2301      	movs	r3, #1
 800b15a:	617b      	str	r3, [r7, #20]
 800b15c:	e007      	b.n	800b16e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b15e:	4b07      	ldr	r3, [pc, #28]	; (800b17c <prvInsertTimerInActiveList+0x80>)
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	3304      	adds	r3, #4
 800b166:	4619      	mov	r1, r3
 800b168:	4610      	mov	r0, r2
 800b16a:	f7fd fa88 	bl	800867e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b16e:	697b      	ldr	r3, [r7, #20]
}
 800b170:	4618      	mov	r0, r3
 800b172:	3718      	adds	r7, #24
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}
 800b178:	200188dc 	.word	0x200188dc
 800b17c:	200188d8 	.word	0x200188d8

0800b180 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b08e      	sub	sp, #56	; 0x38
 800b184:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b186:	e094      	b.n	800b2b2 <prvProcessReceivedCommands+0x132>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	da17      	bge.n	800b1be <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b18e:	1d3b      	adds	r3, r7, #4
 800b190:	3304      	adds	r3, #4
 800b192:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b196:	2b00      	cmp	r3, #0
 800b198:	d109      	bne.n	800b1ae <prvProcessReceivedCommands+0x2e>
 800b19a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b19e:	f383 8811 	msr	BASEPRI, r3
 800b1a2:	f3bf 8f6f 	isb	sy
 800b1a6:	f3bf 8f4f 	dsb	sy
 800b1aa:	61fb      	str	r3, [r7, #28]
 800b1ac:	e7fe      	b.n	800b1ac <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b1ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b1b4:	6850      	ldr	r0, [r2, #4]
 800b1b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b1b8:	6892      	ldr	r2, [r2, #8]
 800b1ba:	4611      	mov	r1, r2
 800b1bc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	db76      	blt.n	800b2b2 <prvProcessReceivedCommands+0x132>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800b1c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ca:	695b      	ldr	r3, [r3, #20]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d004      	beq.n	800b1da <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1d2:	3304      	adds	r3, #4
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f7fd fa8b 	bl	80086f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b1da:	463b      	mov	r3, r7
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f7ff ff6d 	bl	800b0bc <prvSampleTimeNow>
 800b1e2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2b09      	cmp	r3, #9
 800b1e8:	d862      	bhi.n	800b2b0 <prvProcessReceivedCommands+0x130>
 800b1ea:	a201      	add	r2, pc, #4	; (adr r2, 800b1f0 <prvProcessReceivedCommands+0x70>)
 800b1ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f0:	0800b219 	.word	0x0800b219
 800b1f4:	0800b219 	.word	0x0800b219
 800b1f8:	0800b219 	.word	0x0800b219
 800b1fc:	0800b2b3 	.word	0x0800b2b3
 800b200:	0800b273 	.word	0x0800b273
 800b204:	0800b2a9 	.word	0x0800b2a9
 800b208:	0800b219 	.word	0x0800b219
 800b20c:	0800b219 	.word	0x0800b219
 800b210:	0800b2b3 	.word	0x0800b2b3
 800b214:	0800b273 	.word	0x0800b273
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b218:	68ba      	ldr	r2, [r7, #8]
 800b21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b21c:	699b      	ldr	r3, [r3, #24]
 800b21e:	18d1      	adds	r1, r2, r3
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b224:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b226:	f7ff ff69 	bl	800b0fc <prvInsertTimerInActiveList>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d040      	beq.n	800b2b2 <prvProcessReceivedCommands+0x132>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b234:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b236:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b23a:	69db      	ldr	r3, [r3, #28]
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d138      	bne.n	800b2b2 <prvProcessReceivedCommands+0x132>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b244:	699b      	ldr	r3, [r3, #24]
 800b246:	441a      	add	r2, r3
 800b248:	2300      	movs	r3, #0
 800b24a:	9300      	str	r3, [sp, #0]
 800b24c:	2300      	movs	r3, #0
 800b24e:	2100      	movs	r1, #0
 800b250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b252:	f7ff fe23 	bl	800ae9c <xTimerGenericCommand>
 800b256:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b258:	6a3b      	ldr	r3, [r7, #32]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d129      	bne.n	800b2b2 <prvProcessReceivedCommands+0x132>
 800b25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b262:	f383 8811 	msr	BASEPRI, r3
 800b266:	f3bf 8f6f 	isb	sy
 800b26a:	f3bf 8f4f 	dsb	sy
 800b26e:	61bb      	str	r3, [r7, #24]
 800b270:	e7fe      	b.n	800b270 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b272:	68ba      	ldr	r2, [r7, #8]
 800b274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b276:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b27a:	699b      	ldr	r3, [r3, #24]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d109      	bne.n	800b294 <prvProcessReceivedCommands+0x114>
 800b280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	617b      	str	r3, [r7, #20]
 800b292:	e7fe      	b.n	800b292 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b296:	699a      	ldr	r2, [r3, #24]
 800b298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b29a:	18d1      	adds	r1, r2, r3
 800b29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b29e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2a2:	f7ff ff2b 	bl	800b0fc <prvInsertTimerInActiveList>
					break;
 800b2a6:	e004      	b.n	800b2b2 <prvProcessReceivedCommands+0x132>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800b2a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2aa:	f7fd fd23 	bl	8008cf4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b2ae:	e000      	b.n	800b2b2 <prvProcessReceivedCommands+0x132>

				default	:
					/* Don't expect to get here. */
					break;
 800b2b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b2b2:	4b07      	ldr	r3, [pc, #28]	; (800b2d0 <prvProcessReceivedCommands+0x150>)
 800b2b4:	6818      	ldr	r0, [r3, #0]
 800b2b6:	1d39      	adds	r1, r7, #4
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f7fe f908 	bl	80094d0 <xQueueGenericReceive>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	f47f af60 	bne.w	800b188 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b2c8:	bf00      	nop
 800b2ca:	3730      	adds	r7, #48	; 0x30
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	200188e0 	.word	0x200188e0

0800b2d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b088      	sub	sp, #32
 800b2d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b2da:	e044      	b.n	800b366 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b2dc:	4b2b      	ldr	r3, [pc, #172]	; (800b38c <prvSwitchTimerLists+0xb8>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	68db      	ldr	r3, [r3, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b2e6:	4b29      	ldr	r3, [pc, #164]	; (800b38c <prvSwitchTimerLists+0xb8>)
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	68db      	ldr	r3, [r3, #12]
 800b2ee:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	3304      	adds	r3, #4
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7fd f9fb 	bl	80086f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2fe:	6938      	ldr	r0, [r7, #16]
 800b300:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	69db      	ldr	r3, [r3, #28]
 800b306:	2b01      	cmp	r3, #1
 800b308:	d12d      	bne.n	800b366 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	699a      	ldr	r2, [r3, #24]
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	4413      	add	r3, r2
 800b312:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 800b314:	68fa      	ldr	r2, [r7, #12]
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d90e      	bls.n	800b33a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	68fa      	ldr	r2, [r7, #12]
 800b320:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b322:	693b      	ldr	r3, [r7, #16]
 800b324:	693a      	ldr	r2, [r7, #16]
 800b326:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b328:	4b18      	ldr	r3, [pc, #96]	; (800b38c <prvSwitchTimerLists+0xb8>)
 800b32a:	681a      	ldr	r2, [r3, #0]
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	3304      	adds	r3, #4
 800b330:	4619      	mov	r1, r3
 800b332:	4610      	mov	r0, r2
 800b334:	f7fd f9a3 	bl	800867e <vListInsert>
 800b338:	e015      	b.n	800b366 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b33a:	2300      	movs	r3, #0
 800b33c:	9300      	str	r3, [sp, #0]
 800b33e:	2300      	movs	r3, #0
 800b340:	697a      	ldr	r2, [r7, #20]
 800b342:	2100      	movs	r1, #0
 800b344:	6938      	ldr	r0, [r7, #16]
 800b346:	f7ff fda9 	bl	800ae9c <xTimerGenericCommand>
 800b34a:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d109      	bne.n	800b366 <prvSwitchTimerLists+0x92>
 800b352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b356:	f383 8811 	msr	BASEPRI, r3
 800b35a:	f3bf 8f6f 	isb	sy
 800b35e:	f3bf 8f4f 	dsb	sy
 800b362:	603b      	str	r3, [r7, #0]
 800b364:	e7fe      	b.n	800b364 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b366:	4b09      	ldr	r3, [pc, #36]	; (800b38c <prvSwitchTimerLists+0xb8>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d1b5      	bne.n	800b2dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b370:	4b06      	ldr	r3, [pc, #24]	; (800b38c <prvSwitchTimerLists+0xb8>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 800b376:	4b06      	ldr	r3, [pc, #24]	; (800b390 <prvSwitchTimerLists+0xbc>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a04      	ldr	r2, [pc, #16]	; (800b38c <prvSwitchTimerLists+0xb8>)
 800b37c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b37e:	4a04      	ldr	r2, [pc, #16]	; (800b390 <prvSwitchTimerLists+0xbc>)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6013      	str	r3, [r2, #0]
}
 800b384:	bf00      	nop
 800b386:	3718      	adds	r7, #24
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	200188d8 	.word	0x200188d8
 800b390:	200188dc 	.word	0x200188dc

0800b394 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b394:	b580      	push	{r7, lr}
 800b396:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b398:	f7fd fada 	bl	8008950 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b39c:	4b12      	ldr	r3, [pc, #72]	; (800b3e8 <prvCheckForValidListAndQueue+0x54>)
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d11d      	bne.n	800b3e0 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800b3a4:	4811      	ldr	r0, [pc, #68]	; (800b3ec <prvCheckForValidListAndQueue+0x58>)
 800b3a6:	f7fd f919 	bl	80085dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b3aa:	4811      	ldr	r0, [pc, #68]	; (800b3f0 <prvCheckForValidListAndQueue+0x5c>)
 800b3ac:	f7fd f916 	bl	80085dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b3b0:	4b10      	ldr	r3, [pc, #64]	; (800b3f4 <prvCheckForValidListAndQueue+0x60>)
 800b3b2:	4a0e      	ldr	r2, [pc, #56]	; (800b3ec <prvCheckForValidListAndQueue+0x58>)
 800b3b4:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b3b6:	4b10      	ldr	r3, [pc, #64]	; (800b3f8 <prvCheckForValidListAndQueue+0x64>)
 800b3b8:	4a0d      	ldr	r2, [pc, #52]	; (800b3f0 <prvCheckForValidListAndQueue+0x5c>)
 800b3ba:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800b3bc:	2200      	movs	r2, #0
 800b3be:	2110      	movs	r1, #16
 800b3c0:	200a      	movs	r0, #10
 800b3c2:	f7fd fe15 	bl	8008ff0 <xQueueGenericCreate>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	4b07      	ldr	r3, [pc, #28]	; (800b3e8 <prvCheckForValidListAndQueue+0x54>)
 800b3ca:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b3cc:	4b06      	ldr	r3, [pc, #24]	; (800b3e8 <prvCheckForValidListAndQueue+0x54>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d005      	beq.n	800b3e0 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b3d4:	4b04      	ldr	r3, [pc, #16]	; (800b3e8 <prvCheckForValidListAndQueue+0x54>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	4908      	ldr	r1, [pc, #32]	; (800b3fc <prvCheckForValidListAndQueue+0x68>)
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7fe fa9a 	bl	8009914 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b3e0:	f7fd fae4 	bl	80089ac <vPortExitCritical>
}
 800b3e4:	bf00      	nop
 800b3e6:	bd80      	pop	{r7, pc}
 800b3e8:	200188e0 	.word	0x200188e0
 800b3ec:	200188b0 	.word	0x200188b0
 800b3f0:	200188c4 	.word	0x200188c4
 800b3f4:	200188d8 	.word	0x200188d8
 800b3f8:	200188dc 	.word	0x200188dc
 800b3fc:	08013988 	.word	0x08013988

0800b400 <pvTimerGetTimerID>:
	return xTimerIsInActiveList;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b086      	sub	sp, #24
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d109      	bne.n	800b426 <pvTimerGetTimerID+0x26>
 800b412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b416:	f383 8811 	msr	BASEPRI, r3
 800b41a:	f3bf 8f6f 	isb	sy
 800b41e:	f3bf 8f4f 	dsb	sy
 800b422:	60fb      	str	r3, [r7, #12]
 800b424:	e7fe      	b.n	800b424 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
 800b426:	f7fd fa93 	bl	8008950 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	6a1b      	ldr	r3, [r3, #32]
 800b42e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800b430:	f7fd fabc 	bl	80089ac <vPortExitCritical>

	return pvReturn;
 800b434:	693b      	ldr	r3, [r7, #16]
}
 800b436:	4618      	mov	r0, r3
 800b438:	3718      	adds	r7, #24
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
	...

0800b440 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b440:	b580      	push	{r7, lr}
 800b442:	b08a      	sub	sp, #40	; 0x28
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	607a      	str	r2, [r7, #4]
 800b44c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800b44e:	f06f 0301 	mvn.w	r3, #1
 800b452:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b460:	4b06      	ldr	r3, [pc, #24]	; (800b47c <xTimerPendFunctionCallFromISR+0x3c>)
 800b462:	6818      	ldr	r0, [r3, #0]
 800b464:	f107 0114 	add.w	r1, r7, #20
 800b468:	2300      	movs	r3, #0
 800b46a:	683a      	ldr	r2, [r7, #0]
 800b46c:	f7fd ff12 	bl	8009294 <xQueueGenericSendFromISR>
 800b470:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800b472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b474:	4618      	mov	r0, r3
 800b476:	3728      	adds	r7, #40	; 0x28
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}
 800b47c:	200188e0 	.word	0x200188e0

0800b480 <CheckBatteriesTask>:
volatile float DistanceFrontLongRaw;
volatile float DistanceLeftRaw;
float RightDistances[2];
float LeftDistances[2];

void CheckBatteriesTask(void const * argument){
 800b480:	b590      	push	{r4, r7, lr}
 800b482:	b087      	sub	sp, #28
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]

	while(1)
	{
		uint16_t buf [3];

		HAL_ADC_Start_DMA(&hadc1 ,(uint32_t*)buf , 3);
 800b488:	f107 030c 	add.w	r3, r7, #12
 800b48c:	2203      	movs	r2, #3
 800b48e:	4619      	mov	r1, r3
 800b490:	4829      	ldr	r0, [pc, #164]	; (800b538 <CheckBatteriesTask+0xb8>)
 800b492:	f7f5 ff03 	bl	800129c <HAL_ADC_Start_DMA>
		if ( xSemaphoreTake( Semaphore_ADC_batteries, 5000)  != pdTRUE)
 800b496:	4b29      	ldr	r3, [pc, #164]	; (800b53c <CheckBatteriesTask+0xbc>)
 800b498:	6818      	ldr	r0, [r3, #0]
 800b49a:	2300      	movs	r3, #0
 800b49c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4a0:	2100      	movs	r1, #0
 800b4a2:	f7fe f815 	bl	80094d0 <xQueueGenericReceive>
		{

		}
		BatteryMotor = buf[0] * ADCunit * (((MotorBat_R1 + MotorBat_R2) / ((float)MotorBat_R2)));
 800b4a6:	89bb      	ldrh	r3, [r7, #12]
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	f7f5 f803 	bl	80004b4 <__aeabi_i2d>
 800b4ae:	a31c      	add	r3, pc, #112	; (adr r3, 800b520 <CheckBatteriesTask+0xa0>)
 800b4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b4:	f7f5 f864 	bl	8000580 <__aeabi_dmul>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	460c      	mov	r4, r1
 800b4bc:	4618      	mov	r0, r3
 800b4be:	4621      	mov	r1, r4
 800b4c0:	a319      	add	r3, pc, #100	; (adr r3, 800b528 <CheckBatteriesTask+0xa8>)
 800b4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c6:	f7f5 f85b 	bl	8000580 <__aeabi_dmul>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	460c      	mov	r4, r1
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	4621      	mov	r1, r4
 800b4d2:	f7f5 fb2d 	bl	8000b30 <__aeabi_d2f>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	4b19      	ldr	r3, [pc, #100]	; (800b540 <CheckBatteriesTask+0xc0>)
 800b4da:	601a      	str	r2, [r3, #0]
		BatteryLogic = buf[1] * ADCunit * (((LogicBat_R1 + LogicBat_R2) / ((float)LogicBat_R2)));
 800b4dc:	89fb      	ldrh	r3, [r7, #14]
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7f4 ffe8 	bl	80004b4 <__aeabi_i2d>
 800b4e4:	a30e      	add	r3, pc, #56	; (adr r3, 800b520 <CheckBatteriesTask+0xa0>)
 800b4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ea:	f7f5 f849 	bl	8000580 <__aeabi_dmul>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	460c      	mov	r4, r1
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	4621      	mov	r1, r4
 800b4f6:	a30e      	add	r3, pc, #56	; (adr r3, 800b530 <CheckBatteriesTask+0xb0>)
 800b4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4fc:	f7f5 f840 	bl	8000580 <__aeabi_dmul>
 800b500:	4603      	mov	r3, r0
 800b502:	460c      	mov	r4, r1
 800b504:	4618      	mov	r0, r3
 800b506:	4621      	mov	r1, r4
 800b508:	f7f5 fb12 	bl	8000b30 <__aeabi_d2f>
 800b50c:	4602      	mov	r2, r0
 800b50e:	4b0d      	ldr	r3, [pc, #52]	; (800b544 <CheckBatteriesTask+0xc4>)
 800b510:	601a      	str	r2, [r3, #0]
		int nucleo_temp_raw = buf[2];
 800b512:	8a3b      	ldrh	r3, [r7, #16]
 800b514:	617b      	str	r3, [r7, #20]

		osDelay(1000);
 800b516:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b51a:	f7fc fe43 	bl	80081a4 <osDelay>
	{
 800b51e:	e7b3      	b.n	800b488 <CheckBatteriesTask+0x8>
 800b520:	66666666 	.word	0x66666666
 800b524:	3f4a6666 	.word	0x3f4a6666
 800b528:	20000000 	.word	0x20000000
 800b52c:	4004bda1 	.word	0x4004bda1
 800b530:	20000000 	.word	0x20000000
 800b534:	3ff42b18 	.word	0x3ff42b18
 800b538:	200196fc 	.word	0x200196fc
 800b53c:	2001938c 	.word	0x2001938c
 800b540:	20018c78 	.word	0x20018c78
 800b544:	20018c64 	.word	0x20018c64

0800b548 <ReadDistanceSensorsTask>:
	}
	osThreadTerminate(NULL);
}

void ReadDistanceSensorsTask(void const * argument){
 800b548:	b580      	push	{r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]

	while(1)
	{
		uint16_t buf [4];

		HAL_ADC_Start_DMA(&hadc2 ,(uint32_t*)buf , 4);
 800b550:	f107 0308 	add.w	r3, r7, #8
 800b554:	2204      	movs	r2, #4
 800b556:	4619      	mov	r1, r3
 800b558:	4832      	ldr	r0, [pc, #200]	; (800b624 <ReadDistanceSensorsTask+0xdc>)
 800b55a:	f7f5 fe9f 	bl	800129c <HAL_ADC_Start_DMA>
		if ( xSemaphoreTake( Semaphore_ADC_dist_sensors, portMAX_DELAY)  != pdTRUE)
 800b55e:	4b32      	ldr	r3, [pc, #200]	; (800b628 <ReadDistanceSensorsTask+0xe0>)
 800b560:	6818      	ldr	r0, [r3, #0]
 800b562:	2300      	movs	r3, #0
 800b564:	f04f 32ff 	mov.w	r2, #4294967295
 800b568:	2100      	movs	r1, #0
 800b56a:	f7fd ffb1 	bl	80094d0 <xQueueGenericReceive>
		{

		}
		//Berkezett nyers adatok interpolcija
		DistanceRightRaw = InterpolateDistance( buf[0] , SHORTRANGE );
 800b56e:	893b      	ldrh	r3, [r7, #8]
 800b570:	2100      	movs	r1, #0
 800b572:	4618      	mov	r0, r3
 800b574:	f000 f8fe 	bl	800b774 <InterpolateDistance>
 800b578:	eef0 7a40 	vmov.f32	s15, s0
 800b57c:	4b2b      	ldr	r3, [pc, #172]	; (800b62c <ReadDistanceSensorsTask+0xe4>)
 800b57e:	edc3 7a00 	vstr	s15, [r3]
		DistanceFrontShortRaw = InterpolateDistance(  buf[1] , SHORTRANGE );
 800b582:	897b      	ldrh	r3, [r7, #10]
 800b584:	2100      	movs	r1, #0
 800b586:	4618      	mov	r0, r3
 800b588:	f000 f8f4 	bl	800b774 <InterpolateDistance>
 800b58c:	eef0 7a40 	vmov.f32	s15, s0
 800b590:	4b27      	ldr	r3, [pc, #156]	; (800b630 <ReadDistanceSensorsTask+0xe8>)
 800b592:	edc3 7a00 	vstr	s15, [r3]
		DistanceFrontLongRaw = InterpolateDistance( buf[2] , LONGRANGE);
 800b596:	89bb      	ldrh	r3, [r7, #12]
 800b598:	2101      	movs	r1, #1
 800b59a:	4618      	mov	r0, r3
 800b59c:	f000 f8ea 	bl	800b774 <InterpolateDistance>
 800b5a0:	eef0 7a40 	vmov.f32	s15, s0
 800b5a4:	4b23      	ldr	r3, [pc, #140]	; (800b634 <ReadDistanceSensorsTask+0xec>)
 800b5a6:	edc3 7a00 	vstr	s15, [r3]
		DistanceLeftRaw = InterpolateDistance( buf[3] , SHORTRANGE );
 800b5aa:	89fb      	ldrh	r3, [r7, #14]
 800b5ac:	2100      	movs	r1, #0
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f000 f8e0 	bl	800b774 <InterpolateDistance>
 800b5b4:	eef0 7a40 	vmov.f32	s15, s0
 800b5b8:	4b1f      	ldr	r3, [pc, #124]	; (800b638 <ReadDistanceSensorsTask+0xf0>)
 800b5ba:	edc3 7a00 	vstr	s15, [r3]

		//jelek mozgtlagolsa
		MovingAverage();
 800b5be:	f000 f9cf 	bl	800b960 <MovingAverage>

		//Els kt szenzor fzija + Bluetoothon kldend vltozk frisstse
		if( DistanceFrontLongAvg > 30 )
 800b5c2:	4b1e      	ldr	r3, [pc, #120]	; (800b63c <ReadDistanceSensorsTask+0xf4>)
 800b5c4:	edd3 7a00 	vldr	s15, [r3]
 800b5c8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800b5cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5d4:	dd04      	ble.n	800b5e0 <ReadDistanceSensorsTask+0x98>
		{
			DistanceFront = DistanceFrontLongAvg;
 800b5d6:	4b19      	ldr	r3, [pc, #100]	; (800b63c <ReadDistanceSensorsTask+0xf4>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4a19      	ldr	r2, [pc, #100]	; (800b640 <ReadDistanceSensorsTask+0xf8>)
 800b5dc:	6013      	str	r3, [r2, #0]
 800b5de:	e012      	b.n	800b606 <ReadDistanceSensorsTask+0xbe>
		}
		else if(DistanceFrontShortAvg <= 30 )
 800b5e0:	4b18      	ldr	r3, [pc, #96]	; (800b644 <ReadDistanceSensorsTask+0xfc>)
 800b5e2:	edd3 7a00 	vldr	s15, [r3]
 800b5e6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800b5ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5f2:	d804      	bhi.n	800b5fe <ReadDistanceSensorsTask+0xb6>
		{
			DistanceFront = DistanceFrontShortAvg;
 800b5f4:	4b13      	ldr	r3, [pc, #76]	; (800b644 <ReadDistanceSensorsTask+0xfc>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4a11      	ldr	r2, [pc, #68]	; (800b640 <ReadDistanceSensorsTask+0xf8>)
 800b5fa:	6013      	str	r3, [r2, #0]
 800b5fc:	e003      	b.n	800b606 <ReadDistanceSensorsTask+0xbe>
		}
		else
		{
			DistanceFront = 0;
 800b5fe:	4b10      	ldr	r3, [pc, #64]	; (800b640 <ReadDistanceSensorsTask+0xf8>)
 800b600:	f04f 0200 	mov.w	r2, #0
 800b604:	601a      	str	r2, [r3, #0]
		}
		DistanceLeft = DistanceLeftAvg;
 800b606:	4b10      	ldr	r3, [pc, #64]	; (800b648 <ReadDistanceSensorsTask+0x100>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4a10      	ldr	r2, [pc, #64]	; (800b64c <ReadDistanceSensorsTask+0x104>)
 800b60c:	6013      	str	r3, [r2, #0]
		DistanceRight = DistanceRightAvg;
 800b60e:	4b10      	ldr	r3, [pc, #64]	; (800b650 <ReadDistanceSensorsTask+0x108>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	4a10      	ldr	r2, [pc, #64]	; (800b654 <ReadDistanceSensorsTask+0x10c>)
 800b614:	6013      	str	r3, [r2, #0]

		//akadlydetektls
		ObstacleHypotheser();
 800b616:	f000 fa97 	bl	800bb48 <ObstacleHypotheser>

		osDelay(60);
 800b61a:	203c      	movs	r0, #60	; 0x3c
 800b61c:	f7fc fdc2 	bl	80081a4 <osDelay>
	{
 800b620:	e796      	b.n	800b550 <ReadDistanceSensorsTask+0x8>
 800b622:	bf00      	nop
 800b624:	20019394 	.word	0x20019394
 800b628:	20019698 	.word	0x20019698
 800b62c:	20019128 	.word	0x20019128
 800b630:	20018c6c 	.word	0x20018c6c
 800b634:	200189a0 	.word	0x200189a0
 800b638:	20018c3c 	.word	0x20018c3c
 800b63c:	200188f8 	.word	0x200188f8
 800b640:	200189c4 	.word	0x200189c4
 800b644:	200188f4 	.word	0x200188f4
 800b648:	200188ec 	.word	0x200188ec
 800b64c:	20018c84 	.word	0x20018c84
 800b650:	200188f0 	.word	0x200188f0
 800b654:	20018c5c 	.word	0x20018c5c

0800b658 <ReadMotorCurrentTask>:
	}
	osThreadTerminate(NULL);
}

void ReadMotorCurrentTask(void const * argument){
 800b658:	b590      	push	{r4, r7, lr}
 800b65a:	b087      	sub	sp, #28
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]

	const float VoltageIdle = 2.5;
 800b660:	4b23      	ldr	r3, [pc, #140]	; (800b6f0 <ReadMotorCurrentTask+0x98>)
 800b662:	617b      	str	r3, [r7, #20]
	const float VoltPerAmp = 0.02;
 800b664:	4b23      	ldr	r3, [pc, #140]	; (800b6f4 <ReadMotorCurrentTask+0x9c>)
 800b666:	613b      	str	r3, [r7, #16]
	while(1)
	{
		uint16_t buf [2];

		HAL_ADC_Start_DMA(&hadc3 ,(uint32_t*)buf , 1);
 800b668:	f107 0308 	add.w	r3, r7, #8
 800b66c:	2201      	movs	r2, #1
 800b66e:	4619      	mov	r1, r3
 800b670:	4821      	ldr	r0, [pc, #132]	; (800b6f8 <ReadMotorCurrentTask+0xa0>)
 800b672:	f7f5 fe13 	bl	800129c <HAL_ADC_Start_DMA>
		if ( xSemaphoreTake( Semaphore_ADC_motor_curr, portMAX_DELAY)  != pdTRUE)
 800b676:	4b21      	ldr	r3, [pc, #132]	; (800b6fc <ReadMotorCurrentTask+0xa4>)
 800b678:	6818      	ldr	r0, [r3, #0]
 800b67a:	2300      	movs	r3, #0
 800b67c:	f04f 32ff 	mov.w	r2, #4294967295
 800b680:	2100      	movs	r1, #0
 800b682:	f7fd ff25 	bl	80094d0 <xQueueGenericReceive>
		{

		}
		float MotorCurrentVoltageSensed = buf[0] * ADCunit * (((MotorCurr_R1 + MotorCurr_R2) / ((float)MotorCurr_R2)));
 800b686:	893b      	ldrh	r3, [r7, #8]
 800b688:	4618      	mov	r0, r3
 800b68a:	f7f4 ff13 	bl	80004b4 <__aeabi_i2d>
 800b68e:	a314      	add	r3, pc, #80	; (adr r3, 800b6e0 <ReadMotorCurrentTask+0x88>)
 800b690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b694:	f7f4 ff74 	bl	8000580 <__aeabi_dmul>
 800b698:	4603      	mov	r3, r0
 800b69a:	460c      	mov	r4, r1
 800b69c:	4618      	mov	r0, r3
 800b69e:	4621      	mov	r1, r4
 800b6a0:	a311      	add	r3, pc, #68	; (adr r3, 800b6e8 <ReadMotorCurrentTask+0x90>)
 800b6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a6:	f7f4 ff6b 	bl	8000580 <__aeabi_dmul>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	460c      	mov	r4, r1
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	4621      	mov	r1, r4
 800b6b2:	f7f5 fa3d 	bl	8000b30 <__aeabi_d2f>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	60fb      	str	r3, [r7, #12]
		MotorCurrent = (MotorCurrentVoltageSensed - VoltageIdle) / (float)VoltPerAmp ;
 800b6ba:	ed97 7a03 	vldr	s14, [r7, #12]
 800b6be:	edd7 7a05 	vldr	s15, [r7, #20]
 800b6c2:	ee77 6a67 	vsub.f32	s13, s14, s15
 800b6c6:	ed97 7a04 	vldr	s14, [r7, #16]
 800b6ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6ce:	4b0c      	ldr	r3, [pc, #48]	; (800b700 <ReadMotorCurrentTask+0xa8>)
 800b6d0:	edc3 7a00 	vstr	s15, [r3]

		osDelay(15);
 800b6d4:	200f      	movs	r0, #15
 800b6d6:	f7fc fd65 	bl	80081a4 <osDelay>
	{
 800b6da:	e7c5      	b.n	800b668 <ReadMotorCurrentTask+0x10>
 800b6dc:	f3af 8000 	nop.w
 800b6e0:	66666666 	.word	0x66666666
 800b6e4:	3f4a6666 	.word	0x3f4a6666
 800b6e8:	00000000 	.word	0x00000000
 800b6ec:	3ff9c245 	.word	0x3ff9c245
 800b6f0:	40200000 	.word	0x40200000
 800b6f4:	3ca3d70a 	.word	0x3ca3d70a
 800b6f8:	20019748 	.word	0x20019748
 800b6fc:	200192c8 	.word	0x200192c8
 800b700:	2001912c 	.word	0x2001912c

0800b704 <HAL_ADC_ConvCpltCallback>:
	}
	osThreadTerminate(NULL);
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800b704:	b580      	push	{r7, lr}
 800b706:	b082      	sub	sp, #8
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
	if( hadc->Instance == ADC1)
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a12      	ldr	r2, [pc, #72]	; (800b75c <HAL_ADC_ConvCpltCallback+0x58>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d106      	bne.n	800b724 <HAL_ADC_ConvCpltCallback+0x20>
	{
		xSemaphoreGiveFromISR( Semaphore_ADC_batteries, pdFALSE);
 800b716:	4b12      	ldr	r3, [pc, #72]	; (800b760 <HAL_ADC_ConvCpltCallback+0x5c>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2100      	movs	r1, #0
 800b71c:	4618      	mov	r0, r3
 800b71e:	f7fd fe4d 	bl	80093bc <xQueueGiveFromISR>
	}
	else if( hadc->Instance == ADC3)
	{
		xSemaphoreGiveFromISR( Semaphore_ADC_motor_curr, pdFALSE);
	}
}
 800b722:	e016      	b.n	800b752 <HAL_ADC_ConvCpltCallback+0x4e>
	else if( hadc->Instance == ADC2)
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a0e      	ldr	r2, [pc, #56]	; (800b764 <HAL_ADC_ConvCpltCallback+0x60>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d106      	bne.n	800b73c <HAL_ADC_ConvCpltCallback+0x38>
		xSemaphoreGiveFromISR( Semaphore_ADC_dist_sensors, pdFALSE);
 800b72e:	4b0e      	ldr	r3, [pc, #56]	; (800b768 <HAL_ADC_ConvCpltCallback+0x64>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	2100      	movs	r1, #0
 800b734:	4618      	mov	r0, r3
 800b736:	f7fd fe41 	bl	80093bc <xQueueGiveFromISR>
}
 800b73a:	e00a      	b.n	800b752 <HAL_ADC_ConvCpltCallback+0x4e>
	else if( hadc->Instance == ADC3)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a0a      	ldr	r2, [pc, #40]	; (800b76c <HAL_ADC_ConvCpltCallback+0x68>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d105      	bne.n	800b752 <HAL_ADC_ConvCpltCallback+0x4e>
		xSemaphoreGiveFromISR( Semaphore_ADC_motor_curr, pdFALSE);
 800b746:	4b0a      	ldr	r3, [pc, #40]	; (800b770 <HAL_ADC_ConvCpltCallback+0x6c>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	2100      	movs	r1, #0
 800b74c:	4618      	mov	r0, r3
 800b74e:	f7fd fe35 	bl	80093bc <xQueueGiveFromISR>
}
 800b752:	bf00      	nop
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	40012000 	.word	0x40012000
 800b760:	2001938c 	.word	0x2001938c
 800b764:	40012100 	.word	0x40012100
 800b768:	20019698 	.word	0x20019698
 800b76c:	40012200 	.word	0x40012200
 800b770:	200192c8 	.word	0x200192c8

0800b774 <InterpolateDistance>:

float InterpolateDistance(uint16_t MeasuredVoltage , uint8_t sensortype){
 800b774:	b580      	push	{r7, lr}
 800b776:	b0bc      	sub	sp, #240	; 0xf0
 800b778:	af00      	add	r7, sp, #0
 800b77a:	4603      	mov	r3, r0
 800b77c:	460a      	mov	r2, r1
 800b77e:	80fb      	strh	r3, [r7, #6]
 800b780:	4613      	mov	r3, r2
 800b782:	717b      	strb	r3, [r7, #5]

	#define NUM_OF_DATA 14
	const float SensorCharacteristic[2][NUM_OF_DATA][2] =
 800b784:	4a75      	ldr	r2, [pc, #468]	; (800b95c <InterpolateDistance+0x1e8>)
 800b786:	f107 0308 	add.w	r3, r7, #8
 800b78a:	4611      	mov	r1, r2
 800b78c:	22e0      	movs	r2, #224	; 0xe0
 800b78e:	4618      	mov	r0, r3
 800b790:	f006 fb08 	bl	8011da4 <memcpy>
			{150  , 267},
		}
	};

	//szlsrtkek lekezelse
	if( MeasuredVoltage < SensorCharacteristic[sensortype][NUM_OF_DATA-1][1])
 800b794:	88fb      	ldrh	r3, [r7, #6]
 800b796:	ee07 3a90 	vmov	s15, r3
 800b79a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b79e:	797a      	ldrb	r2, [r7, #5]
 800b7a0:	4613      	mov	r3, r2
 800b7a2:	00db      	lsls	r3, r3, #3
 800b7a4:	1a9b      	subs	r3, r3, r2
 800b7a6:	011b      	lsls	r3, r3, #4
 800b7a8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b7ac:	4413      	add	r3, r2
 800b7ae:	3b7c      	subs	r3, #124	; 0x7c
 800b7b0:	edd3 7a00 	vldr	s15, [r3]
 800b7b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b7b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7bc:	d50a      	bpl.n	800b7d4 <InterpolateDistance+0x60>
	{
		return SensorCharacteristic[sensortype][NUM_OF_DATA-1][0];
 800b7be:	797a      	ldrb	r2, [r7, #5]
 800b7c0:	4613      	mov	r3, r2
 800b7c2:	00db      	lsls	r3, r3, #3
 800b7c4:	1a9b      	subs	r3, r3, r2
 800b7c6:	011b      	lsls	r3, r3, #4
 800b7c8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b7cc:	4413      	add	r3, r2
 800b7ce:	3b80      	subs	r3, #128	; 0x80
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	e0bb      	b.n	800b94c <InterpolateDistance+0x1d8>
		//return 0;
	}
	if( MeasuredVoltage > SensorCharacteristic[sensortype][0][1])
 800b7d4:	88fb      	ldrh	r3, [r7, #6]
 800b7d6:	ee07 3a90 	vmov	s15, r3
 800b7da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b7de:	797a      	ldrb	r2, [r7, #5]
 800b7e0:	4613      	mov	r3, r2
 800b7e2:	00db      	lsls	r3, r3, #3
 800b7e4:	1a9b      	subs	r3, r3, r2
 800b7e6:	011b      	lsls	r3, r3, #4
 800b7e8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b7ec:	4413      	add	r3, r2
 800b7ee:	3be4      	subs	r3, #228	; 0xe4
 800b7f0:	edd3 7a00 	vldr	s15, [r3]
 800b7f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b7f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7fc:	dd0a      	ble.n	800b814 <InterpolateDistance+0xa0>
	{
		return SensorCharacteristic[sensortype][0][0];
 800b7fe:	797a      	ldrb	r2, [r7, #5]
 800b800:	4613      	mov	r3, r2
 800b802:	00db      	lsls	r3, r3, #3
 800b804:	1a9b      	subs	r3, r3, r2
 800b806:	011b      	lsls	r3, r3, #4
 800b808:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b80c:	4413      	add	r3, r2
 800b80e:	3be8      	subs	r3, #232	; 0xe8
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	e09b      	b.n	800b94c <InterpolateDistance+0x1d8>
		//return 0;
	}

	//index szmts
	int index;
	for( index = NUM_OF_DATA-1 ; (MeasuredVoltage > SensorCharacteristic[sensortype][index][1]) && (index > 0); index-- );
 800b814:	230d      	movs	r3, #13
 800b816:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b81a:	e004      	b.n	800b826 <InterpolateDistance+0xb2>
 800b81c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b820:	3b01      	subs	r3, #1
 800b822:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b826:	88fb      	ldrh	r3, [r7, #6]
 800b828:	ee07 3a90 	vmov	s15, r3
 800b82c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b830:	797a      	ldrb	r2, [r7, #5]
 800b832:	4613      	mov	r3, r2
 800b834:	00db      	lsls	r3, r3, #3
 800b836:	1a9b      	subs	r3, r3, r2
 800b838:	005b      	lsls	r3, r3, #1
 800b83a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800b83e:	4413      	add	r3, r2
 800b840:	00db      	lsls	r3, r3, #3
 800b842:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b846:	4413      	add	r3, r2
 800b848:	3be4      	subs	r3, #228	; 0xe4
 800b84a:	edd3 7a00 	vldr	s15, [r3]
 800b84e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b856:	dd03      	ble.n	800b860 <InterpolateDistance+0xec>
 800b858:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	dcdd      	bgt.n	800b81c <InterpolateDistance+0xa8>
	index++;
 800b860:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b864:	3301      	adds	r3, #1
 800b866:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec

	//lineris interpolci
	float distance = (MeasuredVoltage - SensorCharacteristic[sensortype][index][1]) *
 800b86a:	88fb      	ldrh	r3, [r7, #6]
 800b86c:	ee07 3a90 	vmov	s15, r3
 800b870:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b874:	797a      	ldrb	r2, [r7, #5]
 800b876:	4613      	mov	r3, r2
 800b878:	00db      	lsls	r3, r3, #3
 800b87a:	1a9b      	subs	r3, r3, r2
 800b87c:	005b      	lsls	r3, r3, #1
 800b87e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800b882:	4413      	add	r3, r2
 800b884:	00db      	lsls	r3, r3, #3
 800b886:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b88a:	4413      	add	r3, r2
 800b88c:	3be4      	subs	r3, #228	; 0xe4
 800b88e:	edd3 7a00 	vldr	s15, [r3]
 800b892:	ee37 7a67 	vsub.f32	s14, s14, s15
					(SensorCharacteristic[sensortype][index-1][0] - SensorCharacteristic[sensortype][index][0]) /
 800b896:	797a      	ldrb	r2, [r7, #5]
 800b898:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b89c:	1e59      	subs	r1, r3, #1
 800b89e:	4613      	mov	r3, r2
 800b8a0:	00db      	lsls	r3, r3, #3
 800b8a2:	1a9b      	subs	r3, r3, r2
 800b8a4:	005b      	lsls	r3, r3, #1
 800b8a6:	440b      	add	r3, r1
 800b8a8:	00db      	lsls	r3, r3, #3
 800b8aa:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b8ae:	4413      	add	r3, r2
 800b8b0:	3be8      	subs	r3, #232	; 0xe8
 800b8b2:	edd3 6a00 	vldr	s13, [r3]
 800b8b6:	797a      	ldrb	r2, [r7, #5]
 800b8b8:	4613      	mov	r3, r2
 800b8ba:	00db      	lsls	r3, r3, #3
 800b8bc:	1a9b      	subs	r3, r3, r2
 800b8be:	005b      	lsls	r3, r3, #1
 800b8c0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800b8c4:	4413      	add	r3, r2
 800b8c6:	00db      	lsls	r3, r3, #3
 800b8c8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b8cc:	4413      	add	r3, r2
 800b8ce:	3be8      	subs	r3, #232	; 0xe8
 800b8d0:	edd3 7a00 	vldr	s15, [r3]
 800b8d4:	ee76 7ae7 	vsub.f32	s15, s13, s15
	float distance = (MeasuredVoltage - SensorCharacteristic[sensortype][index][1]) *
 800b8d8:	ee67 6a27 	vmul.f32	s13, s14, s15
					(SensorCharacteristic[sensortype][index-1][1] - SensorCharacteristic[sensortype][index][1]) +
 800b8dc:	797a      	ldrb	r2, [r7, #5]
 800b8de:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b8e2:	1e59      	subs	r1, r3, #1
 800b8e4:	4613      	mov	r3, r2
 800b8e6:	00db      	lsls	r3, r3, #3
 800b8e8:	1a9b      	subs	r3, r3, r2
 800b8ea:	005b      	lsls	r3, r3, #1
 800b8ec:	440b      	add	r3, r1
 800b8ee:	00db      	lsls	r3, r3, #3
 800b8f0:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b8f4:	4413      	add	r3, r2
 800b8f6:	3be4      	subs	r3, #228	; 0xe4
 800b8f8:	ed93 7a00 	vldr	s14, [r3]
 800b8fc:	797a      	ldrb	r2, [r7, #5]
 800b8fe:	4613      	mov	r3, r2
 800b900:	00db      	lsls	r3, r3, #3
 800b902:	1a9b      	subs	r3, r3, r2
 800b904:	005b      	lsls	r3, r3, #1
 800b906:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800b90a:	4413      	add	r3, r2
 800b90c:	00db      	lsls	r3, r3, #3
 800b90e:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b912:	4413      	add	r3, r2
 800b914:	3be4      	subs	r3, #228	; 0xe4
 800b916:	edd3 7a00 	vldr	s15, [r3]
 800b91a:	ee77 7a67 	vsub.f32	s15, s14, s15
					(SensorCharacteristic[sensortype][index-1][0] - SensorCharacteristic[sensortype][index][0]) /
 800b91e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
					SensorCharacteristic[sensortype][index][0];
 800b922:	797a      	ldrb	r2, [r7, #5]
 800b924:	4613      	mov	r3, r2
 800b926:	00db      	lsls	r3, r3, #3
 800b928:	1a9b      	subs	r3, r3, r2
 800b92a:	005b      	lsls	r3, r3, #1
 800b92c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800b930:	4413      	add	r3, r2
 800b932:	00db      	lsls	r3, r3, #3
 800b934:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800b938:	4413      	add	r3, r2
 800b93a:	3be8      	subs	r3, #232	; 0xe8
 800b93c:	edd3 7a00 	vldr	s15, [r3]
	float distance = (MeasuredVoltage - SensorCharacteristic[sensortype][index][1]) *
 800b940:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b944:	edc7 7a3a 	vstr	s15, [r7, #232]	; 0xe8
	return distance;
 800b948:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b94c:	ee07 3a90 	vmov	s15, r3
}
 800b950:	eeb0 0a67 	vmov.f32	s0, s15
 800b954:	37f0      	adds	r7, #240	; 0xf0
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}
 800b95a:	bf00      	nop
 800b95c:	08013990 	.word	0x08013990

0800b960 <MovingAverage>:

void MovingAverage(){
 800b960:	b480      	push	{r7}
 800b962:	b085      	sub	sp, #20
 800b964:	af00      	add	r7, sp, #0
	static float PreviousDistancesFrontShort [N]= {32.5 ,32.5 ,32.5};
	static float PreviousDistancesFrontLong [N]= {150 ,150 ,150};
	static int index = 0;

	//j rtkek trolsa
	index++;
 800b966:	4b6a      	ldr	r3, [pc, #424]	; (800bb10 <MovingAverage+0x1b0>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	3301      	adds	r3, #1
 800b96c:	4a68      	ldr	r2, [pc, #416]	; (800bb10 <MovingAverage+0x1b0>)
 800b96e:	6013      	str	r3, [r2, #0]
	if( index == N)
 800b970:	4b67      	ldr	r3, [pc, #412]	; (800bb10 <MovingAverage+0x1b0>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	2b03      	cmp	r3, #3
 800b976:	d102      	bne.n	800b97e <MovingAverage+0x1e>
	{
		index = 0;
 800b978:	4b65      	ldr	r3, [pc, #404]	; (800bb10 <MovingAverage+0x1b0>)
 800b97a:	2200      	movs	r2, #0
 800b97c:	601a      	str	r2, [r3, #0]
	}
	PreviousDistancesLeft[index] = DistanceLeftRaw;
 800b97e:	4b64      	ldr	r3, [pc, #400]	; (800bb10 <MovingAverage+0x1b0>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a64      	ldr	r2, [pc, #400]	; (800bb14 <MovingAverage+0x1b4>)
 800b984:	6812      	ldr	r2, [r2, #0]
 800b986:	4964      	ldr	r1, [pc, #400]	; (800bb18 <MovingAverage+0x1b8>)
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	440b      	add	r3, r1
 800b98c:	601a      	str	r2, [r3, #0]
	PreviousDistancesRight[index] = DistanceRightRaw;
 800b98e:	4b60      	ldr	r3, [pc, #384]	; (800bb10 <MovingAverage+0x1b0>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4a62      	ldr	r2, [pc, #392]	; (800bb1c <MovingAverage+0x1bc>)
 800b994:	6812      	ldr	r2, [r2, #0]
 800b996:	4962      	ldr	r1, [pc, #392]	; (800bb20 <MovingAverage+0x1c0>)
 800b998:	009b      	lsls	r3, r3, #2
 800b99a:	440b      	add	r3, r1
 800b99c:	601a      	str	r2, [r3, #0]
	PreviousDistancesFrontShort[index] = DistanceFrontShortRaw;
 800b99e:	4b5c      	ldr	r3, [pc, #368]	; (800bb10 <MovingAverage+0x1b0>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	4a60      	ldr	r2, [pc, #384]	; (800bb24 <MovingAverage+0x1c4>)
 800b9a4:	6812      	ldr	r2, [r2, #0]
 800b9a6:	4960      	ldr	r1, [pc, #384]	; (800bb28 <MovingAverage+0x1c8>)
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	440b      	add	r3, r1
 800b9ac:	601a      	str	r2, [r3, #0]
	PreviousDistancesFrontLong[index] = DistanceFrontLongRaw;
 800b9ae:	4b58      	ldr	r3, [pc, #352]	; (800bb10 <MovingAverage+0x1b0>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a5e      	ldr	r2, [pc, #376]	; (800bb2c <MovingAverage+0x1cc>)
 800b9b4:	6812      	ldr	r2, [r2, #0]
 800b9b6:	495e      	ldr	r1, [pc, #376]	; (800bb30 <MovingAverage+0x1d0>)
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	440b      	add	r3, r1
 800b9bc:	601a      	str	r2, [r3, #0]

	//tlagols
	DistanceLeftAvg = 0;
 800b9be:	4b5d      	ldr	r3, [pc, #372]	; (800bb34 <MovingAverage+0x1d4>)
 800b9c0:	f04f 0200 	mov.w	r2, #0
 800b9c4:	601a      	str	r2, [r3, #0]
	for(int i = 0 ; i < N ; i++)
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	60fb      	str	r3, [r7, #12]
 800b9ca:	e010      	b.n	800b9ee <MovingAverage+0x8e>
	{
		DistanceLeftAvg += PreviousDistancesLeft[i];
 800b9cc:	4a52      	ldr	r2, [pc, #328]	; (800bb18 <MovingAverage+0x1b8>)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	4413      	add	r3, r2
 800b9d4:	ed93 7a00 	vldr	s14, [r3]
 800b9d8:	4b56      	ldr	r3, [pc, #344]	; (800bb34 <MovingAverage+0x1d4>)
 800b9da:	edd3 7a00 	vldr	s15, [r3]
 800b9de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b9e2:	4b54      	ldr	r3, [pc, #336]	; (800bb34 <MovingAverage+0x1d4>)
 800b9e4:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0 ; i < N ; i++)
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	60fb      	str	r3, [r7, #12]
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2b02      	cmp	r3, #2
 800b9f2:	ddeb      	ble.n	800b9cc <MovingAverage+0x6c>
	}
	DistanceLeftAvg /= N;
 800b9f4:	4b4f      	ldr	r3, [pc, #316]	; (800bb34 <MovingAverage+0x1d4>)
 800b9f6:	ed93 7a00 	vldr	s14, [r3]
 800b9fa:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800b9fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ba02:	4b4c      	ldr	r3, [pc, #304]	; (800bb34 <MovingAverage+0x1d4>)
 800ba04:	edc3 7a00 	vstr	s15, [r3]


	DistanceRightAvg = 0;
 800ba08:	4b4b      	ldr	r3, [pc, #300]	; (800bb38 <MovingAverage+0x1d8>)
 800ba0a:	f04f 0200 	mov.w	r2, #0
 800ba0e:	601a      	str	r2, [r3, #0]
	for(int i = 0 ; i < N ; i++)
 800ba10:	2300      	movs	r3, #0
 800ba12:	60bb      	str	r3, [r7, #8]
 800ba14:	e010      	b.n	800ba38 <MovingAverage+0xd8>
	{
		DistanceRightAvg += PreviousDistancesRight[i];
 800ba16:	4a42      	ldr	r2, [pc, #264]	; (800bb20 <MovingAverage+0x1c0>)
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	009b      	lsls	r3, r3, #2
 800ba1c:	4413      	add	r3, r2
 800ba1e:	ed93 7a00 	vldr	s14, [r3]
 800ba22:	4b45      	ldr	r3, [pc, #276]	; (800bb38 <MovingAverage+0x1d8>)
 800ba24:	edd3 7a00 	vldr	s15, [r3]
 800ba28:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba2c:	4b42      	ldr	r3, [pc, #264]	; (800bb38 <MovingAverage+0x1d8>)
 800ba2e:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0 ; i < N ; i++)
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	3301      	adds	r3, #1
 800ba36:	60bb      	str	r3, [r7, #8]
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	2b02      	cmp	r3, #2
 800ba3c:	ddeb      	ble.n	800ba16 <MovingAverage+0xb6>
	}
	DistanceRightAvg /= N;
 800ba3e:	4b3e      	ldr	r3, [pc, #248]	; (800bb38 <MovingAverage+0x1d8>)
 800ba40:	ed93 7a00 	vldr	s14, [r3]
 800ba44:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800ba48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ba4c:	4b3a      	ldr	r3, [pc, #232]	; (800bb38 <MovingAverage+0x1d8>)
 800ba4e:	edc3 7a00 	vstr	s15, [r3]

	if( MovAvgFrontEnabled )
 800ba52:	4b3a      	ldr	r3, [pc, #232]	; (800bb3c <MovingAverage+0x1dc>)
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d04a      	beq.n	800baf2 <MovingAverage+0x192>
	{
		DistanceFrontShortAvg = 0;
 800ba5c:	4b38      	ldr	r3, [pc, #224]	; (800bb40 <MovingAverage+0x1e0>)
 800ba5e:	f04f 0200 	mov.w	r2, #0
 800ba62:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < N ; i++)
 800ba64:	2300      	movs	r3, #0
 800ba66:	607b      	str	r3, [r7, #4]
 800ba68:	e010      	b.n	800ba8c <MovingAverage+0x12c>
		{
			DistanceFrontShortAvg += PreviousDistancesFrontShort[i];
 800ba6a:	4a2f      	ldr	r2, [pc, #188]	; (800bb28 <MovingAverage+0x1c8>)
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	009b      	lsls	r3, r3, #2
 800ba70:	4413      	add	r3, r2
 800ba72:	ed93 7a00 	vldr	s14, [r3]
 800ba76:	4b32      	ldr	r3, [pc, #200]	; (800bb40 <MovingAverage+0x1e0>)
 800ba78:	edd3 7a00 	vldr	s15, [r3]
 800ba7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba80:	4b2f      	ldr	r3, [pc, #188]	; (800bb40 <MovingAverage+0x1e0>)
 800ba82:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0 ; i < N ; i++)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	3301      	adds	r3, #1
 800ba8a:	607b      	str	r3, [r7, #4]
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2b02      	cmp	r3, #2
 800ba90:	ddeb      	ble.n	800ba6a <MovingAverage+0x10a>
		}
		DistanceFrontShortAvg /= N;
 800ba92:	4b2b      	ldr	r3, [pc, #172]	; (800bb40 <MovingAverage+0x1e0>)
 800ba94:	ed93 7a00 	vldr	s14, [r3]
 800ba98:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800ba9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800baa0:	4b27      	ldr	r3, [pc, #156]	; (800bb40 <MovingAverage+0x1e0>)
 800baa2:	edc3 7a00 	vstr	s15, [r3]

		DistanceFrontLongAvg = 0;
 800baa6:	4b27      	ldr	r3, [pc, #156]	; (800bb44 <MovingAverage+0x1e4>)
 800baa8:	f04f 0200 	mov.w	r2, #0
 800baac:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < N ; i++)
 800baae:	2300      	movs	r3, #0
 800bab0:	603b      	str	r3, [r7, #0]
 800bab2:	e010      	b.n	800bad6 <MovingAverage+0x176>
		{
			DistanceFrontLongAvg += PreviousDistancesFrontLong[i];
 800bab4:	4a1e      	ldr	r2, [pc, #120]	; (800bb30 <MovingAverage+0x1d0>)
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	009b      	lsls	r3, r3, #2
 800baba:	4413      	add	r3, r2
 800babc:	ed93 7a00 	vldr	s14, [r3]
 800bac0:	4b20      	ldr	r3, [pc, #128]	; (800bb44 <MovingAverage+0x1e4>)
 800bac2:	edd3 7a00 	vldr	s15, [r3]
 800bac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800baca:	4b1e      	ldr	r3, [pc, #120]	; (800bb44 <MovingAverage+0x1e4>)
 800bacc:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0 ; i < N ; i++)
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	3301      	adds	r3, #1
 800bad4:	603b      	str	r3, [r7, #0]
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	2b02      	cmp	r3, #2
 800bada:	ddeb      	ble.n	800bab4 <MovingAverage+0x154>
		}
		DistanceFrontLongAvg /= N;
 800badc:	4b19      	ldr	r3, [pc, #100]	; (800bb44 <MovingAverage+0x1e4>)
 800bade:	ed93 7a00 	vldr	s14, [r3]
 800bae2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800bae6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800baea:	4b16      	ldr	r3, [pc, #88]	; (800bb44 <MovingAverage+0x1e4>)
 800baec:	edc3 7a00 	vstr	s15, [r3]
	{
		DistanceFrontShortAvg = DistanceFrontShortRaw;
		DistanceFrontLongAvg = DistanceFrontLongRaw;
	}

}
 800baf0:	e007      	b.n	800bb02 <MovingAverage+0x1a2>
		DistanceFrontShortAvg = DistanceFrontShortRaw;
 800baf2:	4b0c      	ldr	r3, [pc, #48]	; (800bb24 <MovingAverage+0x1c4>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4a12      	ldr	r2, [pc, #72]	; (800bb40 <MovingAverage+0x1e0>)
 800baf8:	6013      	str	r3, [r2, #0]
		DistanceFrontLongAvg = DistanceFrontLongRaw;
 800bafa:	4b0c      	ldr	r3, [pc, #48]	; (800bb2c <MovingAverage+0x1cc>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	4a11      	ldr	r2, [pc, #68]	; (800bb44 <MovingAverage+0x1e4>)
 800bb00:	6013      	str	r3, [r2, #0]
}
 800bb02:	bf00      	nop
 800bb04:	3714      	adds	r7, #20
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr
 800bb0e:	bf00      	nop
 800bb10:	200188fc 	.word	0x200188fc
 800bb14:	20018c3c 	.word	0x20018c3c
 800bb18:	20000004 	.word	0x20000004
 800bb1c:	20019128 	.word	0x20019128
 800bb20:	20000010 	.word	0x20000010
 800bb24:	20018c6c 	.word	0x20018c6c
 800bb28:	2000001c 	.word	0x2000001c
 800bb2c:	200189a0 	.word	0x200189a0
 800bb30:	20000028 	.word	0x20000028
 800bb34:	200188ec 	.word	0x200188ec
 800bb38:	200188f0 	.word	0x200188f0
 800bb3c:	20018c54 	.word	0x20018c54
 800bb40:	200188f4 	.word	0x200188f4
 800bb44:	200188f8 	.word	0x200188f8

0800bb48 <ObstacleHypotheser>:

void ObstacleHypotheser()
{
 800bb48:	b598      	push	{r3, r4, r7, lr}
 800bb4a:	af00      	add	r7, sp, #0
	//
	LeftDistances[0] = LeftDistances[1];
 800bb4c:	4b5d      	ldr	r3, [pc, #372]	; (800bcc4 <ObstacleHypotheser+0x17c>)
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	4a5c      	ldr	r2, [pc, #368]	; (800bcc4 <ObstacleHypotheser+0x17c>)
 800bb52:	6013      	str	r3, [r2, #0]
	LeftDistances[1] = DistanceLeft;
 800bb54:	4b5c      	ldr	r3, [pc, #368]	; (800bcc8 <ObstacleHypotheser+0x180>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a5a      	ldr	r2, [pc, #360]	; (800bcc4 <ObstacleHypotheser+0x17c>)
 800bb5a:	6053      	str	r3, [r2, #4]

	RightDistances[0] = RightDistances[1];
 800bb5c:	4b5b      	ldr	r3, [pc, #364]	; (800bccc <ObstacleHypotheser+0x184>)
 800bb5e:	685b      	ldr	r3, [r3, #4]
 800bb60:	4a5a      	ldr	r2, [pc, #360]	; (800bccc <ObstacleHypotheser+0x184>)
 800bb62:	6013      	str	r3, [r2, #0]
	RightDistances[1] = DistanceRight;
 800bb64:	4b5a      	ldr	r3, [pc, #360]	; (800bcd0 <ObstacleHypotheser+0x188>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	4a58      	ldr	r2, [pc, #352]	; (800bccc <ObstacleHypotheser+0x184>)
 800bb6a:	6053      	str	r3, [r2, #4]

	if( (LeftDistances[0] < 28.0) && (LeftDistances[1] < 28.0) )	//ha mindkt mintavtelben volt baloldalon fal
 800bb6c:	4b55      	ldr	r3, [pc, #340]	; (800bcc4 <ObstacleHypotheser+0x17c>)
 800bb6e:	edd3 7a00 	vldr	s15, [r3]
 800bb72:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bb76:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb7e:	d52d      	bpl.n	800bbdc <ObstacleHypotheser+0x94>
 800bb80:	4b50      	ldr	r3, [pc, #320]	; (800bcc4 <ObstacleHypotheser+0x17c>)
 800bb82:	edd3 7a01 	vldr	s15, [r3, #4]
 800bb86:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bb8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb92:	d523      	bpl.n	800bbdc <ObstacleHypotheser+0x94>
	{
		if( (RightDistances[0] < 28.0) || (RightDistances[1] < 28.0) )	//s legalbb az egyik mintavtelben volt jobboldali is akkor utcasarok
 800bb94:	4b4d      	ldr	r3, [pc, #308]	; (800bccc <ObstacleHypotheser+0x184>)
 800bb96:	edd3 7a00 	vldr	s15, [r3]
 800bb9a:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bb9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bba6:	d409      	bmi.n	800bbbc <ObstacleHypotheser+0x74>
 800bba8:	4b48      	ldr	r3, [pc, #288]	; (800bccc <ObstacleHypotheser+0x184>)
 800bbaa:	edd3 7a01 	vldr	s15, [r3, #4]
 800bbae:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bbb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbba:	d506      	bpl.n	800bbca <ObstacleHypotheser+0x82>
		{
			xEventGroupSetBits(Eventgroup_Triggers , BIT_UTCASAROK );
 800bbbc:	4b45      	ldr	r3, [pc, #276]	; (800bcd4 <ObstacleHypotheser+0x18c>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	2108      	movs	r1, #8
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f7fc fc52 	bl	800846c <xEventGroupSetBits>
 800bbc8:	e008      	b.n	800bbdc <ObstacleHypotheser+0x94>
		}
		else	//egybknt csak baloldalon van fal teht konvoj
		{
			KonvojDir = 0;
 800bbca:	4b43      	ldr	r3, [pc, #268]	; (800bcd8 <ObstacleHypotheser+0x190>)
 800bbcc:	2200      	movs	r2, #0
 800bbce:	601a      	str	r2, [r3, #0]
			xEventGroupSetBits(Eventgroup_Triggers , BIT_KONVOJ );
 800bbd0:	4b40      	ldr	r3, [pc, #256]	; (800bcd4 <ObstacleHypotheser+0x18c>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	2120      	movs	r1, #32
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f7fc fc48 	bl	800846c <xEventGroupSetBits>
		}
	}
	if( (RightDistances[0] < 28.0) && (RightDistances[1] < 28.0) )	//ha mindkt mintavtelben volt jobboldalon fal
 800bbdc:	4b3b      	ldr	r3, [pc, #236]	; (800bccc <ObstacleHypotheser+0x184>)
 800bbde:	edd3 7a00 	vldr	s15, [r3]
 800bbe2:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bbe6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbee:	d52d      	bpl.n	800bc4c <ObstacleHypotheser+0x104>
 800bbf0:	4b36      	ldr	r3, [pc, #216]	; (800bccc <ObstacleHypotheser+0x184>)
 800bbf2:	edd3 7a01 	vldr	s15, [r3, #4]
 800bbf6:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bbfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc02:	d523      	bpl.n	800bc4c <ObstacleHypotheser+0x104>
	{
		if( (LeftDistances[0] < 28.0) || (LeftDistances[1] < 28.0) )	//s legalbb az egyik mintavtelben volt baloldali is akkor utcasarok
 800bc04:	4b2f      	ldr	r3, [pc, #188]	; (800bcc4 <ObstacleHypotheser+0x17c>)
 800bc06:	edd3 7a00 	vldr	s15, [r3]
 800bc0a:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bc0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc16:	d409      	bmi.n	800bc2c <ObstacleHypotheser+0xe4>
 800bc18:	4b2a      	ldr	r3, [pc, #168]	; (800bcc4 <ObstacleHypotheser+0x17c>)
 800bc1a:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc1e:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800bc22:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc2a:	d506      	bpl.n	800bc3a <ObstacleHypotheser+0xf2>
		{
			xEventGroupSetBits(Eventgroup_Triggers , BIT_UTCASAROK );
 800bc2c:	4b29      	ldr	r3, [pc, #164]	; (800bcd4 <ObstacleHypotheser+0x18c>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	2108      	movs	r1, #8
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7fc fc1a 	bl	800846c <xEventGroupSetBits>
 800bc38:	e008      	b.n	800bc4c <ObstacleHypotheser+0x104>
		}
		else	//egybknt csak jobboldalon van fal teht konvoj
		{
			KonvojDir = 1;
 800bc3a:	4b27      	ldr	r3, [pc, #156]	; (800bcd8 <ObstacleHypotheser+0x190>)
 800bc3c:	2201      	movs	r2, #1
 800bc3e:	601a      	str	r2, [r3, #0]
			xEventGroupSetBits(Eventgroup_Triggers , BIT_KONVOJ );
 800bc40:	4b24      	ldr	r3, [pc, #144]	; (800bcd4 <ObstacleHypotheser+0x18c>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	2120      	movs	r1, #32
 800bc46:	4618      	mov	r0, r3
 800bc48:	f7fc fc10 	bl	800846c <xEventGroupSetBits>
	}




	if(DistanceLeftAvg < 25.0 )		//ha mindkt oldalon fal van utcasarkot talltunk
 800bc4c:	4b23      	ldr	r3, [pc, #140]	; (800bcdc <ObstacleHypotheser+0x194>)
 800bc4e:	edd3 7a00 	vldr	s15, [r3]
 800bc52:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800bc56:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc5e:	d50f      	bpl.n	800bc80 <ObstacleHypotheser+0x138>
	{
		if( DistanceRightAvg < 25.0 )
 800bc60:	4b1f      	ldr	r3, [pc, #124]	; (800bce0 <ObstacleHypotheser+0x198>)
 800bc62:	edd3 7a00 	vldr	s15, [r3]
 800bc66:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800bc6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc72:	d505      	bpl.n	800bc80 <ObstacleHypotheser+0x138>
		{
			xEventGroupSetBits(Eventgroup_Triggers , BIT_UTCASAROK );
 800bc74:	4b17      	ldr	r3, [pc, #92]	; (800bcd4 <ObstacleHypotheser+0x18c>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	2108      	movs	r1, #8
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7fc fbf6 	bl	800846c <xEventGroupSetBits>
		}
	}
	if( abs(DistanceLeftAvg - (KonvojFalTavolsag - LeftSensorFromCenter)) < 2.0  )			//ha csak bal oldalon van fal akkor konvojt talltunk
 800bc80:	4b16      	ldr	r3, [pc, #88]	; (800bcdc <ObstacleHypotheser+0x194>)
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	4618      	mov	r0, r3
 800bc86:	f7f4 fc27 	bl	80004d8 <__aeabi_f2d>
 800bc8a:	f04f 0200 	mov.w	r2, #0
 800bc8e:	4b15      	ldr	r3, [pc, #84]	; (800bce4 <ObstacleHypotheser+0x19c>)
 800bc90:	f7f4 fac2 	bl	8000218 <__aeabi_dsub>
 800bc94:	4603      	mov	r3, r0
 800bc96:	460c      	mov	r4, r1
 800bc98:	4618      	mov	r0, r3
 800bc9a:	4621      	mov	r1, r4
 800bc9c:	f7f4 ff20 	bl	8000ae0 <__aeabi_d2iz>
 800bca0:	4603      	mov	r3, r0
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	bfb8      	it	lt
 800bca6:	425b      	neglt	r3, r3
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f7f4 fc03 	bl	80004b4 <__aeabi_i2d>
 800bcae:	f04f 0200 	mov.w	r2, #0
 800bcb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bcb6:	f7f4 fed5 	bl	8000a64 <__aeabi_dcmplt>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	2b00      	cmp	r3, #0
			//xEventGroupSetBits(Eventgroup_Triggers , BIT_KONVOJ );
		}
	}


}
 800bcbe:	bf00      	nop
 800bcc0:	bd98      	pop	{r3, r4, r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	20018a78 	.word	0x20018a78
 800bcc8:	20018c84 	.word	0x20018c84
 800bccc:	20018a64 	.word	0x20018a64
 800bcd0:	20018c5c 	.word	0x20018c5c
 800bcd4:	2001959c 	.word	0x2001959c
 800bcd8:	20018a5c 	.word	0x20018a5c
 800bcdc:	200188ec 	.word	0x200188ec
 800bce0:	200188f0 	.word	0x200188f0
 800bce4:	40330000 	.word	0x40330000

0800bce8 <BTCommunicationTask>:

extern UART_HandleTypeDef huart1;
uint8_t hmi_rx_index = 0;

void BTCommunicationTask(void const * argument)
{
 800bce8:	b590      	push	{r4, r7, lr}
 800bcea:	b085      	sub	sp, #20
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
	uint32_t TimeElapsedFromStart = HAL_GetTick();
 800bcf0:	f7f5 f926 	bl	8000f40 <HAL_GetTick>
 800bcf4:	60f8      	str	r0, [r7, #12]
	while(1)
	{
		if(strncmp(bt_buffer_rx, "AT-AB SPPConnectionClosed", 25) == 0)
 800bcf6:	2219      	movs	r2, #25
 800bcf8:	4924      	ldr	r1, [pc, #144]	; (800bd8c <BTCommunicationTask+0xa4>)
 800bcfa:	4825      	ldr	r0, [pc, #148]	; (800bd90 <BTCommunicationTask+0xa8>)
 800bcfc:	f006 f85d 	bl	8011dba <strncmp>
 800bd00:	4603      	mov	r3, r0
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d105      	bne.n	800bd12 <BTCommunicationTask+0x2a>
		{
			BT_CONNECTED = 0x00;	//connected false
 800bd06:	4b23      	ldr	r3, [pc, #140]	; (800bd94 <BTCommunicationTask+0xac>)
 800bd08:	2200      	movs	r2, #0
 800bd0a:	701a      	strb	r2, [r3, #0]
			BluetoothFlushRX();
 800bd0c:	f000 f8b8 	bl	800be80 <BluetoothFlushRX>
 800bd10:	e038      	b.n	800bd84 <BTCommunicationTask+0x9c>
		}
		else if(strncmp(bt_buffer_rx, "AT-AB ConnectionUp", 18) == 0)
 800bd12:	2212      	movs	r2, #18
 800bd14:	4920      	ldr	r1, [pc, #128]	; (800bd98 <BTCommunicationTask+0xb0>)
 800bd16:	481e      	ldr	r0, [pc, #120]	; (800bd90 <BTCommunicationTask+0xa8>)
 800bd18:	f006 f84f 	bl	8011dba <strncmp>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d105      	bne.n	800bd2e <BTCommunicationTask+0x46>
		{
			BT_CONNECTED = 0xFF;	//connected true
 800bd22:	4b1c      	ldr	r3, [pc, #112]	; (800bd94 <BTCommunicationTask+0xac>)
 800bd24:	22ff      	movs	r2, #255	; 0xff
 800bd26:	701a      	strb	r2, [r3, #0]
			BluetoothFlushRX();
 800bd28:	f000 f8aa 	bl	800be80 <BluetoothFlushRX>
 800bd2c:	e02a      	b.n	800bd84 <BTCommunicationTask+0x9c>
		}
		else if(strncmp(bt_buffer_rx, "AT-AB", 5) == 0)
 800bd2e:	2205      	movs	r2, #5
 800bd30:	491a      	ldr	r1, [pc, #104]	; (800bd9c <BTCommunicationTask+0xb4>)
 800bd32:	4817      	ldr	r0, [pc, #92]	; (800bd90 <BTCommunicationTask+0xa8>)
 800bd34:	f006 f841 	bl	8011dba <strncmp>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d102      	bne.n	800bd44 <BTCommunicationTask+0x5c>
		{
			BluetoothFlushRX();
 800bd3e:	f000 f89f 	bl	800be80 <BluetoothFlushRX>
 800bd42:	e01f      	b.n	800bd84 <BTCommunicationTask+0x9c>
		}
		else if(BT_CONNECTED == 0xFF)	//BT serial port connected
 800bd44:	4b13      	ldr	r3, [pc, #76]	; (800bd94 <BTCommunicationTask+0xac>)
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	b2db      	uxtb	r3, r3
 800bd4a:	2bff      	cmp	r3, #255	; 0xff
 800bd4c:	d11a      	bne.n	800bd84 <BTCommunicationTask+0x9c>
		{
			CommandParser();
 800bd4e:	f000 f8b7 	bl	800bec0 <CommandParser>
			Timestamp++;
 800bd52:	4b13      	ldr	r3, [pc, #76]	; (800bda0 <BTCommunicationTask+0xb8>)
 800bd54:	cb18      	ldmia	r3, {r3, r4}
 800bd56:	3301      	adds	r3, #1
 800bd58:	f144 0400 	adc.w	r4, r4, #0
 800bd5c:	4a10      	ldr	r2, [pc, #64]	; (800bda0 <BTCommunicationTask+0xb8>)
 800bd5e:	e882 0018 	stmia.w	r2, {r3, r4}
			TimeBetweenData = HAL_GetTick() - TimeElapsedFromStart;
 800bd62:	f7f5 f8ed 	bl	8000f40 <HAL_GetTick>
 800bd66:	4602      	mov	r2, r0
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	1ad3      	subs	r3, r2, r3
 800bd6c:	4a0d      	ldr	r2, [pc, #52]	; (800bda4 <BTCommunicationTask+0xbc>)
 800bd6e:	6013      	str	r3, [r2, #0]
			TimeElapsedFromStart = HAL_GetTick();
 800bd70:	f7f5 f8e6 	bl	8000f40 <HAL_GetTick>
 800bd74:	60f8      	str	r0, [r7, #12]
			if(DebugMode)
 800bd76:	4b0c      	ldr	r3, [pc, #48]	; (800bda8 <BTCommunicationTask+0xc0>)
 800bd78:	781b      	ldrb	r3, [r3, #0]
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d101      	bne.n	800bd84 <BTCommunicationTask+0x9c>
			{
				//LoadBufferDebug();
			}
			else
			{
				LoadBuffer();
 800bd80:	f000 fc10 	bl	800c5a4 <LoadBuffer>
		}
		else
		{

		}
		osDelay(50);
 800bd84:	2032      	movs	r0, #50	; 0x32
 800bd86:	f7fc fa0d 	bl	80081a4 <osDelay>
		if(strncmp(bt_buffer_rx, "AT-AB SPPConnectionClosed", 25) == 0)
 800bd8a:	e7b4      	b.n	800bcf6 <BTCommunicationTask+0xe>
 800bd8c:	08013a70 	.word	0x08013a70
 800bd90:	200189d0 	.word	0x200189d0
 800bd94:	20018a58 	.word	0x20018a58
 800bd98:	08013a8c 	.word	0x08013a8c
 800bd9c:	08013aa0 	.word	0x08013aa0
 800bda0:	20018c48 	.word	0x20018c48
 800bda4:	20018b24 	.word	0x20018b24
 800bda8:	20019134 	.word	0x20019134

0800bdac <BluetoothResetCallback>:
	}
	osThreadTerminate(NULL);
}

void BluetoothResetCallback()
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	af00      	add	r7, sp, #0
	BluetoothInit(&huart1);
 800bdb0:	4802      	ldr	r0, [pc, #8]	; (800bdbc <BluetoothResetCallback+0x10>)
 800bdb2:	f000 f805 	bl	800bdc0 <BluetoothInit>
}
 800bdb6:	bf00      	nop
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	bf00      	nop
 800bdbc:	200197f8 	.word	0x200197f8

0800bdc0 <BluetoothInit>:

void BluetoothInit(UART_HandleTypeDef * UartHandle)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b082      	sub	sp, #8
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
	BtUartHandle = UartHandle;
 800bdc8:	4a09      	ldr	r2, [pc, #36]	; (800bdf0 <BluetoothInit+0x30>)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6013      	str	r3, [r2, #0]
	BluetoothFlushRX();
 800bdce:	f000 f857 	bl	800be80 <BluetoothFlushRX>
	BluetoothFlushTX();
 800bdd2:	f000 f839 	bl	800be48 <BluetoothFlushTX>
	BT_CONNECTED = 0x00;
 800bdd6:	4b07      	ldr	r3, [pc, #28]	; (800bdf4 <BluetoothInit+0x34>)
 800bdd8:	2200      	movs	r2, #0
 800bdda:	701a      	strb	r2, [r3, #0]
	bt_rx = 0;
 800bddc:	4b06      	ldr	r3, [pc, #24]	; (800bdf8 <BluetoothInit+0x38>)
 800bdde:	2200      	movs	r2, #0
 800bde0:	701a      	strb	r2, [r3, #0]
	rx_pointer = 0;
 800bde2:	4b06      	ldr	r3, [pc, #24]	; (800bdfc <BluetoothInit+0x3c>)
 800bde4:	2200      	movs	r2, #0
 800bde6:	701a      	strb	r2, [r3, #0]
	return;
 800bde8:	bf00      	nop
}
 800bdea:	3708      	adds	r7, #8
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}
 800bdf0:	200191bc 	.word	0x200191bc
 800bdf4:	20018a58 	.word	0x20018a58
 800bdf8:	20018a76 	.word	0x20018a76
 800bdfc:	20018c9c 	.word	0x20018c9c

0800be00 <BluetoothSend>:

void BluetoothSend(uint16_t size)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b082      	sub	sp, #8
 800be04:	af00      	add	r7, sp, #0
 800be06:	4603      	mov	r3, r0
 800be08:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit_DMA(BtUartHandle, bt_buffer_tx, size);
 800be0a:	4b05      	ldr	r3, [pc, #20]	; (800be20 <BluetoothSend+0x20>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	88fa      	ldrh	r2, [r7, #6]
 800be10:	4904      	ldr	r1, [pc, #16]	; (800be24 <BluetoothSend+0x24>)
 800be12:	4618      	mov	r0, r3
 800be14:	f7fb fb44 	bl	80074a0 <HAL_UART_Transmit_DMA>
	return;
 800be18:	bf00      	nop
}
 800be1a:	3708      	adds	r7, #8
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}
 800be20:	200191bc 	.word	0x200191bc
 800be24:	20018ca0 	.word	0x20018ca0

0800be28 <BluetoothReceive>:

void BluetoothReceive(void)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(BtUartHandle, &bt_rx, 1 );
 800be2c:	4b04      	ldr	r3, [pc, #16]	; (800be40 <BluetoothReceive+0x18>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	2201      	movs	r2, #1
 800be32:	4904      	ldr	r1, [pc, #16]	; (800be44 <BluetoothReceive+0x1c>)
 800be34:	4618      	mov	r0, r3
 800be36:	f7fb fb9f 	bl	8007578 <HAL_UART_Receive_DMA>
	return;
 800be3a:	bf00      	nop
}
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop
 800be40:	200191bc 	.word	0x200191bc
 800be44:	20018a76 	.word	0x20018a76

0800be48 <BluetoothFlushTX>:

void BluetoothFlushTX(void)
{
 800be48:	b480      	push	{r7}
 800be4a:	b083      	sub	sp, #12
 800be4c:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800be4e:	2300      	movs	r3, #0
 800be50:	80fb      	strh	r3, [r7, #6]
	for(i=0; i<BT_BUFF_TX_SIZE; i++)
 800be52:	2300      	movs	r3, #0
 800be54:	80fb      	strh	r3, [r7, #6]
 800be56:	e006      	b.n	800be66 <BluetoothFlushTX+0x1e>
	{
		bt_buffer_tx[i] = 0;
 800be58:	88fb      	ldrh	r3, [r7, #6]
 800be5a:	4a08      	ldr	r2, [pc, #32]	; (800be7c <BluetoothFlushTX+0x34>)
 800be5c:	2100      	movs	r1, #0
 800be5e:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<BT_BUFF_TX_SIZE; i++)
 800be60:	88fb      	ldrh	r3, [r7, #6]
 800be62:	3301      	adds	r3, #1
 800be64:	80fb      	strh	r3, [r7, #6]
 800be66:	88fb      	ldrh	r3, [r7, #6]
 800be68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be6c:	d3f4      	bcc.n	800be58 <BluetoothFlushTX+0x10>
	}
	return;
 800be6e:	bf00      	nop
}
 800be70:	370c      	adds	r7, #12
 800be72:	46bd      	mov	sp, r7
 800be74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be78:	4770      	bx	lr
 800be7a:	bf00      	nop
 800be7c:	20018ca0 	.word	0x20018ca0

0800be80 <BluetoothFlushRX>:

void BluetoothFlushRX(void)
{
 800be80:	b480      	push	{r7}
 800be82:	b083      	sub	sp, #12
 800be84:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800be86:	2300      	movs	r3, #0
 800be88:	80fb      	strh	r3, [r7, #6]
	rx_pointer = 0;
 800be8a:	4b0b      	ldr	r3, [pc, #44]	; (800beb8 <BluetoothFlushRX+0x38>)
 800be8c:	2200      	movs	r2, #0
 800be8e:	701a      	strb	r2, [r3, #0]
	for(i=0; i<BT_BUFF_RX_SIZE; i++)
 800be90:	2300      	movs	r3, #0
 800be92:	80fb      	strh	r3, [r7, #6]
 800be94:	e006      	b.n	800bea4 <BluetoothFlushRX+0x24>
	{
		bt_buffer_rx[i] = 0;
 800be96:	88fb      	ldrh	r3, [r7, #6]
 800be98:	4a08      	ldr	r2, [pc, #32]	; (800bebc <BluetoothFlushRX+0x3c>)
 800be9a:	2100      	movs	r1, #0
 800be9c:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<BT_BUFF_RX_SIZE; i++)
 800be9e:	88fb      	ldrh	r3, [r7, #6]
 800bea0:	3301      	adds	r3, #1
 800bea2:	80fb      	strh	r3, [r7, #6]
 800bea4:	88fb      	ldrh	r3, [r7, #6]
 800bea6:	2b7f      	cmp	r3, #127	; 0x7f
 800bea8:	d9f5      	bls.n	800be96 <BluetoothFlushRX+0x16>
	}
	return;
 800beaa:	bf00      	nop
}
 800beac:	370c      	adds	r7, #12
 800beae:	46bd      	mov	sp, r7
 800beb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb4:	4770      	bx	lr
 800beb6:	bf00      	nop
 800beb8:	20018c9c 	.word	0x20018c9c
 800bebc:	200189d0 	.word	0x200189d0

0800bec0 <CommandParser>:

void CommandParser(void)
{
 800bec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec4:	b08b      	sub	sp, #44	; 0x2c
 800bec6:	af00      	add	r7, sp, #0
	if(bt_buffer_rx[4] != 0)
 800bec8:	4b7f      	ldr	r3, [pc, #508]	; (800c0c8 <CommandParser+0x208>)
 800beca:	791b      	ldrb	r3, [r3, #4]
 800becc:	b2db      	uxtb	r3, r3
 800bece:	2b00      	cmp	r3, #0
 800bed0:	f000 82e4 	beq.w	800c49c <CommandParser+0x5dc>
	{
		uint32_t commandSize = 0;
 800bed4:	2300      	movs	r3, #0
 800bed6:	627b      	str	r3, [r7, #36]	; 0x24
		commandSize |= (bt_buffer_rx[0] << 24);
 800bed8:	4b7b      	ldr	r3, [pc, #492]	; (800c0c8 <CommandParser+0x208>)
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	b2db      	uxtb	r3, r3
 800bede:	061b      	lsls	r3, r3, #24
 800bee0:	461a      	mov	r2, r3
 800bee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bee4:	4313      	orrs	r3, r2
 800bee6:	627b      	str	r3, [r7, #36]	; 0x24
		commandSize |= (bt_buffer_rx[1] << 16);
 800bee8:	4b77      	ldr	r3, [pc, #476]	; (800c0c8 <CommandParser+0x208>)
 800beea:	785b      	ldrb	r3, [r3, #1]
 800beec:	b2db      	uxtb	r3, r3
 800beee:	041b      	lsls	r3, r3, #16
 800bef0:	461a      	mov	r2, r3
 800bef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bef4:	4313      	orrs	r3, r2
 800bef6:	627b      	str	r3, [r7, #36]	; 0x24
		commandSize |= (bt_buffer_rx[2] << 8);
 800bef8:	4b73      	ldr	r3, [pc, #460]	; (800c0c8 <CommandParser+0x208>)
 800befa:	789b      	ldrb	r3, [r3, #2]
 800befc:	b2db      	uxtb	r3, r3
 800befe:	021b      	lsls	r3, r3, #8
 800bf00:	461a      	mov	r2, r3
 800bf02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf04:	4313      	orrs	r3, r2
 800bf06:	627b      	str	r3, [r7, #36]	; 0x24
		commandSize |= bt_buffer_rx[3];
 800bf08:	4b6f      	ldr	r3, [pc, #444]	; (800c0c8 <CommandParser+0x208>)
 800bf0a:	78db      	ldrb	r3, [r3, #3]
 800bf0c:	b2db      	uxtb	r3, r3
 800bf0e:	461a      	mov	r2, r3
 800bf10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf12:	4313      	orrs	r3, r2
 800bf14:	627b      	str	r3, [r7, #36]	; 0x24
		if( rx_pointer < commandSize)
 800bf16:	4b6d      	ldr	r3, [pc, #436]	; (800c0cc <CommandParser+0x20c>)
 800bf18:	781b      	ldrb	r3, [r3, #0]
 800bf1a:	b2db      	uxtb	r3, r3
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf20:	429a      	cmp	r2, r3
 800bf22:	f0c0 82bd 	bcc.w	800c4a0 <CommandParser+0x5e0>
		{
			return;
		}
		else
		{
			switch(bt_buffer_rx[4])
 800bf26:	4b68      	ldr	r3, [pc, #416]	; (800c0c8 <CommandParser+0x208>)
 800bf28:	791b      	ldrb	r3, [r3, #4]
 800bf2a:	b2db      	uxtb	r3, r3
 800bf2c:	3b2a      	subs	r3, #42	; 0x2a
 800bf2e:	2b4f      	cmp	r3, #79	; 0x4f
 800bf30:	f200 82b8 	bhi.w	800c4a4 <CommandParser+0x5e4>
 800bf34:	a201      	add	r2, pc, #4	; (adr r2, 800bf3c <CommandParser+0x7c>)
 800bf36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf3a:	bf00      	nop
 800bf3c:	0800c3f5 	.word	0x0800c3f5
 800bf40:	0800c409 	.word	0x0800c409
 800bf44:	0800c4a5 	.word	0x0800c4a5
 800bf48:	0800c4a5 	.word	0x0800c4a5
 800bf4c:	0800c4a5 	.word	0x0800c4a5
 800bf50:	0800c4a5 	.word	0x0800c4a5
 800bf54:	0800c4a5 	.word	0x0800c4a5
 800bf58:	0800c2a3 	.word	0x0800c2a3
 800bf5c:	0800c2b7 	.word	0x0800c2b7
 800bf60:	0800c2cb 	.word	0x0800c2cb
 800bf64:	0800c4a5 	.word	0x0800c4a5
 800bf68:	0800c4a5 	.word	0x0800c4a5
 800bf6c:	0800c46d 	.word	0x0800c46d
 800bf70:	0800c481 	.word	0x0800c481
 800bf74:	0800c4a5 	.word	0x0800c4a5
 800bf78:	0800c4a5 	.word	0x0800c4a5
 800bf7c:	0800c4a5 	.word	0x0800c4a5
 800bf80:	0800c4a5 	.word	0x0800c4a5
 800bf84:	0800c4a5 	.word	0x0800c4a5
 800bf88:	0800c4a5 	.word	0x0800c4a5
 800bf8c:	0800c4a5 	.word	0x0800c4a5
 800bf90:	0800c4a5 	.word	0x0800c4a5
 800bf94:	0800c4a5 	.word	0x0800c4a5
 800bf98:	0800c4a5 	.word	0x0800c4a5
 800bf9c:	0800c4a5 	.word	0x0800c4a5
 800bfa0:	0800c4a5 	.word	0x0800c4a5
 800bfa4:	0800c495 	.word	0x0800c495
 800bfa8:	0800c4a5 	.word	0x0800c4a5
 800bfac:	0800c4a5 	.word	0x0800c4a5
 800bfb0:	0800c07d 	.word	0x0800c07d
 800bfb4:	0800c4a5 	.word	0x0800c4a5
 800bfb8:	0800c4a5 	.word	0x0800c4a5
 800bfbc:	0800c4a5 	.word	0x0800c4a5
 800bfc0:	0800c4a5 	.word	0x0800c4a5
 800bfc4:	0800c29b 	.word	0x0800c29b
 800bfc8:	0800c4a5 	.word	0x0800c4a5
 800bfcc:	0800c0a7 	.word	0x0800c0a7
 800bfd0:	0800c099 	.word	0x0800c099
 800bfd4:	0800c4a5 	.word	0x0800c4a5
 800bfd8:	0800c4a5 	.word	0x0800c4a5
 800bfdc:	0800c4a5 	.word	0x0800c4a5
 800bfe0:	0800c089 	.word	0x0800c089
 800bfe4:	0800c0e5 	.word	0x0800c0e5
 800bfe8:	0800c337 	.word	0x0800c337
 800bfec:	0800c0b5 	.word	0x0800c0b5
 800bff0:	0800c4a5 	.word	0x0800c4a5
 800bff4:	0800c32f 	.word	0x0800c32f
 800bff8:	0800c379 	.word	0x0800c379
 800bffc:	0800c4a5 	.word	0x0800c4a5
 800c000:	0800c4a5 	.word	0x0800c4a5
 800c004:	0800c4a5 	.word	0x0800c4a5
 800c008:	0800c4a5 	.word	0x0800c4a5
 800c00c:	0800c4a5 	.word	0x0800c4a5
 800c010:	0800c4a5 	.word	0x0800c4a5
 800c014:	0800c4a5 	.word	0x0800c4a5
 800c018:	0800c4a5 	.word	0x0800c4a5
 800c01c:	0800c4a5 	.word	0x0800c4a5
 800c020:	0800c4a5 	.word	0x0800c4a5
 800c024:	0800c459 	.word	0x0800c459
 800c028:	0800c307 	.word	0x0800c307
 800c02c:	0800c4a5 	.word	0x0800c4a5
 800c030:	0800c3d5 	.word	0x0800c3d5
 800c034:	0800c4a5 	.word	0x0800c4a5
 800c038:	0800c4a5 	.word	0x0800c4a5
 800c03c:	0800c4a5 	.word	0x0800c4a5
 800c040:	0800c3e1 	.word	0x0800c3e1
 800c044:	0800c385 	.word	0x0800c385
 800c048:	0800c4a5 	.word	0x0800c4a5
 800c04c:	0800c4a5 	.word	0x0800c4a5
 800c050:	0800c431 	.word	0x0800c431
 800c054:	0800c445 	.word	0x0800c445
 800c058:	0800c2df 	.word	0x0800c2df
 800c05c:	0800c31b 	.word	0x0800c31b
 800c060:	0800c41d 	.word	0x0800c41d
 800c064:	0800c4a5 	.word	0x0800c4a5
 800c068:	0800c3bf 	.word	0x0800c3bf
 800c06c:	0800c4a5 	.word	0x0800c4a5
 800c070:	0800c2f3 	.word	0x0800c2f3
 800c074:	0800c4a5 	.word	0x0800c4a5
 800c078:	0800c3c9 	.word	0x0800c3c9
			{
				case 'G':	// run
					Running = bt_buffer_rx[5];
 800c07c:	4b12      	ldr	r3, [pc, #72]	; (800c0c8 <CommandParser+0x208>)
 800c07e:	795b      	ldrb	r3, [r3, #5]
 800c080:	b2da      	uxtb	r2, r3
 800c082:	4b13      	ldr	r3, [pc, #76]	; (800c0d0 <CommandParser+0x210>)
 800c084:	701a      	strb	r2, [r3, #0]
					break;
 800c086:	e206      	b.n	800c496 <CommandParser+0x5d6>
				case 'S':	// stop
					Running = RUN_STOP;
 800c088:	4b11      	ldr	r3, [pc, #68]	; (800c0d0 <CommandParser+0x210>)
 800c08a:	2201      	movs	r2, #1
 800c08c:	701a      	strb	r2, [r3, #0]
					SpeedSP = 0;
 800c08e:	4b11      	ldr	r3, [pc, #68]	; (800c0d4 <CommandParser+0x214>)
 800c090:	f04f 0200 	mov.w	r2, #0
 800c094:	601a      	str	r2, [r3, #0]
					break;
 800c096:	e1fe      	b.n	800c496 <CommandParser+0x5d6>
				case 'O':	//debug on
					DebugMode = 0xFF;
 800c098:	4b0f      	ldr	r3, [pc, #60]	; (800c0d8 <CommandParser+0x218>)
 800c09a:	22ff      	movs	r2, #255	; 0xff
 800c09c:	701a      	strb	r2, [r3, #0]
					DebugFirstRun = 0xFF;
 800c09e:	4b0f      	ldr	r3, [pc, #60]	; (800c0dc <CommandParser+0x21c>)
 800c0a0:	22ff      	movs	r2, #255	; 0xff
 800c0a2:	701a      	strb	r2, [r3, #0]
					break;
 800c0a4:	e1f7      	b.n	800c496 <CommandParser+0x5d6>
				case 'N':	//debug off
					DebugMode = 0x00;
 800c0a6:	4b0c      	ldr	r3, [pc, #48]	; (800c0d8 <CommandParser+0x218>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	701a      	strb	r2, [r3, #0]
					DebugFirstRun = 0xFF;
 800c0ac:	4b0b      	ldr	r3, [pc, #44]	; (800c0dc <CommandParser+0x21c>)
 800c0ae:	22ff      	movs	r2, #255	; 0xff
 800c0b0:	701a      	strb	r2, [r3, #0]
					break;
 800c0b2:	e1f0      	b.n	800c496 <CommandParser+0x5d6>
				case 'V':	//speed setpoint
					SpeedSP = 0;
 800c0b4:	4b07      	ldr	r3, [pc, #28]	; (800c0d4 <CommandParser+0x214>)
 800c0b6:	f04f 0200 	mov.w	r2, #0
 800c0ba:	601a      	str	r2, [r3, #0]
					memcpy(&SpeedSP, (bt_buffer_rx + 5), 4);
 800c0bc:	4b08      	ldr	r3, [pc, #32]	; (800c0e0 <CommandParser+0x220>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	4b04      	ldr	r3, [pc, #16]	; (800c0d4 <CommandParser+0x214>)
 800c0c4:	601a      	str	r2, [r3, #0]
					break;
 800c0c6:	e1e6      	b.n	800c496 <CommandParser+0x5d6>
 800c0c8:	200189d0 	.word	0x200189d0
 800c0cc:	20018c9c 	.word	0x20018c9c
 800c0d0:	200190a0 	.word	0x200190a0
 800c0d4:	20018a98 	.word	0x20018a98
 800c0d8:	20019134 	.word	0x20019134
 800c0dc:	200189bc 	.word	0x200189bc
 800c0e0:	200189d5 	.word	0x200189d5
				case 'T':	//timestamp
					Timestamp = 0;
 800c0e4:	4a97      	ldr	r2, [pc, #604]	; (800c344 <CommandParser+0x484>)
 800c0e6:	f04f 0300 	mov.w	r3, #0
 800c0ea:	f04f 0400 	mov.w	r4, #0
 800c0ee:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp |= bt_buffer_rx[5];
 800c0f2:	4b95      	ldr	r3, [pc, #596]	; (800c348 <CommandParser+0x488>)
 800c0f4:	795b      	ldrb	r3, [r3, #5]
 800c0f6:	b2db      	uxtb	r3, r3
 800c0f8:	b2d9      	uxtb	r1, r3
 800c0fa:	f04f 0200 	mov.w	r2, #0
 800c0fe:	4b91      	ldr	r3, [pc, #580]	; (800c344 <CommandParser+0x484>)
 800c100:	cb18      	ldmia	r3, {r3, r4}
 800c102:	ea43 0301 	orr.w	r3, r3, r1
 800c106:	ea44 0402 	orr.w	r4, r4, r2
 800c10a:	4a8e      	ldr	r2, [pc, #568]	; (800c344 <CommandParser+0x484>)
 800c10c:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800c110:	4b8c      	ldr	r3, [pc, #560]	; (800c344 <CommandParser+0x484>)
 800c112:	cb18      	ldmia	r3, {r3, r4}
 800c114:	0226      	lsls	r6, r4, #8
 800c116:	ea46 6613 	orr.w	r6, r6, r3, lsr #24
 800c11a:	021d      	lsls	r5, r3, #8
 800c11c:	4b89      	ldr	r3, [pc, #548]	; (800c344 <CommandParser+0x484>)
 800c11e:	e883 0060 	stmia.w	r3, {r5, r6}
					Timestamp |= bt_buffer_rx[6];
 800c122:	4b89      	ldr	r3, [pc, #548]	; (800c348 <CommandParser+0x488>)
 800c124:	799b      	ldrb	r3, [r3, #6]
 800c126:	b2db      	uxtb	r3, r3
 800c128:	b2d9      	uxtb	r1, r3
 800c12a:	f04f 0200 	mov.w	r2, #0
 800c12e:	4b85      	ldr	r3, [pc, #532]	; (800c344 <CommandParser+0x484>)
 800c130:	cb18      	ldmia	r3, {r3, r4}
 800c132:	ea43 0301 	orr.w	r3, r3, r1
 800c136:	ea44 0402 	orr.w	r4, r4, r2
 800c13a:	4a82      	ldr	r2, [pc, #520]	; (800c344 <CommandParser+0x484>)
 800c13c:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800c140:	4b80      	ldr	r3, [pc, #512]	; (800c344 <CommandParser+0x484>)
 800c142:	cb18      	ldmia	r3, {r3, r4}
 800c144:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800c148:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800c14c:	ea4f 2803 	mov.w	r8, r3, lsl #8
 800c150:	4b7c      	ldr	r3, [pc, #496]	; (800c344 <CommandParser+0x484>)
 800c152:	e9c3 8900 	strd	r8, r9, [r3]
					Timestamp |= bt_buffer_rx[7];
 800c156:	4b7c      	ldr	r3, [pc, #496]	; (800c348 <CommandParser+0x488>)
 800c158:	79db      	ldrb	r3, [r3, #7]
 800c15a:	b2db      	uxtb	r3, r3
 800c15c:	b2d9      	uxtb	r1, r3
 800c15e:	f04f 0200 	mov.w	r2, #0
 800c162:	4b78      	ldr	r3, [pc, #480]	; (800c344 <CommandParser+0x484>)
 800c164:	cb18      	ldmia	r3, {r3, r4}
 800c166:	ea43 0301 	orr.w	r3, r3, r1
 800c16a:	ea44 0402 	orr.w	r4, r4, r2
 800c16e:	4a75      	ldr	r2, [pc, #468]	; (800c344 <CommandParser+0x484>)
 800c170:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800c174:	4b73      	ldr	r3, [pc, #460]	; (800c344 <CommandParser+0x484>)
 800c176:	cb18      	ldmia	r3, {r3, r4}
 800c178:	0222      	lsls	r2, r4, #8
 800c17a:	61fa      	str	r2, [r7, #28]
 800c17c:	69fa      	ldr	r2, [r7, #28]
 800c17e:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800c182:	61fa      	str	r2, [r7, #28]
 800c184:	021b      	lsls	r3, r3, #8
 800c186:	61bb      	str	r3, [r7, #24]
 800c188:	4b6e      	ldr	r3, [pc, #440]	; (800c344 <CommandParser+0x484>)
 800c18a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c18e:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= bt_buffer_rx[8];
 800c192:	4b6d      	ldr	r3, [pc, #436]	; (800c348 <CommandParser+0x488>)
 800c194:	7a1b      	ldrb	r3, [r3, #8]
 800c196:	b2db      	uxtb	r3, r3
 800c198:	b2d9      	uxtb	r1, r3
 800c19a:	f04f 0200 	mov.w	r2, #0
 800c19e:	4b69      	ldr	r3, [pc, #420]	; (800c344 <CommandParser+0x484>)
 800c1a0:	cb18      	ldmia	r3, {r3, r4}
 800c1a2:	ea43 0301 	orr.w	r3, r3, r1
 800c1a6:	ea44 0402 	orr.w	r4, r4, r2
 800c1aa:	4a66      	ldr	r2, [pc, #408]	; (800c344 <CommandParser+0x484>)
 800c1ac:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800c1b0:	4b64      	ldr	r3, [pc, #400]	; (800c344 <CommandParser+0x484>)
 800c1b2:	cb18      	ldmia	r3, {r3, r4}
 800c1b4:	0222      	lsls	r2, r4, #8
 800c1b6:	617a      	str	r2, [r7, #20]
 800c1b8:	697a      	ldr	r2, [r7, #20]
 800c1ba:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800c1be:	617a      	str	r2, [r7, #20]
 800c1c0:	021b      	lsls	r3, r3, #8
 800c1c2:	613b      	str	r3, [r7, #16]
 800c1c4:	4b5f      	ldr	r3, [pc, #380]	; (800c344 <CommandParser+0x484>)
 800c1c6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c1ca:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= bt_buffer_rx[9];
 800c1ce:	4b5e      	ldr	r3, [pc, #376]	; (800c348 <CommandParser+0x488>)
 800c1d0:	7a5b      	ldrb	r3, [r3, #9]
 800c1d2:	b2db      	uxtb	r3, r3
 800c1d4:	b2d9      	uxtb	r1, r3
 800c1d6:	f04f 0200 	mov.w	r2, #0
 800c1da:	4b5a      	ldr	r3, [pc, #360]	; (800c344 <CommandParser+0x484>)
 800c1dc:	cb18      	ldmia	r3, {r3, r4}
 800c1de:	ea43 0301 	orr.w	r3, r3, r1
 800c1e2:	ea44 0402 	orr.w	r4, r4, r2
 800c1e6:	4a57      	ldr	r2, [pc, #348]	; (800c344 <CommandParser+0x484>)
 800c1e8:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800c1ec:	4b55      	ldr	r3, [pc, #340]	; (800c344 <CommandParser+0x484>)
 800c1ee:	cb18      	ldmia	r3, {r3, r4}
 800c1f0:	0222      	lsls	r2, r4, #8
 800c1f2:	60fa      	str	r2, [r7, #12]
 800c1f4:	68fa      	ldr	r2, [r7, #12]
 800c1f6:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800c1fa:	60fa      	str	r2, [r7, #12]
 800c1fc:	021b      	lsls	r3, r3, #8
 800c1fe:	60bb      	str	r3, [r7, #8]
 800c200:	4b50      	ldr	r3, [pc, #320]	; (800c344 <CommandParser+0x484>)
 800c202:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c206:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= bt_buffer_rx[10];
 800c20a:	4b4f      	ldr	r3, [pc, #316]	; (800c348 <CommandParser+0x488>)
 800c20c:	7a9b      	ldrb	r3, [r3, #10]
 800c20e:	b2db      	uxtb	r3, r3
 800c210:	b2d9      	uxtb	r1, r3
 800c212:	f04f 0200 	mov.w	r2, #0
 800c216:	4b4b      	ldr	r3, [pc, #300]	; (800c344 <CommandParser+0x484>)
 800c218:	cb18      	ldmia	r3, {r3, r4}
 800c21a:	ea43 0301 	orr.w	r3, r3, r1
 800c21e:	ea44 0402 	orr.w	r4, r4, r2
 800c222:	4a48      	ldr	r2, [pc, #288]	; (800c344 <CommandParser+0x484>)
 800c224:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800c228:	4b46      	ldr	r3, [pc, #280]	; (800c344 <CommandParser+0x484>)
 800c22a:	cb18      	ldmia	r3, {r3, r4}
 800c22c:	0222      	lsls	r2, r4, #8
 800c22e:	607a      	str	r2, [r7, #4]
 800c230:	687a      	ldr	r2, [r7, #4]
 800c232:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800c236:	607a      	str	r2, [r7, #4]
 800c238:	021b      	lsls	r3, r3, #8
 800c23a:	603b      	str	r3, [r7, #0]
 800c23c:	4b41      	ldr	r3, [pc, #260]	; (800c344 <CommandParser+0x484>)
 800c23e:	e897 0006 	ldmia.w	r7, {r1, r2}
 800c242:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= bt_buffer_rx[11];
 800c246:	4b40      	ldr	r3, [pc, #256]	; (800c348 <CommandParser+0x488>)
 800c248:	7adb      	ldrb	r3, [r3, #11]
 800c24a:	b2db      	uxtb	r3, r3
 800c24c:	b2d9      	uxtb	r1, r3
 800c24e:	f04f 0200 	mov.w	r2, #0
 800c252:	4b3c      	ldr	r3, [pc, #240]	; (800c344 <CommandParser+0x484>)
 800c254:	cb18      	ldmia	r3, {r3, r4}
 800c256:	ea43 0301 	orr.w	r3, r3, r1
 800c25a:	ea44 0402 	orr.w	r4, r4, r2
 800c25e:	4a39      	ldr	r2, [pc, #228]	; (800c344 <CommandParser+0x484>)
 800c260:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800c264:	4b37      	ldr	r3, [pc, #220]	; (800c344 <CommandParser+0x484>)
 800c266:	cb18      	ldmia	r3, {r3, r4}
 800c268:	ea4f 2b04 	mov.w	fp, r4, lsl #8
 800c26c:	ea4b 6b13 	orr.w	fp, fp, r3, lsr #24
 800c270:	ea4f 2a03 	mov.w	sl, r3, lsl #8
 800c274:	4b33      	ldr	r3, [pc, #204]	; (800c344 <CommandParser+0x484>)
 800c276:	e9c3 ab00 	strd	sl, fp, [r3]
					Timestamp |= bt_buffer_rx[12];
 800c27a:	4b33      	ldr	r3, [pc, #204]	; (800c348 <CommandParser+0x488>)
 800c27c:	7b1b      	ldrb	r3, [r3, #12]
 800c27e:	b2db      	uxtb	r3, r3
 800c280:	b2d9      	uxtb	r1, r3
 800c282:	f04f 0200 	mov.w	r2, #0
 800c286:	4b2f      	ldr	r3, [pc, #188]	; (800c344 <CommandParser+0x484>)
 800c288:	cb18      	ldmia	r3, {r3, r4}
 800c28a:	ea43 0301 	orr.w	r3, r3, r1
 800c28e:	ea44 0402 	orr.w	r4, r4, r2
 800c292:	4a2c      	ldr	r2, [pc, #176]	; (800c344 <CommandParser+0x484>)
 800c294:	e882 0018 	stmia.w	r2, {r3, r4}
					break;
 800c298:	e0fd      	b.n	800c496 <CommandParser+0x5d6>
				case 'L':	//calibrate light
					CalibRequestState = 1;
 800c29a:	4b2c      	ldr	r3, [pc, #176]	; (800c34c <CommandParser+0x48c>)
 800c29c:	2201      	movs	r2, #1
 800c29e:	701a      	strb	r2, [r3, #0]
					break;
 800c2a0:	e0f9      	b.n	800c496 <CommandParser+0x5d6>
				case 'D':	//calibrate dark
					break;
				case '1':	//Kp
					Kp = 0;
 800c2a2:	4b2b      	ldr	r3, [pc, #172]	; (800c350 <CommandParser+0x490>)
 800c2a4:	f04f 0200 	mov.w	r2, #0
 800c2a8:	601a      	str	r2, [r3, #0]
					memcpy(&Kp, (bt_buffer_rx + 5), 4);
 800c2aa:	4b2a      	ldr	r3, [pc, #168]	; (800c354 <CommandParser+0x494>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	461a      	mov	r2, r3
 800c2b0:	4b27      	ldr	r3, [pc, #156]	; (800c350 <CommandParser+0x490>)
 800c2b2:	601a      	str	r2, [r3, #0]
					break;
 800c2b4:	e0ef      	b.n	800c496 <CommandParser+0x5d6>
				case '2':	//Ki
					Ki = 0;
 800c2b6:	4b28      	ldr	r3, [pc, #160]	; (800c358 <CommandParser+0x498>)
 800c2b8:	f04f 0200 	mov.w	r2, #0
 800c2bc:	601a      	str	r2, [r3, #0]
					memcpy(&Ki, (bt_buffer_rx + 5), 4);
 800c2be:	4b25      	ldr	r3, [pc, #148]	; (800c354 <CommandParser+0x494>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	461a      	mov	r2, r3
 800c2c4:	4b24      	ldr	r3, [pc, #144]	; (800c358 <CommandParser+0x498>)
 800c2c6:	601a      	str	r2, [r3, #0]
					break;
 800c2c8:	e0e5      	b.n	800c496 <CommandParser+0x5d6>
				case '3':	//Kd
					Kd = 0;
 800c2ca:	4b24      	ldr	r3, [pc, #144]	; (800c35c <CommandParser+0x49c>)
 800c2cc:	f04f 0200 	mov.w	r2, #0
 800c2d0:	601a      	str	r2, [r3, #0]
					memcpy(&Kd, (bt_buffer_rx + 5), 4);
 800c2d2:	4b20      	ldr	r3, [pc, #128]	; (800c354 <CommandParser+0x494>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	461a      	mov	r2, r3
 800c2d8:	4b20      	ldr	r3, [pc, #128]	; (800c35c <CommandParser+0x49c>)
 800c2da:	601a      	str	r2, [r3, #0]
					break;
 800c2dc:	e0db      	b.n	800c496 <CommandParser+0x5d6>
				case 'q':	//KpGyors
					KpGyors = 0;
 800c2de:	4b20      	ldr	r3, [pc, #128]	; (800c360 <CommandParser+0x4a0>)
 800c2e0:	f04f 0200 	mov.w	r2, #0
 800c2e4:	601a      	str	r2, [r3, #0]
					memcpy(&KpGyors, (bt_buffer_rx + 5), 4);
 800c2e6:	4b1b      	ldr	r3, [pc, #108]	; (800c354 <CommandParser+0x494>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	461a      	mov	r2, r3
 800c2ec:	4b1c      	ldr	r3, [pc, #112]	; (800c360 <CommandParser+0x4a0>)
 800c2ee:	601a      	str	r2, [r3, #0]
					break;
 800c2f0:	e0d1      	b.n	800c496 <CommandParser+0x5d6>
				case 'w':	//KdGyors
					KdGyors = 0;
 800c2f2:	4b1c      	ldr	r3, [pc, #112]	; (800c364 <CommandParser+0x4a4>)
 800c2f4:	f04f 0200 	mov.w	r2, #0
 800c2f8:	601a      	str	r2, [r3, #0]
					memcpy(&KdGyors, (bt_buffer_rx + 5), 4);
 800c2fa:	4b16      	ldr	r3, [pc, #88]	; (800c354 <CommandParser+0x494>)
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	461a      	mov	r2, r3
 800c300:	4b18      	ldr	r3, [pc, #96]	; (800c364 <CommandParser+0x4a4>)
 800c302:	601a      	str	r2, [r3, #0]
					break;
 800c304:	e0c7      	b.n	800c496 <CommandParser+0x5d6>
				case 'e':	//KpKanyar
					KpKanyar = 0;
 800c306:	4b18      	ldr	r3, [pc, #96]	; (800c368 <CommandParser+0x4a8>)
 800c308:	f04f 0200 	mov.w	r2, #0
 800c30c:	601a      	str	r2, [r3, #0]
					memcpy(&KpKanyar, (bt_buffer_rx + 5), 4);
 800c30e:	4b11      	ldr	r3, [pc, #68]	; (800c354 <CommandParser+0x494>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	461a      	mov	r2, r3
 800c314:	4b14      	ldr	r3, [pc, #80]	; (800c368 <CommandParser+0x4a8>)
 800c316:	601a      	str	r2, [r3, #0]
					break;
 800c318:	e0bd      	b.n	800c496 <CommandParser+0x5d6>
				case 'r':	//KdKanyar
					KdKanyar = 0;
 800c31a:	4b14      	ldr	r3, [pc, #80]	; (800c36c <CommandParser+0x4ac>)
 800c31c:	f04f 0200 	mov.w	r2, #0
 800c320:	601a      	str	r2, [r3, #0]
					memcpy(&KdKanyar, (bt_buffer_rx + 5), 4);
 800c322:	4b0c      	ldr	r3, [pc, #48]	; (800c354 <CommandParser+0x494>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	461a      	mov	r2, r3
 800c328:	4b10      	ldr	r3, [pc, #64]	; (800c36c <CommandParser+0x4ac>)
 800c32a:	601a      	str	r2, [r3, #0]
					break;
 800c32c:	e0b3      	b.n	800c496 <CommandParser+0x5d6>
				case 'X':	//selftest
					SELFTEST = 0xFF;
 800c32e:	4b10      	ldr	r3, [pc, #64]	; (800c370 <CommandParser+0x4b0>)
 800c330:	22ff      	movs	r2, #255	; 0xff
 800c332:	701a      	strb	r2, [r3, #0]
					break;
 800c334:	e0af      	b.n	800c496 <CommandParser+0x5d6>
				case 'U':	//gyessgi md
					Mode = UGYESSEGI;
 800c336:	4b0f      	ldr	r3, [pc, #60]	; (800c374 <CommandParser+0x4b4>)
 800c338:	2201      	movs	r2, #1
 800c33a:	701a      	strb	r2, [r3, #0]
					 SetTasks();
 800c33c:	f002 fe92 	bl	800f064 <SetTasks>
					break;
 800c340:	e0a9      	b.n	800c496 <CommandParser+0x5d6>
 800c342:	bf00      	nop
 800c344:	20018c48 	.word	0x20018c48
 800c348:	200189d0 	.word	0x200189d0
 800c34c:	20018c7c 	.word	0x20018c7c
 800c350:	20018c94 	.word	0x20018c94
 800c354:	200189d5 	.word	0x200189d5
 800c358:	200189a4 	.word	0x200189a4
 800c35c:	20018c74 	.word	0x20018c74
 800c360:	20018aa0 	.word	0x20018aa0
 800c364:	20018998 	.word	0x20018998
 800c368:	20018c60 	.word	0x20018c60
 800c36c:	20018c58 	.word	0x20018c58
 800c370:	20018988 	.word	0x20018988
 800c374:	20018a77 	.word	0x20018a77
				case 'Y':	//gyorsasgi md
					Mode = GYORSASAGI;
 800c378:	4b4d      	ldr	r3, [pc, #308]	; (800c4b0 <CommandParser+0x5f0>)
 800c37a:	2200      	movs	r2, #0
 800c37c:	701a      	strb	r2, [r3, #0]
					 SetTasks();
 800c37e:	f002 fe71 	bl	800f064 <SetTasks>
					break;
 800c382:	e088      	b.n	800c496 <CommandParser+0x5d6>
				case 'l':	//TclMotor
					TclMotor = 0;
 800c384:	4b4b      	ldr	r3, [pc, #300]	; (800c4b4 <CommandParser+0x5f4>)
 800c386:	2200      	movs	r2, #0
 800c388:	801a      	strh	r2, [r3, #0]
					TclMotor |= (bt_buffer_rx[5] << 8);
 800c38a:	4b4b      	ldr	r3, [pc, #300]	; (800c4b8 <CommandParser+0x5f8>)
 800c38c:	795b      	ldrb	r3, [r3, #5]
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	021b      	lsls	r3, r3, #8
 800c392:	b21a      	sxth	r2, r3
 800c394:	4b47      	ldr	r3, [pc, #284]	; (800c4b4 <CommandParser+0x5f4>)
 800c396:	881b      	ldrh	r3, [r3, #0]
 800c398:	b29b      	uxth	r3, r3
 800c39a:	b21b      	sxth	r3, r3
 800c39c:	4313      	orrs	r3, r2
 800c39e:	b21b      	sxth	r3, r3
 800c3a0:	b29a      	uxth	r2, r3
 800c3a2:	4b44      	ldr	r3, [pc, #272]	; (800c4b4 <CommandParser+0x5f4>)
 800c3a4:	801a      	strh	r2, [r3, #0]
					TclMotor |= bt_buffer_rx[6];
 800c3a6:	4b44      	ldr	r3, [pc, #272]	; (800c4b8 <CommandParser+0x5f8>)
 800c3a8:	799b      	ldrb	r3, [r3, #6]
 800c3aa:	b2db      	uxtb	r3, r3
 800c3ac:	b29a      	uxth	r2, r3
 800c3ae:	4b41      	ldr	r3, [pc, #260]	; (800c4b4 <CommandParser+0x5f4>)
 800c3b0:	881b      	ldrh	r3, [r3, #0]
 800c3b2:	b29b      	uxth	r3, r3
 800c3b4:	4313      	orrs	r3, r2
 800c3b6:	b29a      	uxth	r2, r3
 800c3b8:	4b3e      	ldr	r3, [pc, #248]	; (800c4b4 <CommandParser+0x5f4>)
 800c3ba:	801a      	strh	r2, [r3, #0]
					break;
 800c3bc:	e06b      	b.n	800c496 <CommandParser+0x5d6>
				case 'u':	//uthossz nullazasa
					Uthossz = 0;
 800c3be:	4b3f      	ldr	r3, [pc, #252]	; (800c4bc <CommandParser+0x5fc>)
 800c3c0:	f04f 0200 	mov.w	r2, #0
 800c3c4:	601a      	str	r2, [r3, #0]
					break;
 800c3c6:	e066      	b.n	800c496 <CommandParser+0x5d6>
				case 'y':	//ugyessegi llapotgp
					UgyessegiState = bt_buffer_rx[5];
 800c3c8:	4b3b      	ldr	r3, [pc, #236]	; (800c4b8 <CommandParser+0x5f8>)
 800c3ca:	795b      	ldrb	r3, [r3, #5]
 800c3cc:	b2da      	uxtb	r2, r3
 800c3ce:	4b3c      	ldr	r3, [pc, #240]	; (800c4c0 <CommandParser+0x600>)
 800c3d0:	701a      	strb	r2, [r3, #0]
					break;
 800c3d2:	e060      	b.n	800c496 <CommandParser+0x5d6>
				case 'g':	//gyorsasgi llapotgp
					GyorsasagiState = bt_buffer_rx[5];
 800c3d4:	4b38      	ldr	r3, [pc, #224]	; (800c4b8 <CommandParser+0x5f8>)
 800c3d6:	795b      	ldrb	r3, [r3, #5]
 800c3d8:	b2da      	uxtb	r2, r3
 800c3da:	4b3a      	ldr	r3, [pc, #232]	; (800c4c4 <CommandParser+0x604>)
 800c3dc:	701a      	strb	r2, [r3, #0]
					break;
 800c3de:	e05a      	b.n	800c496 <CommandParser+0x5d6>
				case 'k':	//kszi
					kszi = 0;
 800c3e0:	4b39      	ldr	r3, [pc, #228]	; (800c4c8 <CommandParser+0x608>)
 800c3e2:	f04f 0200 	mov.w	r2, #0
 800c3e6:	601a      	str	r2, [r3, #0]
					memcpy(&kszi, (bt_buffer_rx + 5), 4);
 800c3e8:	4b38      	ldr	r3, [pc, #224]	; (800c4cc <CommandParser+0x60c>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	461a      	mov	r2, r3
 800c3ee:	4b36      	ldr	r3, [pc, #216]	; (800c4c8 <CommandParser+0x608>)
 800c3f0:	601a      	str	r2, [r3, #0]
					break;
 800c3f2:	e050      	b.n	800c496 <CommandParser+0x5d6>
				case '*':	//D5Mul
					D5Mul = 0;
 800c3f4:	4b36      	ldr	r3, [pc, #216]	; (800c4d0 <CommandParser+0x610>)
 800c3f6:	f04f 0200 	mov.w	r2, #0
 800c3fa:	601a      	str	r2, [r3, #0]
					memcpy(&D5Mul, (bt_buffer_rx + 5), 4);
 800c3fc:	4b33      	ldr	r3, [pc, #204]	; (800c4cc <CommandParser+0x60c>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	461a      	mov	r2, r3
 800c402:	4b33      	ldr	r3, [pc, #204]	; (800c4d0 <CommandParser+0x610>)
 800c404:	601a      	str	r2, [r3, #0]
					break;
 800c406:	e046      	b.n	800c496 <CommandParser+0x5d6>
				case '+':	//D5Add
					D5Add = 0;
 800c408:	4b32      	ldr	r3, [pc, #200]	; (800c4d4 <CommandParser+0x614>)
 800c40a:	f04f 0200 	mov.w	r2, #0
 800c40e:	601a      	str	r2, [r3, #0]
					memcpy(&D5Add, (bt_buffer_rx + 5), 4);
 800c410:	4b2e      	ldr	r3, [pc, #184]	; (800c4cc <CommandParser+0x60c>)
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	461a      	mov	r2, r3
 800c416:	4b2f      	ldr	r3, [pc, #188]	; (800c4d4 <CommandParser+0x614>)
 800c418:	601a      	str	r2, [r3, #0]
					break;
 800c41a:	e03c      	b.n	800c496 <CommandParser+0x5d6>
				case 's':	//ServoPos
					ServoPos = 0;
 800c41c:	4b2e      	ldr	r3, [pc, #184]	; (800c4d8 <CommandParser+0x618>)
 800c41e:	f04f 0200 	mov.w	r2, #0
 800c422:	601a      	str	r2, [r3, #0]
					memcpy(&ServoPos, (bt_buffer_rx + 5), 4);
 800c424:	4b29      	ldr	r3, [pc, #164]	; (800c4cc <CommandParser+0x60c>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	461a      	mov	r2, r3
 800c42a:	4b2b      	ldr	r3, [pc, #172]	; (800c4d8 <CommandParser+0x618>)
 800c42c:	601a      	str	r2, [r3, #0]
					break;
 800c42e:	e032      	b.n	800c496 <CommandParser+0x5d6>
				case 'o':	//OutputDivisor
					OutputDivisor = 0;
 800c430:	4b2a      	ldr	r3, [pc, #168]	; (800c4dc <CommandParser+0x61c>)
 800c432:	f04f 0200 	mov.w	r2, #0
 800c436:	601a      	str	r2, [r3, #0]
					memcpy(&OutputDivisor, (bt_buffer_rx + 5), 4);
 800c438:	4b24      	ldr	r3, [pc, #144]	; (800c4cc <CommandParser+0x60c>)
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	461a      	mov	r2, r3
 800c43e:	4b27      	ldr	r3, [pc, #156]	; (800c4dc <CommandParser+0x61c>)
 800c440:	601a      	str	r2, [r3, #0]
					break;
 800c442:	e028      	b.n	800c496 <CommandParser+0x5d6>
				case 'p':	//KpWeight
					KpWeight = 0;
 800c444:	4b26      	ldr	r3, [pc, #152]	; (800c4e0 <CommandParser+0x620>)
 800c446:	f04f 0200 	mov.w	r2, #0
 800c44a:	601a      	str	r2, [r3, #0]
					memcpy(&KpWeight, (bt_buffer_rx + 5), 4);
 800c44c:	4b1f      	ldr	r3, [pc, #124]	; (800c4cc <CommandParser+0x60c>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	461a      	mov	r2, r3
 800c452:	4b23      	ldr	r3, [pc, #140]	; (800c4e0 <CommandParser+0x620>)
 800c454:	601a      	str	r2, [r3, #0]
					break;
 800c456:	e01e      	b.n	800c496 <CommandParser+0x5d6>
				case 'd':	//KdeltaWeight
					KdeltaWeight = 0;
 800c458:	4b22      	ldr	r3, [pc, #136]	; (800c4e4 <CommandParser+0x624>)
 800c45a:	f04f 0200 	mov.w	r2, #0
 800c45e:	601a      	str	r2, [r3, #0]
					memcpy(&KdeltaWeight, (bt_buffer_rx + 5), 4);
 800c460:	4b1a      	ldr	r3, [pc, #104]	; (800c4cc <CommandParser+0x60c>)
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	461a      	mov	r2, r3
 800c466:	4b1f      	ldr	r3, [pc, #124]	; (800c4e4 <CommandParser+0x624>)
 800c468:	601a      	str	r2, [r3, #0]
					break;
 800c46a:	e014      	b.n	800c496 <CommandParser+0x5d6>
				case '6':	//SpeedSPGyors
					SpeedSPGyors = 0;
 800c46c:	4b1e      	ldr	r3, [pc, #120]	; (800c4e8 <CommandParser+0x628>)
 800c46e:	f04f 0200 	mov.w	r2, #0
 800c472:	601a      	str	r2, [r3, #0]
					memcpy(&SpeedSPGyors, (bt_buffer_rx + 5), 4);
 800c474:	4b15      	ldr	r3, [pc, #84]	; (800c4cc <CommandParser+0x60c>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	461a      	mov	r2, r3
 800c47a:	4b1b      	ldr	r3, [pc, #108]	; (800c4e8 <CommandParser+0x628>)
 800c47c:	601a      	str	r2, [r3, #0]
					break;
 800c47e:	e00a      	b.n	800c496 <CommandParser+0x5d6>
				case '7':	//SpeedSPKanyar
					SpeedSPKanyar = 0;
 800c480:	4b1a      	ldr	r3, [pc, #104]	; (800c4ec <CommandParser+0x62c>)
 800c482:	f04f 0200 	mov.w	r2, #0
 800c486:	601a      	str	r2, [r3, #0]
					memcpy(&SpeedSPKanyar, (bt_buffer_rx + 5), 4);
 800c488:	4b10      	ldr	r3, [pc, #64]	; (800c4cc <CommandParser+0x60c>)
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	461a      	mov	r2, r3
 800c48e:	4b17      	ldr	r3, [pc, #92]	; (800c4ec <CommandParser+0x62c>)
 800c490:	601a      	str	r2, [r3, #0]
					break;
 800c492:	e000      	b.n	800c496 <CommandParser+0x5d6>
					break;
 800c494:	bf00      	nop


				default:
					return;
			}
			BluetoothFlushRX();
 800c496:	f7ff fcf3 	bl	800be80 <BluetoothFlushRX>
		}
	}
	return;
 800c49a:	bf00      	nop
 800c49c:	bf00      	nop
 800c49e:	e002      	b.n	800c4a6 <CommandParser+0x5e6>
			return;
 800c4a0:	bf00      	nop
 800c4a2:	e000      	b.n	800c4a6 <CommandParser+0x5e6>
					return;
 800c4a4:	bf00      	nop
}
 800c4a6:	372c      	adds	r7, #44	; 0x2c
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ae:	bf00      	nop
 800c4b0:	20018a77 	.word	0x20018a77
 800c4b4:	20018a60 	.word	0x20018a60
 800c4b8:	200189d0 	.word	0x200189d0
 800c4bc:	20018a70 	.word	0x20018a70
 800c4c0:	20018c40 	.word	0x20018c40
 800c4c4:	200189ad 	.word	0x200189ad
 800c4c8:	20018b28 	.word	0x20018b28
 800c4cc:	200189d5 	.word	0x200189d5
 800c4d0:	20018a9c 	.word	0x20018a9c
 800c4d4:	200189cc 	.word	0x200189cc
 800c4d8:	20019130 	.word	0x20019130
 800c4dc:	200191b8 	.word	0x200191b8
 800c4e0:	2001898c 	.word	0x2001898c
 800c4e4:	200189b8 	.word	0x200189b8
 800c4e8:	200189c8 	.word	0x200189c8
 800c4ec:	20018a90 	.word	0x20018a90

0800c4f0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b082      	sub	sp, #8
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
	if( huart->Instance == UART4 )
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4a1f      	ldr	r2, [pc, #124]	; (800c57c <HAL_UART_RxCpltCallback+0x8c>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d110      	bne.n	800c524 <HAL_UART_RxCpltCallback+0x34>
	{
		HAL_UART_Receive_IT(&huart4, &hmi_buffer_rx[hmi_rx_index], 1 );
 800c502:	4b1f      	ldr	r3, [pc, #124]	; (800c580 <HAL_UART_RxCpltCallback+0x90>)
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	461a      	mov	r2, r3
 800c508:	4b1e      	ldr	r3, [pc, #120]	; (800c584 <HAL_UART_RxCpltCallback+0x94>)
 800c50a:	4413      	add	r3, r2
 800c50c:	2201      	movs	r2, #1
 800c50e:	4619      	mov	r1, r3
 800c510:	481d      	ldr	r0, [pc, #116]	; (800c588 <HAL_UART_RxCpltCallback+0x98>)
 800c512:	f7fa ff78 	bl	8007406 <HAL_UART_Receive_IT>
		hmi_rx_index++;
 800c516:	4b1a      	ldr	r3, [pc, #104]	; (800c580 <HAL_UART_RxCpltCallback+0x90>)
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	3301      	adds	r3, #1
 800c51c:	b2da      	uxtb	r2, r3
 800c51e:	4b18      	ldr	r3, [pc, #96]	; (800c580 <HAL_UART_RxCpltCallback+0x90>)
 800c520:	701a      	strb	r2, [r3, #0]
	{
		StarterUartRxCallback();
	}


}
 800c522:	e026      	b.n	800c572 <HAL_UART_RxCpltCallback+0x82>
	else if( huart->Instance == USART1 )
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	4a18      	ldr	r2, [pc, #96]	; (800c58c <HAL_UART_RxCpltCallback+0x9c>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d11a      	bne.n	800c564 <HAL_UART_RxCpltCallback+0x74>
		bt_buffer_rx[rx_pointer ] = bt_rx;
 800c52e:	4b18      	ldr	r3, [pc, #96]	; (800c590 <HAL_UART_RxCpltCallback+0xa0>)
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	b2db      	uxtb	r3, r3
 800c534:	461a      	mov	r2, r3
 800c536:	4b17      	ldr	r3, [pc, #92]	; (800c594 <HAL_UART_RxCpltCallback+0xa4>)
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	b2d9      	uxtb	r1, r3
 800c53c:	4b16      	ldr	r3, [pc, #88]	; (800c598 <HAL_UART_RxCpltCallback+0xa8>)
 800c53e:	5499      	strb	r1, [r3, r2]
		rx_pointer++;
 800c540:	4b13      	ldr	r3, [pc, #76]	; (800c590 <HAL_UART_RxCpltCallback+0xa0>)
 800c542:	781b      	ldrb	r3, [r3, #0]
 800c544:	b2db      	uxtb	r3, r3
 800c546:	3301      	adds	r3, #1
 800c548:	b2da      	uxtb	r2, r3
 800c54a:	4b11      	ldr	r3, [pc, #68]	; (800c590 <HAL_UART_RxCpltCallback+0xa0>)
 800c54c:	701a      	strb	r2, [r3, #0]
		bt_rx = 0;
 800c54e:	4b11      	ldr	r3, [pc, #68]	; (800c594 <HAL_UART_RxCpltCallback+0xa4>)
 800c550:	2200      	movs	r2, #0
 800c552:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(BtUartHandle, &bt_rx, 1 );
 800c554:	4b11      	ldr	r3, [pc, #68]	; (800c59c <HAL_UART_RxCpltCallback+0xac>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	2201      	movs	r2, #1
 800c55a:	490e      	ldr	r1, [pc, #56]	; (800c594 <HAL_UART_RxCpltCallback+0xa4>)
 800c55c:	4618      	mov	r0, r3
 800c55e:	f7fb f80b 	bl	8007578 <HAL_UART_Receive_DMA>
}
 800c562:	e006      	b.n	800c572 <HAL_UART_RxCpltCallback+0x82>
	else if( huart->Instance == USART2 )
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	4a0d      	ldr	r2, [pc, #52]	; (800c5a0 <HAL_UART_RxCpltCallback+0xb0>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d101      	bne.n	800c572 <HAL_UART_RxCpltCallback+0x82>
		StarterUartRxCallback();
 800c56e:	f003 fdf9 	bl	8010164 <StarterUartRxCallback>
}
 800c572:	bf00      	nop
 800c574:	3708      	adds	r7, #8
 800c576:	46bd      	mov	sp, r7
 800c578:	bd80      	pop	{r7, pc}
 800c57a:	bf00      	nop
 800c57c:	40004c00 	.word	0x40004c00
 800c580:	20018900 	.word	0x20018900
 800c584:	20018aa4 	.word	0x20018aa4
 800c588:	20019a0c 	.word	0x20019a0c
 800c58c:	40011000 	.word	0x40011000
 800c590:	20018c9c 	.word	0x20018c9c
 800c594:	20018a76 	.word	0x20018a76
 800c598:	200189d0 	.word	0x200189d0
 800c59c:	200191bc 	.word	0x200191bc
 800c5a0:	40004400 	.word	0x40004400

0800c5a4 <LoadBuffer>:
	return;
}
*/

void LoadBuffer(void)
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b082      	sub	sp, #8
 800c5a8:	af00      	add	r7, sp, #0
	uint16_t ptr = 0;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	80fb      	strh	r3, [r7, #6]
	uint32_t size = 0;
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	603b      	str	r3, [r7, #0]
	memcpy( bt_buffer_tx + ptr, &size, sizeof(size) );
 800c5b2:	88fb      	ldrh	r3, [r7, #6]
 800c5b4:	4a9a      	ldr	r2, [pc, #616]	; (800c820 <LoadBuffer+0x27c>)
 800c5b6:	4413      	add	r3, r2
 800c5b8:	683a      	ldr	r2, [r7, #0]
 800c5ba:	601a      	str	r2, [r3, #0]
	ptr += sizeof(size);
 800c5bc:	88fb      	ldrh	r3, [r7, #6]
 800c5be:	3304      	adds	r3, #4
 800c5c0:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &DebugMode, sizeof(DebugMode) );
 800c5c2:	88fb      	ldrh	r3, [r7, #6]
 800c5c4:	4a96      	ldr	r2, [pc, #600]	; (800c820 <LoadBuffer+0x27c>)
 800c5c6:	4413      	add	r3, r2
 800c5c8:	4a96      	ldr	r2, [pc, #600]	; (800c824 <LoadBuffer+0x280>)
 800c5ca:	7812      	ldrb	r2, [r2, #0]
 800c5cc:	b2d2      	uxtb	r2, r2
 800c5ce:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(DebugMode);
 800c5d0:	88fb      	ldrh	r3, [r7, #6]
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Running, sizeof(Running) );
 800c5d6:	88fb      	ldrh	r3, [r7, #6]
 800c5d8:	4a91      	ldr	r2, [pc, #580]	; (800c820 <LoadBuffer+0x27c>)
 800c5da:	4413      	add	r3, r2
 800c5dc:	4a92      	ldr	r2, [pc, #584]	; (800c828 <LoadBuffer+0x284>)
 800c5de:	7812      	ldrb	r2, [r2, #0]
 800c5e0:	b2d2      	uxtb	r2, r2
 800c5e2:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(Running);
 800c5e4:	88fb      	ldrh	r3, [r7, #6]
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Mode, sizeof(Mode) );
 800c5ea:	88fb      	ldrh	r3, [r7, #6]
 800c5ec:	4a8c      	ldr	r2, [pc, #560]	; (800c820 <LoadBuffer+0x27c>)
 800c5ee:	4413      	add	r3, r2
 800c5f0:	4a8e      	ldr	r2, [pc, #568]	; (800c82c <LoadBuffer+0x288>)
 800c5f2:	7812      	ldrb	r2, [r2, #0]
 800c5f4:	b2d2      	uxtb	r2, r2
 800c5f6:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(Mode);
 800c5f8:	88fb      	ldrh	r3, [r7, #6]
 800c5fa:	3301      	adds	r3, #1
 800c5fc:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &GyorsasagiState, sizeof(GyorsasagiState) );
 800c5fe:	88fb      	ldrh	r3, [r7, #6]
 800c600:	4a87      	ldr	r2, [pc, #540]	; (800c820 <LoadBuffer+0x27c>)
 800c602:	4413      	add	r3, r2
 800c604:	4a8a      	ldr	r2, [pc, #552]	; (800c830 <LoadBuffer+0x28c>)
 800c606:	7812      	ldrb	r2, [r2, #0]
 800c608:	b2d2      	uxtb	r2, r2
 800c60a:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(GyorsasagiState);
 800c60c:	88fb      	ldrh	r3, [r7, #6]
 800c60e:	3301      	adds	r3, #1
 800c610:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &UgyessegiState, sizeof(UgyessegiState) );
 800c612:	88fb      	ldrh	r3, [r7, #6]
 800c614:	4a82      	ldr	r2, [pc, #520]	; (800c820 <LoadBuffer+0x27c>)
 800c616:	4413      	add	r3, r2
 800c618:	4a86      	ldr	r2, [pc, #536]	; (800c834 <LoadBuffer+0x290>)
 800c61a:	7812      	ldrb	r2, [r2, #0]
 800c61c:	b2d2      	uxtb	r2, r2
 800c61e:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(UgyessegiState);
 800c620:	88fb      	ldrh	r3, [r7, #6]
 800c622:	3301      	adds	r3, #1
 800c624:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Timestamp, sizeof(Timestamp) );
 800c626:	88fb      	ldrh	r3, [r7, #6]
 800c628:	4a7d      	ldr	r2, [pc, #500]	; (800c820 <LoadBuffer+0x27c>)
 800c62a:	4413      	add	r3, r2
 800c62c:	2208      	movs	r2, #8
 800c62e:	4982      	ldr	r1, [pc, #520]	; (800c838 <LoadBuffer+0x294>)
 800c630:	4618      	mov	r0, r3
 800c632:	f005 fbb7 	bl	8011da4 <memcpy>
	ptr += sizeof(Timestamp);
 800c636:	88fb      	ldrh	r3, [r7, #6]
 800c638:	3308      	adds	r3, #8
 800c63a:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &TimeBetweenData,sizeof(TimeBetweenData) );
 800c63c:	88fb      	ldrh	r3, [r7, #6]
 800c63e:	4a78      	ldr	r2, [pc, #480]	; (800c820 <LoadBuffer+0x27c>)
 800c640:	4413      	add	r3, r2
 800c642:	4a7e      	ldr	r2, [pc, #504]	; (800c83c <LoadBuffer+0x298>)
 800c644:	6812      	ldr	r2, [r2, #0]
 800c646:	601a      	str	r2, [r3, #0]
	ptr += sizeof(TimeBetweenData);
 800c648:	88fb      	ldrh	r3, [r7, #6]
 800c64a:	3304      	adds	r3, #4
 800c64c:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &LinePos_controller, sizeof(LinePos_controller) );
 800c64e:	88fb      	ldrh	r3, [r7, #6]
 800c650:	4a73      	ldr	r2, [pc, #460]	; (800c820 <LoadBuffer+0x27c>)
 800c652:	4413      	add	r3, r2
 800c654:	4a7a      	ldr	r2, [pc, #488]	; (800c840 <LoadBuffer+0x29c>)
 800c656:	6812      	ldr	r2, [r2, #0]
 800c658:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinePos_controller);
 800c65a:	88fb      	ldrh	r3, [r7, #6]
 800c65c:	3304      	adds	r3, #4
 800c65e:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &LinePositionBack, sizeof(LinePositionBack) );
 800c660:	88fb      	ldrh	r3, [r7, #6]
 800c662:	4a6f      	ldr	r2, [pc, #444]	; (800c820 <LoadBuffer+0x27c>)
 800c664:	4413      	add	r3, r2
 800c666:	4a77      	ldr	r2, [pc, #476]	; (800c844 <LoadBuffer+0x2a0>)
 800c668:	6812      	ldr	r2, [r2, #0]
 800c66a:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinePositionBack);
 800c66c:	88fb      	ldrh	r3, [r7, #6]
 800c66e:	3304      	adds	r3, #4
 800c670:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Vonalszog_controller, sizeof(Vonalszog_controller) );
 800c672:	88fb      	ldrh	r3, [r7, #6]
 800c674:	4a6a      	ldr	r2, [pc, #424]	; (800c820 <LoadBuffer+0x27c>)
 800c676:	4413      	add	r3, r2
 800c678:	4a73      	ldr	r2, [pc, #460]	; (800c848 <LoadBuffer+0x2a4>)
 800c67a:	6812      	ldr	r2, [r2, #0]
 800c67c:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Vonalszog_controller);
 800c67e:	88fb      	ldrh	r3, [r7, #6]
 800c680:	3304      	adds	r3, #4
 800c682:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &LineNumFront, sizeof(LineNumFront) );
 800c684:	88fb      	ldrh	r3, [r7, #6]
 800c686:	4a66      	ldr	r2, [pc, #408]	; (800c820 <LoadBuffer+0x27c>)
 800c688:	4413      	add	r3, r2
 800c68a:	4a70      	ldr	r2, [pc, #448]	; (800c84c <LoadBuffer+0x2a8>)
 800c68c:	7812      	ldrb	r2, [r2, #0]
 800c68e:	b2d2      	uxtb	r2, r2
 800c690:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(LineNumFront);
 800c692:	88fb      	ldrh	r3, [r7, #6]
 800c694:	3301      	adds	r3, #1
 800c696:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &LineNumBack, sizeof(LineNumBack) );
 800c698:	88fb      	ldrh	r3, [r7, #6]
 800c69a:	4a61      	ldr	r2, [pc, #388]	; (800c820 <LoadBuffer+0x27c>)
 800c69c:	4413      	add	r3, r2
 800c69e:	4a6c      	ldr	r2, [pc, #432]	; (800c850 <LoadBuffer+0x2ac>)
 800c6a0:	7812      	ldrb	r2, [r2, #0]
 800c6a2:	b2d2      	uxtb	r2, r2
 800c6a4:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(LineNumBack);
 800c6a6:	88fb      	ldrh	r3, [r7, #6]
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &LinearX, sizeof(LinearX) );
 800c6ac:	88fb      	ldrh	r3, [r7, #6]
 800c6ae:	4a5c      	ldr	r2, [pc, #368]	; (800c820 <LoadBuffer+0x27c>)
 800c6b0:	4413      	add	r3, r2
 800c6b2:	4a68      	ldr	r2, [pc, #416]	; (800c854 <LoadBuffer+0x2b0>)
 800c6b4:	6812      	ldr	r2, [r2, #0]
 800c6b6:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinearX);
 800c6b8:	88fb      	ldrh	r3, [r7, #6]
 800c6ba:	3304      	adds	r3, #4
 800c6bc:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &LinearY, sizeof(LinearY) );
 800c6be:	88fb      	ldrh	r3, [r7, #6]
 800c6c0:	4a57      	ldr	r2, [pc, #348]	; (800c820 <LoadBuffer+0x27c>)
 800c6c2:	4413      	add	r3, r2
 800c6c4:	4a64      	ldr	r2, [pc, #400]	; (800c858 <LoadBuffer+0x2b4>)
 800c6c6:	6812      	ldr	r2, [r2, #0]
 800c6c8:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinearY);
 800c6ca:	88fb      	ldrh	r3, [r7, #6]
 800c6cc:	3304      	adds	r3, #4
 800c6ce:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &LinearZ, sizeof(LinearZ) );
 800c6d0:	88fb      	ldrh	r3, [r7, #6]
 800c6d2:	4a53      	ldr	r2, [pc, #332]	; (800c820 <LoadBuffer+0x27c>)
 800c6d4:	4413      	add	r3, r2
 800c6d6:	4a61      	ldr	r2, [pc, #388]	; (800c85c <LoadBuffer+0x2b8>)
 800c6d8:	6812      	ldr	r2, [r2, #0]
 800c6da:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinearZ);
 800c6dc:	88fb      	ldrh	r3, [r7, #6]
 800c6de:	3304      	adds	r3, #4
 800c6e0:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &AngularX, sizeof(AngularX) );
 800c6e2:	88fb      	ldrh	r3, [r7, #6]
 800c6e4:	4a4e      	ldr	r2, [pc, #312]	; (800c820 <LoadBuffer+0x27c>)
 800c6e6:	4413      	add	r3, r2
 800c6e8:	4a5d      	ldr	r2, [pc, #372]	; (800c860 <LoadBuffer+0x2bc>)
 800c6ea:	6812      	ldr	r2, [r2, #0]
 800c6ec:	601a      	str	r2, [r3, #0]
	ptr += sizeof(AngularX);
 800c6ee:	88fb      	ldrh	r3, [r7, #6]
 800c6f0:	3304      	adds	r3, #4
 800c6f2:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &AngularY, sizeof(AngularY) );
 800c6f4:	88fb      	ldrh	r3, [r7, #6]
 800c6f6:	4a4a      	ldr	r2, [pc, #296]	; (800c820 <LoadBuffer+0x27c>)
 800c6f8:	4413      	add	r3, r2
 800c6fa:	4a5a      	ldr	r2, [pc, #360]	; (800c864 <LoadBuffer+0x2c0>)
 800c6fc:	6812      	ldr	r2, [r2, #0]
 800c6fe:	601a      	str	r2, [r3, #0]
	ptr += sizeof(AngularY);
 800c700:	88fb      	ldrh	r3, [r7, #6]
 800c702:	3304      	adds	r3, #4
 800c704:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &AngularZ, sizeof(AngularZ) );
 800c706:	88fb      	ldrh	r3, [r7, #6]
 800c708:	4a45      	ldr	r2, [pc, #276]	; (800c820 <LoadBuffer+0x27c>)
 800c70a:	4413      	add	r3, r2
 800c70c:	4a56      	ldr	r2, [pc, #344]	; (800c868 <LoadBuffer+0x2c4>)
 800c70e:	6812      	ldr	r2, [r2, #0]
 800c710:	601a      	str	r2, [r3, #0]
	ptr += sizeof(AngularZ);
 800c712:	88fb      	ldrh	r3, [r7, #6]
 800c714:	3304      	adds	r3, #4
 800c716:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &DistanceFront, sizeof(DistanceFront) );
 800c718:	88fb      	ldrh	r3, [r7, #6]
 800c71a:	4a41      	ldr	r2, [pc, #260]	; (800c820 <LoadBuffer+0x27c>)
 800c71c:	4413      	add	r3, r2
 800c71e:	4a53      	ldr	r2, [pc, #332]	; (800c86c <LoadBuffer+0x2c8>)
 800c720:	6812      	ldr	r2, [r2, #0]
 800c722:	601a      	str	r2, [r3, #0]
	ptr += sizeof(DistanceFront);
 800c724:	88fb      	ldrh	r3, [r7, #6]
 800c726:	3304      	adds	r3, #4
 800c728:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &DistanceLeft, sizeof(DistanceLeft) );
 800c72a:	88fb      	ldrh	r3, [r7, #6]
 800c72c:	4a3c      	ldr	r2, [pc, #240]	; (800c820 <LoadBuffer+0x27c>)
 800c72e:	4413      	add	r3, r2
 800c730:	4a4f      	ldr	r2, [pc, #316]	; (800c870 <LoadBuffer+0x2cc>)
 800c732:	6812      	ldr	r2, [r2, #0]
 800c734:	601a      	str	r2, [r3, #0]
	ptr += sizeof(DistanceLeft);
 800c736:	88fb      	ldrh	r3, [r7, #6]
 800c738:	3304      	adds	r3, #4
 800c73a:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &DistanceRight, sizeof(DistanceRight) );
 800c73c:	88fb      	ldrh	r3, [r7, #6]
 800c73e:	4a38      	ldr	r2, [pc, #224]	; (800c820 <LoadBuffer+0x27c>)
 800c740:	4413      	add	r3, r2
 800c742:	4a4c      	ldr	r2, [pc, #304]	; (800c874 <LoadBuffer+0x2d0>)
 800c744:	6812      	ldr	r2, [r2, #0]
 800c746:	601a      	str	r2, [r3, #0]
	ptr += sizeof(DistanceRight);
 800c748:	88fb      	ldrh	r3, [r7, #6]
 800c74a:	3304      	adds	r3, #4
 800c74c:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Speed, sizeof(Speed) );
 800c74e:	88fb      	ldrh	r3, [r7, #6]
 800c750:	4a33      	ldr	r2, [pc, #204]	; (800c820 <LoadBuffer+0x27c>)
 800c752:	4413      	add	r3, r2
 800c754:	4a48      	ldr	r2, [pc, #288]	; (800c878 <LoadBuffer+0x2d4>)
 800c756:	6812      	ldr	r2, [r2, #0]
 800c758:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Speed);
 800c75a:	88fb      	ldrh	r3, [r7, #6]
 800c75c:	3304      	adds	r3, #4
 800c75e:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Uthossz, sizeof(Uthossz) );
 800c760:	88fb      	ldrh	r3, [r7, #6]
 800c762:	4a2f      	ldr	r2, [pc, #188]	; (800c820 <LoadBuffer+0x27c>)
 800c764:	4413      	add	r3, r2
 800c766:	4a45      	ldr	r2, [pc, #276]	; (800c87c <LoadBuffer+0x2d8>)
 800c768:	6812      	ldr	r2, [r2, #0]
 800c76a:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Uthossz);
 800c76c:	88fb      	ldrh	r3, [r7, #6]
 800c76e:	3304      	adds	r3, #4
 800c770:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &MotorCurrent, sizeof(MotorCurrent) );
 800c772:	88fb      	ldrh	r3, [r7, #6]
 800c774:	4a2a      	ldr	r2, [pc, #168]	; (800c820 <LoadBuffer+0x27c>)
 800c776:	4413      	add	r3, r2
 800c778:	4a41      	ldr	r2, [pc, #260]	; (800c880 <LoadBuffer+0x2dc>)
 800c77a:	6812      	ldr	r2, [r2, #0]
 800c77c:	601a      	str	r2, [r3, #0]
	ptr += sizeof(MotorCurrent);
 800c77e:	88fb      	ldrh	r3, [r7, #6]
 800c780:	3304      	adds	r3, #4
 800c782:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &SpeedSP, sizeof(SpeedSP) );
 800c784:	88fb      	ldrh	r3, [r7, #6]
 800c786:	4a26      	ldr	r2, [pc, #152]	; (800c820 <LoadBuffer+0x27c>)
 800c788:	4413      	add	r3, r2
 800c78a:	4a3e      	ldr	r2, [pc, #248]	; (800c884 <LoadBuffer+0x2e0>)
 800c78c:	6812      	ldr	r2, [r2, #0]
 800c78e:	601a      	str	r2, [r3, #0]
	ptr += sizeof(SpeedSP);
 800c790:	88fb      	ldrh	r3, [r7, #6]
 800c792:	3304      	adds	r3, #4
 800c794:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &TclMotor, sizeof(TclMotor) );
 800c796:	88fb      	ldrh	r3, [r7, #6]
 800c798:	4a21      	ldr	r2, [pc, #132]	; (800c820 <LoadBuffer+0x27c>)
 800c79a:	4413      	add	r3, r2
 800c79c:	4a3a      	ldr	r2, [pc, #232]	; (800c888 <LoadBuffer+0x2e4>)
 800c79e:	8812      	ldrh	r2, [r2, #0]
 800c7a0:	b292      	uxth	r2, r2
 800c7a2:	801a      	strh	r2, [r3, #0]
	ptr += sizeof(TclMotor);
 800c7a4:	88fb      	ldrh	r3, [r7, #6]
 800c7a6:	3302      	adds	r3, #2
 800c7a8:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &SpeedSPGyors, sizeof(SpeedSPGyors) );
 800c7aa:	88fb      	ldrh	r3, [r7, #6]
 800c7ac:	4a1c      	ldr	r2, [pc, #112]	; (800c820 <LoadBuffer+0x27c>)
 800c7ae:	4413      	add	r3, r2
 800c7b0:	4a36      	ldr	r2, [pc, #216]	; (800c88c <LoadBuffer+0x2e8>)
 800c7b2:	6812      	ldr	r2, [r2, #0]
 800c7b4:	601a      	str	r2, [r3, #0]
	ptr += sizeof(SpeedSPGyors);
 800c7b6:	88fb      	ldrh	r3, [r7, #6]
 800c7b8:	3304      	adds	r3, #4
 800c7ba:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &SpeedSPKanyar, sizeof(SpeedSPKanyar) );
 800c7bc:	88fb      	ldrh	r3, [r7, #6]
 800c7be:	4a18      	ldr	r2, [pc, #96]	; (800c820 <LoadBuffer+0x27c>)
 800c7c0:	4413      	add	r3, r2
 800c7c2:	4a33      	ldr	r2, [pc, #204]	; (800c890 <LoadBuffer+0x2ec>)
 800c7c4:	6812      	ldr	r2, [r2, #0]
 800c7c6:	601a      	str	r2, [r3, #0]
	ptr += sizeof(SpeedSPKanyar);
 800c7c8:	88fb      	ldrh	r3, [r7, #6]
 800c7ca:	3304      	adds	r3, #4
 800c7cc:	80fb      	strh	r3, [r7, #6]

	memcpy( bt_buffer_tx + ptr, &KpGyors,sizeof(KpGyors) );
 800c7ce:	88fb      	ldrh	r3, [r7, #6]
 800c7d0:	4a13      	ldr	r2, [pc, #76]	; (800c820 <LoadBuffer+0x27c>)
 800c7d2:	4413      	add	r3, r2
 800c7d4:	4a2f      	ldr	r2, [pc, #188]	; (800c894 <LoadBuffer+0x2f0>)
 800c7d6:	6812      	ldr	r2, [r2, #0]
 800c7d8:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KpGyors);
 800c7da:	88fb      	ldrh	r3, [r7, #6]
 800c7dc:	3304      	adds	r3, #4
 800c7de:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &KpKanyar,sizeof(KpKanyar) );
 800c7e0:	88fb      	ldrh	r3, [r7, #6]
 800c7e2:	4a0f      	ldr	r2, [pc, #60]	; (800c820 <LoadBuffer+0x27c>)
 800c7e4:	4413      	add	r3, r2
 800c7e6:	4a2c      	ldr	r2, [pc, #176]	; (800c898 <LoadBuffer+0x2f4>)
 800c7e8:	6812      	ldr	r2, [r2, #0]
 800c7ea:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KpKanyar);
 800c7ec:	88fb      	ldrh	r3, [r7, #6]
 800c7ee:	3304      	adds	r3, #4
 800c7f0:	80fb      	strh	r3, [r7, #6]

	memcpy( bt_buffer_tx + ptr, &KdGyors,sizeof(KdGyors) );
 800c7f2:	88fb      	ldrh	r3, [r7, #6]
 800c7f4:	4a0a      	ldr	r2, [pc, #40]	; (800c820 <LoadBuffer+0x27c>)
 800c7f6:	4413      	add	r3, r2
 800c7f8:	4a28      	ldr	r2, [pc, #160]	; (800c89c <LoadBuffer+0x2f8>)
 800c7fa:	6812      	ldr	r2, [r2, #0]
 800c7fc:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KdGyors);
 800c7fe:	88fb      	ldrh	r3, [r7, #6]
 800c800:	3304      	adds	r3, #4
 800c802:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &KdKanyar,sizeof(KdKanyar) );
 800c804:	88fb      	ldrh	r3, [r7, #6]
 800c806:	4a06      	ldr	r2, [pc, #24]	; (800c820 <LoadBuffer+0x27c>)
 800c808:	4413      	add	r3, r2
 800c80a:	4a25      	ldr	r2, [pc, #148]	; (800c8a0 <LoadBuffer+0x2fc>)
 800c80c:	6812      	ldr	r2, [r2, #0]
 800c80e:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KdKanyar);
 800c810:	88fb      	ldrh	r3, [r7, #6]
 800c812:	3304      	adds	r3, #4
 800c814:	80fb      	strh	r3, [r7, #6]

	memcpy( bt_buffer_tx + ptr, &BatteryMotor, sizeof(BatteryMotor) );
 800c816:	88fb      	ldrh	r3, [r7, #6]
 800c818:	4a01      	ldr	r2, [pc, #4]	; (800c820 <LoadBuffer+0x27c>)
 800c81a:	4413      	add	r3, r2
 800c81c:	e042      	b.n	800c8a4 <LoadBuffer+0x300>
 800c81e:	bf00      	nop
 800c820:	20018ca0 	.word	0x20018ca0
 800c824:	20019134 	.word	0x20019134
 800c828:	200190a0 	.word	0x200190a0
 800c82c:	20018a77 	.word	0x20018a77
 800c830:	200189ad 	.word	0x200189ad
 800c834:	20018c40 	.word	0x20018c40
 800c838:	20018c48 	.word	0x20018c48
 800c83c:	20018b24 	.word	0x20018b24
 800c840:	200189c0 	.word	0x200189c0
 800c844:	20018c70 	.word	0x20018c70
 800c848:	20018b2c 	.word	0x20018b2c
 800c84c:	20018c7d 	.word	0x20018c7d
 800c850:	200189ac 	.word	0x200189ac
 800c854:	20018a54 	.word	0x20018a54
 800c858:	20018a6c 	.word	0x20018a6c
 800c85c:	20018a50 	.word	0x20018a50
 800c860:	200189b0 	.word	0x200189b0
 800c864:	20018c98 	.word	0x20018c98
 800c868:	20018bb0 	.word	0x20018bb0
 800c86c:	200189c4 	.word	0x200189c4
 800c870:	20018c84 	.word	0x20018c84
 800c874:	20018c5c 	.word	0x20018c5c
 800c878:	20018994 	.word	0x20018994
 800c87c:	20018a70 	.word	0x20018a70
 800c880:	2001912c 	.word	0x2001912c
 800c884:	20018a98 	.word	0x20018a98
 800c888:	20018a60 	.word	0x20018a60
 800c88c:	200189c8 	.word	0x200189c8
 800c890:	20018a90 	.word	0x20018a90
 800c894:	20018aa0 	.word	0x20018aa0
 800c898:	20018c60 	.word	0x20018c60
 800c89c:	20018998 	.word	0x20018998
 800c8a0:	20018c58 	.word	0x20018c58
 800c8a4:	4a44      	ldr	r2, [pc, #272]	; (800c9b8 <LoadBuffer+0x414>)
 800c8a6:	6812      	ldr	r2, [r2, #0]
 800c8a8:	601a      	str	r2, [r3, #0]
	ptr += sizeof(BatteryMotor);
 800c8aa:	88fb      	ldrh	r3, [r7, #6]
 800c8ac:	3304      	adds	r3, #4
 800c8ae:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &BatteryLogic, sizeof(BatteryLogic) );
 800c8b0:	88fb      	ldrh	r3, [r7, #6]
 800c8b2:	4a42      	ldr	r2, [pc, #264]	; (800c9bc <LoadBuffer+0x418>)
 800c8b4:	4413      	add	r3, r2
 800c8b6:	4a42      	ldr	r2, [pc, #264]	; (800c9c0 <LoadBuffer+0x41c>)
 800c8b8:	6812      	ldr	r2, [r2, #0]
 800c8ba:	601a      	str	r2, [r3, #0]
	ptr += sizeof(BatteryLogic);
 800c8bc:	88fb      	ldrh	r3, [r7, #6]
 800c8be:	3304      	adds	r3, #4
 800c8c0:	80fb      	strh	r3, [r7, #6]

	memcpy( bt_buffer_tx + ptr, &ServoPos, sizeof(ServoPos) );
 800c8c2:	88fb      	ldrh	r3, [r7, #6]
 800c8c4:	4a3d      	ldr	r2, [pc, #244]	; (800c9bc <LoadBuffer+0x418>)
 800c8c6:	4413      	add	r3, r2
 800c8c8:	4a3e      	ldr	r2, [pc, #248]	; (800c9c4 <LoadBuffer+0x420>)
 800c8ca:	6812      	ldr	r2, [r2, #0]
 800c8cc:	601a      	str	r2, [r3, #0]
	ptr += sizeof(ServoPos);
 800c8ce:	88fb      	ldrh	r3, [r7, #6]
 800c8d0:	3304      	adds	r3, #4
 800c8d2:	80fb      	strh	r3, [r7, #6]

	memcpy( bt_buffer_tx + ptr, &Kp,sizeof(Kp) );
 800c8d4:	88fb      	ldrh	r3, [r7, #6]
 800c8d6:	4a39      	ldr	r2, [pc, #228]	; (800c9bc <LoadBuffer+0x418>)
 800c8d8:	4413      	add	r3, r2
 800c8da:	4a3b      	ldr	r2, [pc, #236]	; (800c9c8 <LoadBuffer+0x424>)
 800c8dc:	6812      	ldr	r2, [r2, #0]
 800c8de:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Kp);
 800c8e0:	88fb      	ldrh	r3, [r7, #6]
 800c8e2:	3304      	adds	r3, #4
 800c8e4:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Ki,sizeof(Ki) );
 800c8e6:	88fb      	ldrh	r3, [r7, #6]
 800c8e8:	4a34      	ldr	r2, [pc, #208]	; (800c9bc <LoadBuffer+0x418>)
 800c8ea:	4413      	add	r3, r2
 800c8ec:	4a37      	ldr	r2, [pc, #220]	; (800c9cc <LoadBuffer+0x428>)
 800c8ee:	6812      	ldr	r2, [r2, #0]
 800c8f0:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Ki);
 800c8f2:	88fb      	ldrh	r3, [r7, #6]
 800c8f4:	3304      	adds	r3, #4
 800c8f6:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &Kd,sizeof(Kd) );
 800c8f8:	88fb      	ldrh	r3, [r7, #6]
 800c8fa:	4a30      	ldr	r2, [pc, #192]	; (800c9bc <LoadBuffer+0x418>)
 800c8fc:	4413      	add	r3, r2
 800c8fe:	4a34      	ldr	r2, [pc, #208]	; (800c9d0 <LoadBuffer+0x42c>)
 800c900:	6812      	ldr	r2, [r2, #0]
 800c902:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Kd);
 800c904:	88fb      	ldrh	r3, [r7, #6]
 800c906:	3304      	adds	r3, #4
 800c908:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &kszi,sizeof(kszi) );
 800c90a:	88fb      	ldrh	r3, [r7, #6]
 800c90c:	4a2b      	ldr	r2, [pc, #172]	; (800c9bc <LoadBuffer+0x418>)
 800c90e:	4413      	add	r3, r2
 800c910:	4a30      	ldr	r2, [pc, #192]	; (800c9d4 <LoadBuffer+0x430>)
 800c912:	6812      	ldr	r2, [r2, #0]
 800c914:	601a      	str	r2, [r3, #0]
	ptr += sizeof(kszi);
 800c916:	88fb      	ldrh	r3, [r7, #6]
 800c918:	3304      	adds	r3, #4
 800c91a:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &OutputDivisor,sizeof(OutputDivisor) );
 800c91c:	88fb      	ldrh	r3, [r7, #6]
 800c91e:	4a27      	ldr	r2, [pc, #156]	; (800c9bc <LoadBuffer+0x418>)
 800c920:	4413      	add	r3, r2
 800c922:	4a2d      	ldr	r2, [pc, #180]	; (800c9d8 <LoadBuffer+0x434>)
 800c924:	6812      	ldr	r2, [r2, #0]
 800c926:	601a      	str	r2, [r3, #0]
	ptr += sizeof(OutputDivisor);
 800c928:	88fb      	ldrh	r3, [r7, #6]
 800c92a:	3304      	adds	r3, #4
 800c92c:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &D5percent,sizeof(D5percent) );
 800c92e:	88fb      	ldrh	r3, [r7, #6]
 800c930:	4a22      	ldr	r2, [pc, #136]	; (800c9bc <LoadBuffer+0x418>)
 800c932:	4413      	add	r3, r2
 800c934:	4a29      	ldr	r2, [pc, #164]	; (800c9dc <LoadBuffer+0x438>)
 800c936:	6812      	ldr	r2, [r2, #0]
 800c938:	601a      	str	r2, [r3, #0]
	ptr += sizeof(D5percent);
 800c93a:	88fb      	ldrh	r3, [r7, #6]
 800c93c:	3304      	adds	r3, #4
 800c93e:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &D5Add,sizeof(D5Add) );
 800c940:	88fb      	ldrh	r3, [r7, #6]
 800c942:	4a1e      	ldr	r2, [pc, #120]	; (800c9bc <LoadBuffer+0x418>)
 800c944:	4413      	add	r3, r2
 800c946:	4a26      	ldr	r2, [pc, #152]	; (800c9e0 <LoadBuffer+0x43c>)
 800c948:	6812      	ldr	r2, [r2, #0]
 800c94a:	601a      	str	r2, [r3, #0]
	ptr += sizeof(D5Add);
 800c94c:	88fb      	ldrh	r3, [r7, #6]
 800c94e:	3304      	adds	r3, #4
 800c950:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &D5Mul,sizeof(D5Mul) );
 800c952:	88fb      	ldrh	r3, [r7, #6]
 800c954:	4a19      	ldr	r2, [pc, #100]	; (800c9bc <LoadBuffer+0x418>)
 800c956:	4413      	add	r3, r2
 800c958:	4a22      	ldr	r2, [pc, #136]	; (800c9e4 <LoadBuffer+0x440>)
 800c95a:	6812      	ldr	r2, [r2, #0]
 800c95c:	601a      	str	r2, [r3, #0]
	ptr += sizeof(D5Mul);
 800c95e:	88fb      	ldrh	r3, [r7, #6]
 800c960:	3304      	adds	r3, #4
 800c962:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &KpWeight,sizeof(KpWeight) );
 800c964:	88fb      	ldrh	r3, [r7, #6]
 800c966:	4a15      	ldr	r2, [pc, #84]	; (800c9bc <LoadBuffer+0x418>)
 800c968:	4413      	add	r3, r2
 800c96a:	4a1f      	ldr	r2, [pc, #124]	; (800c9e8 <LoadBuffer+0x444>)
 800c96c:	6812      	ldr	r2, [r2, #0]
 800c96e:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KpWeight);
 800c970:	88fb      	ldrh	r3, [r7, #6]
 800c972:	3304      	adds	r3, #4
 800c974:	80fb      	strh	r3, [r7, #6]
	memcpy( bt_buffer_tx + ptr, &KdeltaWeight,sizeof(KdeltaWeight) );
 800c976:	88fb      	ldrh	r3, [r7, #6]
 800c978:	4a10      	ldr	r2, [pc, #64]	; (800c9bc <LoadBuffer+0x418>)
 800c97a:	4413      	add	r3, r2
 800c97c:	4a1b      	ldr	r2, [pc, #108]	; (800c9ec <LoadBuffer+0x448>)
 800c97e:	6812      	ldr	r2, [r2, #0]
 800c980:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KdeltaWeight);
 800c982:	88fb      	ldrh	r3, [r7, #6]
 800c984:	3304      	adds	r3, #4
 800c986:	80fb      	strh	r3, [r7, #6]

	memcpy( bt_buffer_tx + ptr, &KorforgalomData ,sizeof(KorforgalomData) );
 800c988:	88fb      	ldrh	r3, [r7, #6]
 800c98a:	4a0c      	ldr	r2, [pc, #48]	; (800c9bc <LoadBuffer+0x418>)
 800c98c:	4413      	add	r3, r2
 800c98e:	4a18      	ldr	r2, [pc, #96]	; (800c9f0 <LoadBuffer+0x44c>)
 800c990:	7812      	ldrb	r2, [r2, #0]
 800c992:	b2d2      	uxtb	r2, r2
 800c994:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(KorforgalomData);
 800c996:	88fb      	ldrh	r3, [r7, #6]
 800c998:	3301      	adds	r3, #1
 800c99a:	80fb      	strh	r3, [r7, #6]

	size = ptr;
 800c99c:	88fb      	ldrh	r3, [r7, #6]
 800c99e:	603b      	str	r3, [r7, #0]
	memcpy( bt_buffer_tx, &size, sizeof(size) );
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	4a06      	ldr	r2, [pc, #24]	; (800c9bc <LoadBuffer+0x418>)
 800c9a4:	6013      	str	r3, [r2, #0]
	BluetoothSend(size);
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	b29b      	uxth	r3, r3
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f7ff fa28 	bl	800be00 <BluetoothSend>
	return;
 800c9b0:	bf00      	nop
}
 800c9b2:	3708      	adds	r7, #8
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}
 800c9b8:	20018c78 	.word	0x20018c78
 800c9bc:	20018ca0 	.word	0x20018ca0
 800c9c0:	20018c64 	.word	0x20018c64
 800c9c4:	20019130 	.word	0x20019130
 800c9c8:	20018c94 	.word	0x20018c94
 800c9cc:	200189a4 	.word	0x200189a4
 800c9d0:	20018c74 	.word	0x20018c74
 800c9d4:	20018b28 	.word	0x20018b28
 800c9d8:	200191b8 	.word	0x200191b8
 800c9dc:	200189a8 	.word	0x200189a8
 800c9e0:	200189cc 	.word	0x200189cc
 800c9e4:	20018a9c 	.word	0x20018a9c
 800c9e8:	2001898c 	.word	0x2001898c
 800c9ec:	200189b8 	.word	0x200189b8
 800c9f0:	20018a75 	.word	0x20018a75
 800c9f4:	00000000 	.word	0x00000000

0800c9f8 <UthosszTask>:
extern TIM_HandleTypeDef htim2;
extern EventGroupHandle_t Eventgroup_Triggers;


void UthosszTask(const * argument)
{
 800c9f8:	b590      	push	{r4, r7, lr}
 800c9fa:	b089      	sub	sp, #36	; 0x24
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
	volatile uint32_t counter_reg_prev;
	volatile uint32_t counter_reg;
	volatile int32_t delta_reg;
	volatile float velocity = 0;
 800ca00:	f04f 0300 	mov.w	r3, #0
 800ca04:	60bb      	str	r3, [r7, #8]
	const int deltaT = 10;
 800ca06:	230a      	movs	r3, #10
 800ca08:	61fb      	str	r3, [r7, #28]

	while(1)
	{
		//Inkrementlis ad beolvassa
		counter_reg = __HAL_TIM_GET_COUNTER(&htim2);
 800ca0a:	4b29      	ldr	r3, [pc, #164]	; (800cab0 <UthosszTask+0xb8>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca10:	613b      	str	r3, [r7, #16]
		delta_reg = counter_reg - counter_reg_prev;
 800ca12:	693a      	ldr	r2, [r7, #16]
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	1ad3      	subs	r3, r2, r3
 800ca18:	60fb      	str	r3, [r7, #12]
		counter_reg_prev = counter_reg;
 800ca1a:	693b      	ldr	r3, [r7, #16]
 800ca1c:	617b      	str	r3, [r7, #20]
		velocity = (float)delta_reg / (float)deltaT;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	ee07 3a90 	vmov	s15, r3
 800ca24:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ca28:	69fb      	ldr	r3, [r7, #28]
 800ca2a:	ee07 3a90 	vmov	s15, r3
 800ca2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ca32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca36:	edc7 7a02 	vstr	s15, [r7, #8]
		velocity /= (33312.5 / 1024 )*(7.048/6);
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f7f3 fd4b 	bl	80004d8 <__aeabi_f2d>
 800ca42:	a319      	add	r3, pc, #100	; (adr r3, 800caa8 <UthosszTask+0xb0>)
 800ca44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca48:	f7f3 fec4 	bl	80007d4 <__aeabi_ddiv>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	460c      	mov	r4, r1
 800ca50:	4618      	mov	r0, r3
 800ca52:	4621      	mov	r1, r4
 800ca54:	f7f4 f86c 	bl	8000b30 <__aeabi_d2f>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	60bb      	str	r3, [r7, #8]
		Speed = -1 * velocity;
 800ca5c:	edd7 7a02 	vldr	s15, [r7, #8]
 800ca60:	eef1 7a67 	vneg.f32	s15, s15
 800ca64:	4b13      	ldr	r3, [pc, #76]	; (800cab4 <UthosszTask+0xbc>)
 800ca66:	edc3 7a00 	vstr	s15, [r3]

		//Uthossz szamtsa
		const float magic = 1005.912055034392;	//50ms-es deltaT-hez tartoz konstans
 800ca6a:	4b13      	ldr	r3, [pc, #76]	; (800cab8 <UthosszTask+0xc0>)
 800ca6c:	61bb      	str	r3, [r7, #24]
		Uthossz += Speed * deltaT / magic;
 800ca6e:	69fb      	ldr	r3, [r7, #28]
 800ca70:	ee07 3a90 	vmov	s15, r3
 800ca74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ca78:	4b0e      	ldr	r3, [pc, #56]	; (800cab4 <UthosszTask+0xbc>)
 800ca7a:	edd3 7a00 	vldr	s15, [r3]
 800ca7e:	ee67 6a27 	vmul.f32	s13, s14, s15
 800ca82:	edd7 7a06 	vldr	s15, [r7, #24]
 800ca86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca8a:	4b0c      	ldr	r3, [pc, #48]	; (800cabc <UthosszTask+0xc4>)
 800ca8c:	edd3 7a00 	vldr	s15, [r3]
 800ca90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ca94:	4b09      	ldr	r3, [pc, #36]	; (800cabc <UthosszTask+0xc4>)
 800ca96:	edc3 7a00 	vstr	s15, [r3]

		osDelay(deltaT);
 800ca9a:	69fb      	ldr	r3, [r7, #28]
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f7fb fb81 	bl	80081a4 <osDelay>
	{
 800caa2:	e7b2      	b.n	800ca0a <UthosszTask+0x12>
 800caa4:	f3af 8000 	nop.w
 800caa8:	aaaaaaab 	.word	0xaaaaaaab
 800caac:	40431b62 	.word	0x40431b62
 800cab0:	20019a4c 	.word	0x20019a4c
 800cab4:	20018994 	.word	0x20018994
 800cab8:	447b7a5f 	.word	0x447b7a5f
 800cabc:	20018a70 	.word	0x20018a70

0800cac0 <RollAngleControllerTask>:
	osThreadTerminate(NULL);
}


void RollAngleControllerTask(void const * argument)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b088      	sub	sp, #32
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
	float p;
	float e;
	float u;
	float ref = 0;	//alapjel fokban
 800cac8:	f04f 0300 	mov.w	r3, #0
 800cacc:	61fb      	str	r3, [r7, #28]
	float kpHordo = 1;
 800cace:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800cad2:	61bb      	str	r3, [r7, #24]
	while(1)
	{
		//kezdeti rtkek
		u = 0;
 800cad4:	f04f 0300 	mov.w	r3, #0
 800cad8:	617b      	str	r3, [r7, #20]

		//P szablyz
		e = ref - AngularX;
 800cada:	4b1c      	ldr	r3, [pc, #112]	; (800cb4c <RollAngleControllerTask+0x8c>)
 800cadc:	edd3 7a00 	vldr	s15, [r3]
 800cae0:	ed97 7a07 	vldr	s14, [r7, #28]
 800cae4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cae8:	edc7 7a04 	vstr	s15, [r7, #16]
		p = e * kpHordo;
 800caec:	ed97 7a04 	vldr	s14, [r7, #16]
 800caf0:	edd7 7a06 	vldr	s15, [r7, #24]
 800caf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caf8:	edc7 7a03 	vstr	s15, [r7, #12]

		//beavatkoz jel ellltsa
		u += p;
 800cafc:	ed97 7a05 	vldr	s14, [r7, #20]
 800cb00:	edd7 7a03 	vldr	s15, [r7, #12]
 800cb04:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb08:	edc7 7a05 	vstr	s15, [r7, #20]

		//beavatkoz jel belltsa
		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_THROTTLE )
 800cb0c:	4b10      	ldr	r3, [pc, #64]	; (800cb50 <RollAngleControllerTask+0x90>)
 800cb0e:	781b      	ldrb	r3, [r3, #0]
 800cb10:	b2db      	uxtb	r3, r3
 800cb12:	2b02      	cmp	r3, #2
 800cb14:	d004      	beq.n	800cb20 <RollAngleControllerTask+0x60>
 800cb16:	4b0e      	ldr	r3, [pc, #56]	; (800cb50 <RollAngleControllerTask+0x90>)
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	2b04      	cmp	r3, #4
 800cb1e:	d108      	bne.n	800cb32 <RollAngleControllerTask+0x72>
		{
			ServoPos = u * (PI / 180.0f);
 800cb20:	edd7 7a05 	vldr	s15, [r7, #20]
 800cb24:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800cb54 <RollAngleControllerTask+0x94>
 800cb28:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cb2c:	4b0a      	ldr	r3, [pc, #40]	; (800cb58 <RollAngleControllerTask+0x98>)
 800cb2e:	edc3 7a00 	vstr	s15, [r3]
		}
		ServoPos = u * (PI / 180.0f);
 800cb32:	edd7 7a05 	vldr	s15, [r7, #20]
 800cb36:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800cb54 <RollAngleControllerTask+0x94>
 800cb3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cb3e:	4b06      	ldr	r3, [pc, #24]	; (800cb58 <RollAngleControllerTask+0x98>)
 800cb40:	edc3 7a00 	vstr	s15, [r3]

		osDelay(15);
 800cb44:	200f      	movs	r0, #15
 800cb46:	f7fb fb2d 	bl	80081a4 <osDelay>
		u = 0;
 800cb4a:	e7c3      	b.n	800cad4 <RollAngleControllerTask+0x14>
 800cb4c:	200189b0 	.word	0x200189b0
 800cb50:	200190a0 	.word	0x200190a0
 800cb54:	3c8efa35 	.word	0x3c8efa35
 800cb58:	20019130 	.word	0x20019130

0800cb5c <PIDController>:
	osThreadTerminate(NULL);
}


void PIDController(void const * argument)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b08a      	sub	sp, #40	; 0x28
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
	const uint16_t DeltaT=15;
 800cb64:	230f      	movs	r3, #15
 800cb66:	837b      	strh	r3, [r7, #26]
	float LastError = 0;
 800cb68:	f04f 0300 	mov.w	r3, #0
 800cb6c:	627b      	str	r3, [r7, #36]	; 0x24
	float LastLinePositionFront = 0.0;
 800cb6e:	f04f 0300 	mov.w	r3, #0
 800cb72:	623b      	str	r3, [r7, #32]
	float Error, Pki, Iki, Dki, Out;

	while(1)
	{
		//Hibaszmts
		if(LineNumBack != 0)
 800cb74:	4b2e      	ldr	r3, [pc, #184]	; (800cc30 <PIDController+0xd4>)
 800cb76:	781b      	ldrb	r3, [r3, #0]
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d006      	beq.n	800cb8c <PIDController+0x30>
		{
			Error = LinePositionFront;
 800cb7e:	4b2d      	ldr	r3, [pc, #180]	; (800cc34 <PIDController+0xd8>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	61fb      	str	r3, [r7, #28]
			LastLinePositionFront = LinePositionFront;
 800cb84:	4b2b      	ldr	r3, [pc, #172]	; (800cc34 <PIDController+0xd8>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	623b      	str	r3, [r7, #32]
 800cb8a:	e001      	b.n	800cb90 <PIDController+0x34>
		}
		else
		{
			Error = LastLinePositionFront;
 800cb8c:	6a3b      	ldr	r3, [r7, #32]
 800cb8e:	61fb      	str	r3, [r7, #28]
		}
		Out = 0;
 800cb90:	f04f 0300 	mov.w	r3, #0
 800cb94:	617b      	str	r3, [r7, #20]

		//P szablyoz
		Pki = Error * Kp;
 800cb96:	4b28      	ldr	r3, [pc, #160]	; (800cc38 <PIDController+0xdc>)
 800cb98:	edd3 7a00 	vldr	s15, [r3]
 800cb9c:	ed97 7a07 	vldr	s14, [r7, #28]
 800cba0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cba4:	edc7 7a04 	vstr	s15, [r7, #16]
		Out += Pki;
 800cba8:	ed97 7a05 	vldr	s14, [r7, #20]
 800cbac:	edd7 7a04 	vldr	s15, [r7, #16]
 800cbb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbb4:	edc7 7a05 	vstr	s15, [r7, #20]
		Iki= Iki + Ki * error * DeltaT;
		Out+=Iki;
		*/

		//D szablyoz
		Dki= (Kd *(Error - LastError ))/DeltaT;
 800cbb8:	ed97 7a07 	vldr	s14, [r7, #28]
 800cbbc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cbc0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cbc4:	4b1d      	ldr	r3, [pc, #116]	; (800cc3c <PIDController+0xe0>)
 800cbc6:	edd3 7a00 	vldr	s15, [r3]
 800cbca:	ee67 6a27 	vmul.f32	s13, s14, s15
 800cbce:	8b7b      	ldrh	r3, [r7, #26]
 800cbd0:	ee07 3a90 	vmov	s15, r3
 800cbd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cbd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbdc:	edc7 7a03 	vstr	s15, [r7, #12]
		Dki *= 1000;
 800cbe0:	edd7 7a03 	vldr	s15, [r7, #12]
 800cbe4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800cc40 <PIDController+0xe4>
 800cbe8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cbec:	edc7 7a03 	vstr	s15, [r7, #12]
		Out+=Dki;
 800cbf0:	ed97 7a05 	vldr	s14, [r7, #20]
 800cbf4:	edd7 7a03 	vldr	s15, [r7, #12]
 800cbf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbfc:	edc7 7a05 	vstr	s15, [r7, #20]
		Ki = Out;
 800cc00:	4a10      	ldr	r2, [pc, #64]	; (800cc44 <PIDController+0xe8>)
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	6013      	str	r3, [r2, #0]
		//TODO: kimeneti je l bellitsa valamivalami(Out)
		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_THROTTLE )
 800cc06:	4b10      	ldr	r3, [pc, #64]	; (800cc48 <PIDController+0xec>)
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	b2db      	uxtb	r3, r3
 800cc0c:	2b02      	cmp	r3, #2
 800cc0e:	d004      	beq.n	800cc1a <PIDController+0xbe>
 800cc10:	4b0d      	ldr	r3, [pc, #52]	; (800cc48 <PIDController+0xec>)
 800cc12:	781b      	ldrb	r3, [r3, #0]
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	2b04      	cmp	r3, #4
 800cc18:	d102      	bne.n	800cc20 <PIDController+0xc4>
		{
			ServoPos = Out;
 800cc1a:	4a0c      	ldr	r2, [pc, #48]	; (800cc4c <PIDController+0xf0>)
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	6013      	str	r3, [r2, #0]
		}

		//Set last error
		LastError = Error;
 800cc20:	69fb      	ldr	r3, [r7, #28]
 800cc22:	627b      	str	r3, [r7, #36]	; 0x24

		osDelay(DeltaT);
 800cc24:	8b7b      	ldrh	r3, [r7, #26]
 800cc26:	4618      	mov	r0, r3
 800cc28:	f7fb fabc 	bl	80081a4 <osDelay>
		if(LineNumBack != 0)
 800cc2c:	e7a2      	b.n	800cb74 <PIDController+0x18>
 800cc2e:	bf00      	nop
 800cc30:	200189ac 	.word	0x200189ac
 800cc34:	20018c80 	.word	0x20018c80
 800cc38:	20018c94 	.word	0x20018c94
 800cc3c:	20018c74 	.word	0x20018c74
 800cc40:	447a0000 	.word	0x447a0000
 800cc44:	200189a4 	.word	0x200189a4
 800cc48:	200190a0 	.word	0x200190a0
 800cc4c:	20019130 	.word	0x20019130

0800cc50 <SteeringStateSpaceController>:
	}
	osThreadTerminate(NULL);
}


void SteeringStateSpaceController(void const * argument){
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b08e      	sub	sp, #56	; 0x38
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]

	const float L = 0.08;	//vonalszenzorok tvolsga [m-ben]
 800cc58:	4b87      	ldr	r3, [pc, #540]	; (800ce78 <SteeringStateSpaceController+0x228>)
 800cc5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	const int e = 0;							//alapjel
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	62bb      	str	r3, [r7, #40]	; 0x28
	float T;
	float T5percent;
	float u1 , u , p , delta , kp , kdelta;
	float LinePositionFront_prev = LinePositionFront;
 800cc60:	4b86      	ldr	r3, [pc, #536]	; (800ce7c <SteeringStateSpaceController+0x22c>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	637b      	str	r3, [r7, #52]	; 0x34
	float Vonalszog_prev = LineAngle;
 800cc66:	4b86      	ldr	r3, [pc, #536]	; (800ce80 <SteeringStateSpaceController+0x230>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	633b      	str	r3, [r7, #48]	; 0x30

	LinePos_controller = LinePositionFront;
 800cc6c:	4b83      	ldr	r3, [pc, #524]	; (800ce7c <SteeringStateSpaceController+0x22c>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	4a84      	ldr	r2, [pc, #528]	; (800ce84 <SteeringStateSpaceController+0x234>)
 800cc72:	6013      	str	r3, [r2, #0]
	Vonalszog_controller = LineAngle;
 800cc74:	4b82      	ldr	r3, [pc, #520]	; (800ce80 <SteeringStateSpaceController+0x230>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	4a83      	ldr	r2, [pc, #524]	; (800ce88 <SteeringStateSpaceController+0x238>)
 800cc7a:	6013      	str	r3, [r2, #0]

	while(1)
	{
		//vonalpozci s szg fagyasztsa ha lemegynk a vonalrl
		if(LineNumFront == 0)
 800cc7c:	4b83      	ldr	r3, [pc, #524]	; (800ce8c <SteeringStateSpaceController+0x23c>)
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	b2db      	uxtb	r3, r3
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d106      	bne.n	800cc94 <SteeringStateSpaceController+0x44>
		{
			LinePos_controller = LinePositionFront_prev;
 800cc86:	4a7f      	ldr	r2, [pc, #508]	; (800ce84 <SteeringStateSpaceController+0x234>)
 800cc88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc8a:	6013      	str	r3, [r2, #0]
			Vonalszog_controller = Vonalszog_prev;
 800cc8c:	4a7e      	ldr	r2, [pc, #504]	; (800ce88 <SteeringStateSpaceController+0x238>)
 800cc8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc90:	6013      	str	r3, [r2, #0]
 800cc92:	e022      	b.n	800ccda <SteeringStateSpaceController+0x8a>
		}
		else if(LineNumFront != 0 && LineNumBack == 0)
 800cc94:	4b7d      	ldr	r3, [pc, #500]	; (800ce8c <SteeringStateSpaceController+0x23c>)
 800cc96:	781b      	ldrb	r3, [r3, #0]
 800cc98:	b2db      	uxtb	r3, r3
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d00f      	beq.n	800ccbe <SteeringStateSpaceController+0x6e>
 800cc9e:	4b7c      	ldr	r3, [pc, #496]	; (800ce90 <SteeringStateSpaceController+0x240>)
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d10a      	bne.n	800ccbe <SteeringStateSpaceController+0x6e>
		{
			Vonalszog_controller = Vonalszog_prev;
 800cca8:	4a77      	ldr	r2, [pc, #476]	; (800ce88 <SteeringStateSpaceController+0x238>)
 800ccaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccac:	6013      	str	r3, [r2, #0]
			LinePositionFront_prev = LinePos_controller;
 800ccae:	4b75      	ldr	r3, [pc, #468]	; (800ce84 <SteeringStateSpaceController+0x234>)
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	637b      	str	r3, [r7, #52]	; 0x34
			LinePos_controller = LinePositionFront;
 800ccb4:	4b71      	ldr	r3, [pc, #452]	; (800ce7c <SteeringStateSpaceController+0x22c>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a72      	ldr	r2, [pc, #456]	; (800ce84 <SteeringStateSpaceController+0x234>)
 800ccba:	6013      	str	r3, [r2, #0]
 800ccbc:	e00d      	b.n	800ccda <SteeringStateSpaceController+0x8a>
		}
		else
		{
			Vonalszog_prev = Vonalszog_controller;
 800ccbe:	4b72      	ldr	r3, [pc, #456]	; (800ce88 <SteeringStateSpaceController+0x238>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	633b      	str	r3, [r7, #48]	; 0x30
			LinePositionFront_prev = LinePos_controller;
 800ccc4:	4b6f      	ldr	r3, [pc, #444]	; (800ce84 <SteeringStateSpaceController+0x234>)
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	637b      	str	r3, [r7, #52]	; 0x34
			Vonalszog_controller = LineAngle;
 800ccca:	4b6d      	ldr	r3, [pc, #436]	; (800ce80 <SteeringStateSpaceController+0x230>)
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	4a6e      	ldr	r2, [pc, #440]	; (800ce88 <SteeringStateSpaceController+0x238>)
 800ccd0:	6013      	str	r3, [r2, #0]
			LinePos_controller = LinePositionFront;
 800ccd2:	4b6a      	ldr	r3, [pc, #424]	; (800ce7c <SteeringStateSpaceController+0x22c>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	4a6b      	ldr	r2, [pc, #428]	; (800ce84 <SteeringStateSpaceController+0x234>)
 800ccd8:	6013      	str	r3, [r2, #0]
		}

		//vonalszg eljele lehet hogy ellenttes mint amit szeretnnk:
		//Vonalszog = Vonalszog * (-1);

		D5percent = D5Mul*Speed + D5Add;
 800ccda:	4b6e      	ldr	r3, [pc, #440]	; (800ce94 <SteeringStateSpaceController+0x244>)
 800ccdc:	ed93 7a00 	vldr	s14, [r3]
 800cce0:	4b6d      	ldr	r3, [pc, #436]	; (800ce98 <SteeringStateSpaceController+0x248>)
 800cce2:	edd3 7a00 	vldr	s15, [r3]
 800cce6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ccea:	4b6c      	ldr	r3, [pc, #432]	; (800ce9c <SteeringStateSpaceController+0x24c>)
 800ccec:	edd3 7a00 	vldr	s15, [r3]
 800ccf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ccf4:	4b6a      	ldr	r3, [pc, #424]	; (800cea0 <SteeringStateSpaceController+0x250>)
 800ccf6:	edc3 7a00 	vstr	s15, [r3]
		T5percent = D5percent / Speed;
 800ccfa:	4b69      	ldr	r3, [pc, #420]	; (800cea0 <SteeringStateSpaceController+0x250>)
 800ccfc:	edd3 6a00 	vldr	s13, [r3]
 800cd00:	4b65      	ldr	r3, [pc, #404]	; (800ce98 <SteeringStateSpaceController+0x248>)
 800cd02:	ed93 7a00 	vldr	s14, [r3]
 800cd06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd0a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		T = kszi * T5percent / 3;
 800cd0e:	4b65      	ldr	r3, [pc, #404]	; (800cea4 <SteeringStateSpaceController+0x254>)
 800cd10:	ed93 7a00 	vldr	s14, [r3]
 800cd14:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cd18:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd1c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800cd20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cd24:	edc7 7a08 	vstr	s15, [r7, #32]

		//Erstsek
		kp = -L / (Speed * T * Speed * T);
 800cd28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800cd2c:	eef1 6a67 	vneg.f32	s13, s15
 800cd30:	4b59      	ldr	r3, [pc, #356]	; (800ce98 <SteeringStateSpaceController+0x248>)
 800cd32:	ed93 7a00 	vldr	s14, [r3]
 800cd36:	edd7 7a08 	vldr	s15, [r7, #32]
 800cd3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd3e:	4b56      	ldr	r3, [pc, #344]	; (800ce98 <SteeringStateSpaceController+0x248>)
 800cd40:	edd3 7a00 	vldr	s15, [r3]
 800cd44:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd48:	edd7 7a08 	vldr	s15, [r7, #32]
 800cd4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd54:	edc7 7a07 	vstr	s15, [r7, #28]
		kdelta = L / (Speed * T) * (-2 * kszi + L / (Speed * T));
 800cd58:	4b4f      	ldr	r3, [pc, #316]	; (800ce98 <SteeringStateSpaceController+0x248>)
 800cd5a:	ed93 7a00 	vldr	s14, [r3]
 800cd5e:	edd7 7a08 	vldr	s15, [r7, #32]
 800cd62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd66:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800cd6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd6e:	4b4d      	ldr	r3, [pc, #308]	; (800cea4 <SteeringStateSpaceController+0x254>)
 800cd70:	edd3 7a00 	vldr	s15, [r3]
 800cd74:	eef8 6a00 	vmov.f32	s13, #128	; 0xc0000000 -2.0
 800cd78:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800cd7c:	4b46      	ldr	r3, [pc, #280]	; (800ce98 <SteeringStateSpaceController+0x248>)
 800cd7e:	ed93 6a00 	vldr	s12, [r3]
 800cd82:	edd7 7a08 	vldr	s15, [r7, #32]
 800cd86:	ee26 6a27 	vmul.f32	s12, s12, s15
 800cd8a:	edd7 5a0b 	vldr	s11, [r7, #44]	; 0x2c
 800cd8e:	eec5 7a86 	vdiv.f32	s15, s11, s12
 800cd92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd96:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd9a:	edc7 7a06 	vstr	s15, [r7, #24]

		//slyozs
		kp *= KpWeight;
 800cd9e:	4b42      	ldr	r3, [pc, #264]	; (800cea8 <SteeringStateSpaceController+0x258>)
 800cda0:	edd3 7a00 	vldr	s15, [r3]
 800cda4:	ed97 7a07 	vldr	s14, [r7, #28]
 800cda8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdac:	edc7 7a07 	vstr	s15, [r7, #28]
		kdelta *= KdeltaWeight;
 800cdb0:	4b3e      	ldr	r3, [pc, #248]	; (800ceac <SteeringStateSpaceController+0x25c>)
 800cdb2:	edd3 7a00 	vldr	s15, [r3]
 800cdb6:	ed97 7a06 	vldr	s14, [r7, #24]
 800cdba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdbe:	edc7 7a06 	vstr	s15, [r7, #24]

		//Bels vltozk
		p = kp * LinePos_controller;
 800cdc2:	4b30      	ldr	r3, [pc, #192]	; (800ce84 <SteeringStateSpaceController+0x234>)
 800cdc4:	edd3 7a00 	vldr	s15, [r3]
 800cdc8:	ed97 7a07 	vldr	s14, [r7, #28]
 800cdcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdd0:	edc7 7a05 	vstr	s15, [r7, #20]
		delta = kdelta * Vonalszog_controller;
 800cdd4:	4b2c      	ldr	r3, [pc, #176]	; (800ce88 <SteeringStateSpaceController+0x238>)
 800cdd6:	edd3 7a00 	vldr	s15, [r3]
 800cdda:	ed97 7a06 	vldr	s14, [r7, #24]
 800cdde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cde2:	edc7 7a04 	vstr	s15, [r7, #16]

		u1 = p + delta;
 800cde6:	ed97 7a05 	vldr	s14, [r7, #20]
 800cdea:	edd7 7a04 	vldr	s15, [r7, #16]
 800cdee:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cdf2:	edc7 7a03 	vstr	s15, [r7, #12]

		//sszegzs s kimenet

		u = e - u1;
 800cdf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdf8:	ee07 3a90 	vmov	s15, r3
 800cdfc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ce00:	edd7 7a03 	vldr	s15, [r7, #12]
 800ce04:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce08:	edc7 7a02 	vstr	s15, [r7, #8]

		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_THROTTLE )
 800ce0c:	4b28      	ldr	r3, [pc, #160]	; (800ceb0 <SteeringStateSpaceController+0x260>)
 800ce0e:	781b      	ldrb	r3, [r3, #0]
 800ce10:	b2db      	uxtb	r3, r3
 800ce12:	2b02      	cmp	r3, #2
 800ce14:	d004      	beq.n	800ce20 <SteeringStateSpaceController+0x1d0>
 800ce16:	4b26      	ldr	r3, [pc, #152]	; (800ceb0 <SteeringStateSpaceController+0x260>)
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	b2db      	uxtb	r3, r3
 800ce1c:	2b04      	cmp	r3, #4
 800ce1e:	d123      	bne.n	800ce68 <SteeringStateSpaceController+0x218>
		{
			if( abs(Speed) < 0.1 )
 800ce20:	4b1d      	ldr	r3, [pc, #116]	; (800ce98 <SteeringStateSpaceController+0x248>)
 800ce22:	edd3 7a00 	vldr	s15, [r3]
 800ce26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ce2a:	ee17 3a90 	vmov	r3, s15
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	bfb8      	it	lt
 800ce32:	425b      	neglt	r3, r3
 800ce34:	4618      	mov	r0, r3
 800ce36:	f7f3 fb3d 	bl	80004b4 <__aeabi_i2d>
 800ce3a:	a30d      	add	r3, pc, #52	; (adr r3, 800ce70 <SteeringStateSpaceController+0x220>)
 800ce3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce40:	f7f3 fe10 	bl	8000a64 <__aeabi_dcmplt>
 800ce44:	4603      	mov	r3, r0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d004      	beq.n	800ce54 <SteeringStateSpaceController+0x204>
				ServoPos = 0;
 800ce4a:	4b1a      	ldr	r3, [pc, #104]	; (800ceb4 <SteeringStateSpaceController+0x264>)
 800ce4c:	f04f 0200 	mov.w	r2, #0
 800ce50:	601a      	str	r2, [r3, #0]
 800ce52:	e009      	b.n	800ce68 <SteeringStateSpaceController+0x218>
			else
				ServoPos = u / OutputDivisor;
 800ce54:	4b18      	ldr	r3, [pc, #96]	; (800ceb8 <SteeringStateSpaceController+0x268>)
 800ce56:	ed93 7a00 	vldr	s14, [r3]
 800ce5a:	edd7 6a02 	vldr	s13, [r7, #8]
 800ce5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ce62:	4b14      	ldr	r3, [pc, #80]	; (800ceb4 <SteeringStateSpaceController+0x264>)
 800ce64:	edc3 7a00 	vstr	s15, [r3]
		}


		osDelay(15);
 800ce68:	200f      	movs	r0, #15
 800ce6a:	f7fb f99b 	bl	80081a4 <osDelay>
		if(LineNumFront == 0)
 800ce6e:	e705      	b.n	800cc7c <SteeringStateSpaceController+0x2c>
 800ce70:	9999999a 	.word	0x9999999a
 800ce74:	3fb99999 	.word	0x3fb99999
 800ce78:	3da3d70a 	.word	0x3da3d70a
 800ce7c:	20018c80 	.word	0x20018c80
 800ce80:	200189b4 	.word	0x200189b4
 800ce84:	200189c0 	.word	0x200189c0
 800ce88:	20018b2c 	.word	0x20018b2c
 800ce8c:	20018c7d 	.word	0x20018c7d
 800ce90:	200189ac 	.word	0x200189ac
 800ce94:	20018a9c 	.word	0x20018a9c
 800ce98:	20018994 	.word	0x20018994
 800ce9c:	200189cc 	.word	0x200189cc
 800cea0:	200189a8 	.word	0x200189a8
 800cea4:	20018b28 	.word	0x20018b28
 800cea8:	2001898c 	.word	0x2001898c
 800ceac:	200189b8 	.word	0x200189b8
 800ceb0:	200190a0 	.word	0x200190a0
 800ceb4:	20019130 	.word	0x20019130
 800ceb8:	200191b8 	.word	0x200191b8
 800cebc:	00000000 	.word	0x00000000

0800cec0 <SpeedControllerTask>:
	osThreadTerminate(NULL);
}


void SpeedControllerTask(void const * argument)
{
 800cec0:	b5b0      	push	{r4, r5, r7, lr}
 800cec2:	b090      	sub	sp, #64	; 0x40
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
	const float K = 0.09014*(6/7.048);
 800cec8:	4b9b      	ldr	r3, [pc, #620]	; (800d138 <SpeedControllerTask+0x278>)
 800ceca:	62fb      	str	r3, [r7, #44]	; 0x2c
	const float T = 1367.1*(6/7.048);
 800cecc:	4b9b      	ldr	r3, [pc, #620]	; (800d13c <SpeedControllerTask+0x27c>)
 800cece:	62bb      	str	r3, [r7, #40]	; 0x28
	const float Ts = 10;
 800ced0:	4b9b      	ldr	r3, [pc, #620]	; (800d140 <SpeedControllerTask+0x280>)
 800ced2:	627b      	str	r3, [r7, #36]	; 0x24
	const float zd = exp(-Ts/T);
 800ced4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ced8:	eeb1 7a67 	vneg.f32	s14, s15
 800cedc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800cee0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800cee4:	ee16 0a90 	vmov	r0, s13
 800cee8:	f7f3 faf6 	bl	80004d8 <__aeabi_f2d>
 800ceec:	4603      	mov	r3, r0
 800ceee:	460c      	mov	r4, r1
 800cef0:	ec44 3b10 	vmov	d0, r3, r4
 800cef4:	f005 f814 	bl	8011f20 <exp>
 800cef8:	ec54 3b10 	vmov	r3, r4, d0
 800cefc:	4618      	mov	r0, r3
 800cefe:	4621      	mov	r1, r4
 800cf00:	f7f3 fe16 	bl	8000b30 <__aeabi_d2f>
 800cf04:	4603      	mov	r3, r0
 800cf06:	623b      	str	r3, [r7, #32]
	const float Kd_mot = K * (1-zd);
 800cf08:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf0c:	edd7 7a08 	vldr	s15, [r7, #32]
 800cf10:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cf14:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800cf18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf1c:	edc7 7a07 	vstr	s15, [r7, #28]

	float Kc;
	float u_prev = 0;
 800cf20:	f04f 0300 	mov.w	r3, #0
 800cf24:	63fb      	str	r3, [r7, #60]	; 0x3c
	float u2_prev = 0;
 800cf26:	f04f 0300 	mov.w	r3, #0
 800cf2a:	63bb      	str	r3, [r7, #56]	; 0x38
	float u;
	float e;
	while(1)
	{
		//Kc szmtsa
		Kc = 1 / Kd_mot * (1 - exp(-Ts / (float)TclMotor));
 800cf2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf30:	edd7 7a07 	vldr	s15, [r7, #28]
 800cf34:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800cf38:	ee16 0a90 	vmov	r0, s13
 800cf3c:	f7f3 facc 	bl	80004d8 <__aeabi_f2d>
 800cf40:	4604      	mov	r4, r0
 800cf42:	460d      	mov	r5, r1
 800cf44:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cf48:	eeb1 7a67 	vneg.f32	s14, s15
 800cf4c:	4b7d      	ldr	r3, [pc, #500]	; (800d144 <SpeedControllerTask+0x284>)
 800cf4e:	881b      	ldrh	r3, [r3, #0]
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	ee07 3a90 	vmov	s15, r3
 800cf56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf5a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800cf5e:	ee16 0a90 	vmov	r0, s13
 800cf62:	f7f3 fab9 	bl	80004d8 <__aeabi_f2d>
 800cf66:	4602      	mov	r2, r0
 800cf68:	460b      	mov	r3, r1
 800cf6a:	ec43 2b10 	vmov	d0, r2, r3
 800cf6e:	f004 ffd7 	bl	8011f20 <exp>
 800cf72:	ec53 2b10 	vmov	r2, r3, d0
 800cf76:	f04f 0000 	mov.w	r0, #0
 800cf7a:	4973      	ldr	r1, [pc, #460]	; (800d148 <SpeedControllerTask+0x288>)
 800cf7c:	f7f3 f94c 	bl	8000218 <__aeabi_dsub>
 800cf80:	4602      	mov	r2, r0
 800cf82:	460b      	mov	r3, r1
 800cf84:	4620      	mov	r0, r4
 800cf86:	4629      	mov	r1, r5
 800cf88:	f7f3 fafa 	bl	8000580 <__aeabi_dmul>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	460c      	mov	r4, r1
 800cf90:	4618      	mov	r0, r3
 800cf92:	4621      	mov	r1, r4
 800cf94:	f7f3 fdcc 	bl	8000b30 <__aeabi_d2f>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	61bb      	str	r3, [r7, #24]

		//Alapjel
		e = SpeedSP-Speed;
 800cf9c:	4b6b      	ldr	r3, [pc, #428]	; (800d14c <SpeedControllerTask+0x28c>)
 800cf9e:	ed93 7a00 	vldr	s14, [r3]
 800cfa2:	4b6b      	ldr	r3, [pc, #428]	; (800d150 <SpeedControllerTask+0x290>)
 800cfa4:	edd3 7a00 	vldr	s15, [r3]
 800cfa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cfac:	edc7 7a05 	vstr	s15, [r7, #20]

		//Bels vltozk
		u2 = zd * u2_prev + (1-zd) * u_prev;
 800cfb0:	ed97 7a08 	vldr	s14, [r7, #32]
 800cfb4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800cfb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cfbc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cfc0:	edd7 7a08 	vldr	s15, [r7, #32]
 800cfc4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cfc8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800cfcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cfd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cfd4:	edc7 7a04 	vstr	s15, [r7, #16]
		u1 = Kc * e;
 800cfd8:	ed97 7a06 	vldr	s14, [r7, #24]
 800cfdc:	edd7 7a05 	vldr	s15, [r7, #20]
 800cfe0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfe4:	edc7 7a03 	vstr	s15, [r7, #12]

		//sszegzs s transzformlt szaturci
		u = u1 + u2;
 800cfe8:	ed97 7a03 	vldr	s14, [r7, #12]
 800cfec:	edd7 7a04 	vldr	s15, [r7, #16]
 800cff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cff4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		if(u > 76)
 800cff8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800cffc:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800d154 <SpeedControllerTask+0x294>
 800d000:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d008:	dd02      	ble.n	800d010 <SpeedControllerTask+0x150>
			u = 76;
 800d00a:	4b53      	ldr	r3, [pc, #332]	; (800d158 <SpeedControllerTask+0x298>)
 800d00c:	633b      	str	r3, [r7, #48]	; 0x30
 800d00e:	e00a      	b.n	800d026 <SpeedControllerTask+0x166>
		else if (u < -76)
 800d010:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800d014:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800d15c <SpeedControllerTask+0x29c>
 800d018:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d020:	d501      	bpl.n	800d026 <SpeedControllerTask+0x166>
			u = -76;
 800d022:	4b4f      	ldr	r3, [pc, #316]	; (800d160 <SpeedControllerTask+0x2a0>)
 800d024:	633b      	str	r3, [r7, #48]	; 0x30

		//Visszacsatols
		u_prev = u;
 800d026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d028:	63fb      	str	r3, [r7, #60]	; 0x3c
		u2_prev = u2;
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	63bb      	str	r3, [r7, #56]	; 0x38

		//Inverz statikus karakterisztika
		//trtvonalas karakterisztika kzeltse linerisan
		if(u > 0)
 800d02e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800d032:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d03a:	dd19      	ble.n	800d070 <SpeedControllerTask+0x1b0>
			u_ki = 30 + u * 0.46;
 800d03c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d03e:	f7f3 fa4b 	bl	80004d8 <__aeabi_f2d>
 800d042:	a339      	add	r3, pc, #228	; (adr r3, 800d128 <SpeedControllerTask+0x268>)
 800d044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d048:	f7f3 fa9a 	bl	8000580 <__aeabi_dmul>
 800d04c:	4603      	mov	r3, r0
 800d04e:	460c      	mov	r4, r1
 800d050:	4618      	mov	r0, r3
 800d052:	4621      	mov	r1, r4
 800d054:	f04f 0200 	mov.w	r2, #0
 800d058:	4b42      	ldr	r3, [pc, #264]	; (800d164 <SpeedControllerTask+0x2a4>)
 800d05a:	f7f3 f8df 	bl	800021c <__adddf3>
 800d05e:	4603      	mov	r3, r0
 800d060:	460c      	mov	r4, r1
 800d062:	4618      	mov	r0, r3
 800d064:	4621      	mov	r1, r4
 800d066:	f7f3 fd63 	bl	8000b30 <__aeabi_d2f>
 800d06a:	4603      	mov	r3, r0
 800d06c:	637b      	str	r3, [r7, #52]	; 0x34
 800d06e:	e018      	b.n	800d0a2 <SpeedControllerTask+0x1e2>
		else
			u_ki = -30 + u * 0.46;
 800d070:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d072:	f7f3 fa31 	bl	80004d8 <__aeabi_f2d>
 800d076:	a32c      	add	r3, pc, #176	; (adr r3, 800d128 <SpeedControllerTask+0x268>)
 800d078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07c:	f7f3 fa80 	bl	8000580 <__aeabi_dmul>
 800d080:	4603      	mov	r3, r0
 800d082:	460c      	mov	r4, r1
 800d084:	4618      	mov	r0, r3
 800d086:	4621      	mov	r1, r4
 800d088:	f04f 0200 	mov.w	r2, #0
 800d08c:	4b35      	ldr	r3, [pc, #212]	; (800d164 <SpeedControllerTask+0x2a4>)
 800d08e:	f7f3 f8c3 	bl	8000218 <__aeabi_dsub>
 800d092:	4603      	mov	r3, r0
 800d094:	460c      	mov	r4, r1
 800d096:	4618      	mov	r0, r3
 800d098:	4621      	mov	r1, r4
 800d09a:	f7f3 fd49 	bl	8000b30 <__aeabi_d2f>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	637b      	str	r3, [r7, #52]	; 0x34

		//Nulla kzelben motor lekapcsolsa
		if(SpeedSP == 0 && (abs(Speed) < 0.2) )
 800d0a2:	4b2a      	ldr	r3, [pc, #168]	; (800d14c <SpeedControllerTask+0x28c>)
 800d0a4:	edd3 7a00 	vldr	s15, [r3]
 800d0a8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d0ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0b0:	d117      	bne.n	800d0e2 <SpeedControllerTask+0x222>
 800d0b2:	4b27      	ldr	r3, [pc, #156]	; (800d150 <SpeedControllerTask+0x290>)
 800d0b4:	edd3 7a00 	vldr	s15, [r3]
 800d0b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d0bc:	ee17 3a90 	vmov	r3, s15
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	bfb8      	it	lt
 800d0c4:	425b      	neglt	r3, r3
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	f7f3 f9f4 	bl	80004b4 <__aeabi_i2d>
 800d0cc:	a318      	add	r3, pc, #96	; (adr r3, 800d130 <SpeedControllerTask+0x270>)
 800d0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d2:	f7f3 fcc7 	bl	8000a64 <__aeabi_dcmplt>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d002      	beq.n	800d0e2 <SpeedControllerTask+0x222>
		{
			u_ki = 0;
 800d0dc:	f04f 0300 	mov.w	r3, #0
 800d0e0:	637b      	str	r3, [r7, #52]	; 0x34
		}

		//motorra rkapcsoljuk a bravatkoz jelet
		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_STEERING || Running == RUN_STOP)
 800d0e2:	4b21      	ldr	r3, [pc, #132]	; (800d168 <SpeedControllerTask+0x2a8>)
 800d0e4:	781b      	ldrb	r3, [r3, #0]
 800d0e6:	b2db      	uxtb	r3, r3
 800d0e8:	2b02      	cmp	r3, #2
 800d0ea:	d009      	beq.n	800d100 <SpeedControllerTask+0x240>
 800d0ec:	4b1e      	ldr	r3, [pc, #120]	; (800d168 <SpeedControllerTask+0x2a8>)
 800d0ee:	781b      	ldrb	r3, [r3, #0]
 800d0f0:	b2db      	uxtb	r3, r3
 800d0f2:	2b05      	cmp	r3, #5
 800d0f4:	d004      	beq.n	800d100 <SpeedControllerTask+0x240>
 800d0f6:	4b1c      	ldr	r3, [pc, #112]	; (800d168 <SpeedControllerTask+0x2a8>)
 800d0f8:	781b      	ldrb	r3, [r3, #0]
 800d0fa:	b2db      	uxtb	r3, r3
 800d0fc:	2b01      	cmp	r3, #1
 800d0fe:	d107      	bne.n	800d110 <SpeedControllerTask+0x250>
		{
			SetMotor(u_ki);
 800d100:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800d104:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d108:	ee17 0a90 	vmov	r0, s15
 800d10c:	f000 f888 	bl	800d220 <SetMotor>
		}

		osDelay(Ts);
 800d110:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800d114:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d118:	ee17 0a90 	vmov	r0, s15
 800d11c:	f7fb f842 	bl	80081a4 <osDelay>
		Kc = 1 / Kd_mot * (1 - exp(-Ts / (float)TclMotor));
 800d120:	e704      	b.n	800cf2c <SpeedControllerTask+0x6c>
 800d122:	bf00      	nop
 800d124:	f3af 8000 	nop.w
 800d128:	d70a3d71 	.word	0xd70a3d71
 800d12c:	3fdd70a3 	.word	0x3fdd70a3
 800d130:	9999999a 	.word	0x9999999a
 800d134:	3fc99999 	.word	0x3fc99999
 800d138:	3d9d281d 	.word	0x3d9d281d
 800d13c:	44917a3a 	.word	0x44917a3a
 800d140:	41200000 	.word	0x41200000
 800d144:	20018a60 	.word	0x20018a60
 800d148:	3ff00000 	.word	0x3ff00000
 800d14c:	20018a98 	.word	0x20018a98
 800d150:	20018994 	.word	0x20018994
 800d154:	42980000 	.word	0x42980000
 800d158:	42980000 	.word	0x42980000
 800d15c:	c2980000 	.word	0xc2980000
 800d160:	c2980000 	.word	0xc2980000
 800d164:	403e0000 	.word	0x403e0000
 800d168:	200190a0 	.word	0x200190a0
 800d16c:	00000000 	.word	0x00000000

0800d170 <ServoSetterTask>:
	}
	osThreadTerminate(NULL);
}

void ServoSetterTask()
{
 800d170:	b5b0      	push	{r4, r5, r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
	const int servo_right_max = 5500;
 800d176:	f241 537c 	movw	r3, #5500	; 0x157c
 800d17a:	60bb      	str	r3, [r7, #8]
	const int servo_left_max = 3050;
 800d17c:	f640 33ea 	movw	r3, #3050	; 0xbea
 800d180:	607b      	str	r3, [r7, #4]
	const int servo_center = 4500;
 800d182:	f241 1394 	movw	r3, #4500	; 0x1194
 800d186:	603b      	str	r3, [r7, #0]
	int ServoReg;

	while(1)
	{
		ServoReg = (((servo_right_max - servo_center)/0.349065)*ServoPos) + servo_center;
 800d188:	68ba      	ldr	r2, [r7, #8]
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	1ad3      	subs	r3, r2, r3
 800d18e:	4618      	mov	r0, r3
 800d190:	f7f3 f990 	bl	80004b4 <__aeabi_i2d>
 800d194:	a320      	add	r3, pc, #128	; (adr r3, 800d218 <ServoSetterTask+0xa8>)
 800d196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19a:	f7f3 fb1b 	bl	80007d4 <__aeabi_ddiv>
 800d19e:	4603      	mov	r3, r0
 800d1a0:	460c      	mov	r4, r1
 800d1a2:	4625      	mov	r5, r4
 800d1a4:	461c      	mov	r4, r3
 800d1a6:	4b1a      	ldr	r3, [pc, #104]	; (800d210 <ServoSetterTask+0xa0>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	f7f3 f994 	bl	80004d8 <__aeabi_f2d>
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	4620      	mov	r0, r4
 800d1b6:	4629      	mov	r1, r5
 800d1b8:	f7f3 f9e2 	bl	8000580 <__aeabi_dmul>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	460c      	mov	r4, r1
 800d1c0:	4625      	mov	r5, r4
 800d1c2:	461c      	mov	r4, r3
 800d1c4:	6838      	ldr	r0, [r7, #0]
 800d1c6:	f7f3 f975 	bl	80004b4 <__aeabi_i2d>
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	f7f3 f823 	bl	800021c <__adddf3>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	460c      	mov	r4, r1
 800d1da:	4618      	mov	r0, r3
 800d1dc:	4621      	mov	r1, r4
 800d1de:	f7f3 fc7f 	bl	8000ae0 <__aeabi_d2iz>
 800d1e2:	4603      	mov	r3, r0
 800d1e4:	60fb      	str	r3, [r7, #12]
		if(ServoReg >= servo_right_max)
 800d1e6:	68fa      	ldr	r2, [r7, #12]
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	db02      	blt.n	800d1f4 <ServoSetterTask+0x84>
			ServoReg = servo_right_max;
 800d1ee:	68bb      	ldr	r3, [r7, #8]
 800d1f0:	60fb      	str	r3, [r7, #12]
 800d1f2:	e005      	b.n	800d200 <ServoSetterTask+0x90>
		else if(ServoReg <= servo_left_max)
 800d1f4:	68fa      	ldr	r2, [r7, #12]
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	dc01      	bgt.n	800d200 <ServoSetterTask+0x90>
			ServoReg = servo_left_max;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ServoReg);
 800d200:	4b04      	ldr	r3, [pc, #16]	; (800d214 <ServoSetterTask+0xa4>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	68fa      	ldr	r2, [r7, #12]
 800d206:	635a      	str	r2, [r3, #52]	; 0x34
		osDelay(15);
 800d208:	200f      	movs	r0, #15
 800d20a:	f7fa ffcb 	bl	80081a4 <osDelay>
		ServoReg = (((servo_right_max - servo_center)/0.349065)*ServoPos) + servo_center;
 800d20e:	e7bb      	b.n	800d188 <ServoSetterTask+0x18>
 800d210:	20019130 	.word	0x20019130
 800d214:	20019964 	.word	0x20019964
 800d218:	b9cb6849 	.word	0xb9cb6849
 800d21c:	3fd65714 	.word	0x3fd65714

0800d220 <SetMotor>:
	}
	osThreadTerminate(NULL);
}

void SetMotor(int motorSpeed)
{
 800d220:	b590      	push	{r4, r7, lr}
 800d222:	b085      	sub	sp, #20
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
	int SpeedReg;

	if( motorSpeed >= 100 )
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2b63      	cmp	r3, #99	; 0x63
 800d22c:	dd02      	ble.n	800d234 <SetMotor+0x14>
	{
		motorSpeed = 100;
 800d22e:	2364      	movs	r3, #100	; 0x64
 800d230:	607b      	str	r3, [r7, #4]
 800d232:	e006      	b.n	800d242 <SetMotor+0x22>
	}
	else if( motorSpeed <= -100 )
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800d23a:	da02      	bge.n	800d242 <SetMotor+0x22>
	{
		motorSpeed = -100;
 800d23c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800d240:	607b      	str	r3, [r7, #4]
	}
	SpeedReg = (((4500-2250)/100.0)*motorSpeed) + 2250;
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	f7f3 f936 	bl	80004b4 <__aeabi_i2d>
 800d248:	f04f 0200 	mov.w	r2, #0
 800d24c:	4b1e      	ldr	r3, [pc, #120]	; (800d2c8 <SetMotor+0xa8>)
 800d24e:	f7f3 f997 	bl	8000580 <__aeabi_dmul>
 800d252:	4603      	mov	r3, r0
 800d254:	460c      	mov	r4, r1
 800d256:	4618      	mov	r0, r3
 800d258:	4621      	mov	r1, r4
 800d25a:	a319      	add	r3, pc, #100	; (adr r3, 800d2c0 <SetMotor+0xa0>)
 800d25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d260:	f7f2 ffdc 	bl	800021c <__adddf3>
 800d264:	4603      	mov	r3, r0
 800d266:	460c      	mov	r4, r1
 800d268:	4618      	mov	r0, r3
 800d26a:	4621      	mov	r1, r4
 800d26c:	f7f3 fc38 	bl	8000ae0 <__aeabi_d2iz>
 800d270:	4603      	mov	r3, r0
 800d272:	60fb      	str	r3, [r7, #12]


	if(Running != RUN_STOP)
 800d274:	4b15      	ldr	r3, [pc, #84]	; (800d2cc <SetMotor+0xac>)
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	2b01      	cmp	r3, #1
 800d27c:	d00d      	beq.n	800d29a <SetMotor+0x7a>
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, SpeedReg );
 800d27e:	4b14      	ldr	r3, [pc, #80]	; (800d2d0 <SetMotor+0xb0>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	68fa      	ldr	r2, [r7, #12]
 800d284:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 4500 - SpeedReg );
 800d286:	4b12      	ldr	r3, [pc, #72]	; (800d2d0 <SetMotor+0xb0>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	3334      	adds	r3, #52	; 0x34
 800d28c:	1d1a      	adds	r2, r3, #4
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	f5c3 538c 	rsb	r3, r3, #4480	; 0x1180
 800d294:	3314      	adds	r3, #20
 800d296:	6013      	str	r3, [r2, #0]
	else
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2250);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 4500 - 2250 );
	}
	return;
 800d298:	e00c      	b.n	800d2b4 <SetMotor+0x94>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2250);
 800d29a:	4b0d      	ldr	r3, [pc, #52]	; (800d2d0 <SetMotor+0xb0>)
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	f640 02ca 	movw	r2, #2250	; 0x8ca
 800d2a2:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 4500 - 2250 );
 800d2a4:	4b0a      	ldr	r3, [pc, #40]	; (800d2d0 <SetMotor+0xb0>)
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	3334      	adds	r3, #52	; 0x34
 800d2aa:	3304      	adds	r3, #4
 800d2ac:	f640 02ca 	movw	r2, #2250	; 0x8ca
 800d2b0:	601a      	str	r2, [r3, #0]
	return;
 800d2b2:	bf00      	nop
}
 800d2b4:	3714      	adds	r7, #20
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd90      	pop	{r4, r7, pc}
 800d2ba:	bf00      	nop
 800d2bc:	f3af 8000 	nop.w
 800d2c0:	00000000 	.word	0x00000000
 800d2c4:	40a19400 	.word	0x40a19400
 800d2c8:	40368000 	.word	0x40368000
 800d2cc:	200190a0 	.word	0x200190a0
 800d2d0:	200195a0 	.word	0x200195a0

0800d2d4 <CarTrackerTask>:

void CarTrackerTask()
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b082      	sub	sp, #8
 800d2d8:	af00      	add	r7, sp, #0
	int cntr = 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	607b      	str	r3, [r7, #4]
	uint8_t n = 0;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	70fb      	strb	r3, [r7, #3]
	while(1)
	{
		if(DistanceFront > 20)
 800d2e2:	4b23      	ldr	r3, [pc, #140]	; (800d370 <CarTrackerTask+0x9c>)
 800d2e4:	edd3 7a00 	vldr	s15, [r3]
 800d2e8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800d2ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d2f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2f4:	dd32      	ble.n	800d35c <CarTrackerTask+0x88>
		{
			MovAvgFrontEnabled = 0;
 800d2f6:	4b1f      	ldr	r3, [pc, #124]	; (800d374 <CarTrackerTask+0xa0>)
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	701a      	strb	r2, [r3, #0]

			SetRollingInfraServo(cntr);
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f000 f83b 	bl	800d378 <SetRollingInfraServo>

			n++;
 800d302:	78fb      	ldrb	r3, [r7, #3]
 800d304:	3301      	adds	r3, #1
 800d306:	70fb      	strb	r3, [r7, #3]
			switch(n)
 800d308:	78fb      	ldrb	r3, [r7, #3]
 800d30a:	2b05      	cmp	r3, #5
 800d30c:	d821      	bhi.n	800d352 <CarTrackerTask+0x7e>
 800d30e:	a201      	add	r2, pc, #4	; (adr r2, 800d314 <CarTrackerTask+0x40>)
 800d310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d314:	0800d353 	.word	0x0800d353
 800d318:	0800d32d 	.word	0x0800d32d
 800d31c:	0800d333 	.word	0x0800d333
 800d320:	0800d33b 	.word	0x0800d33b
 800d324:	0800d343 	.word	0x0800d343
 800d328:	0800d349 	.word	0x0800d349
			{
			case 0:
				break;
			case 1:
				cntr = 0;
 800d32c:	2300      	movs	r3, #0
 800d32e:	607b      	str	r3, [r7, #4]
				break;
 800d330:	e00f      	b.n	800d352 <CarTrackerTask+0x7e>
			case 2:
				cntr = -80;
 800d332:	f06f 034f 	mvn.w	r3, #79	; 0x4f
 800d336:	607b      	str	r3, [r7, #4]
				break;
 800d338:	e00b      	b.n	800d352 <CarTrackerTask+0x7e>
			case 3:
				cntr = -40;
 800d33a:	f06f 0327 	mvn.w	r3, #39	; 0x27
 800d33e:	607b      	str	r3, [r7, #4]
				break;
 800d340:	e007      	b.n	800d352 <CarTrackerTask+0x7e>
			case 4:
				cntr = 50;
 800d342:	2332      	movs	r3, #50	; 0x32
 800d344:	607b      	str	r3, [r7, #4]
				break;
 800d346:	e004      	b.n	800d352 <CarTrackerTask+0x7e>
			case 5:
				cntr = 100;
 800d348:	2364      	movs	r3, #100	; 0x64
 800d34a:	607b      	str	r3, [r7, #4]
				n = 0;
 800d34c:	2300      	movs	r3, #0
 800d34e:	70fb      	strb	r3, [r7, #3]
				break;
 800d350:	bf00      	nop
			}
			osDelay(300);
 800d352:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800d356:	f7fa ff25 	bl	80081a4 <osDelay>
 800d35a:	e7c2      	b.n	800d2e2 <CarTrackerTask+0xe>
		}
		else
		{
			MovAvgFrontEnabled = 1;
 800d35c:	4b05      	ldr	r3, [pc, #20]	; (800d374 <CarTrackerTask+0xa0>)
 800d35e:	2201      	movs	r2, #1
 800d360:	701a      	strb	r2, [r3, #0]
			n = 0;
 800d362:	2300      	movs	r3, #0
 800d364:	70fb      	strb	r3, [r7, #3]
			osDelay(50);
 800d366:	2032      	movs	r0, #50	; 0x32
 800d368:	f7fa ff1c 	bl	80081a4 <osDelay>
		if(DistanceFront > 20)
 800d36c:	e7b9      	b.n	800d2e2 <CarTrackerTask+0xe>
 800d36e:	bf00      	nop
 800d370:	200189c4 	.word	0x200189c4
 800d374:	20018c54 	.word	0x20018c54

0800d378 <SetRollingInfraServo>:
	osThreadTerminate(NULL);
}


void SetRollingInfraServo(int angle)
{
 800d378:	b480      	push	{r7}
 800d37a:	b087      	sub	sp, #28
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
	const int servo_right_max = 6000;
 800d380:	f241 7370 	movw	r3, #6000	; 0x1770
 800d384:	613b      	str	r3, [r7, #16]
	const int servo_left_max = 3500;
 800d386:	f640 53ac 	movw	r3, #3500	; 0xdac
 800d38a:	60fb      	str	r3, [r7, #12]
	const int servo_center = 4800;
 800d38c:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 800d390:	60bb      	str	r3, [r7, #8]
	int ServoReg;

	ServoReg = (((servo_right_max - servo_center)/100)*angle) + servo_center;
 800d392:	693a      	ldr	r2, [r7, #16]
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	1ad3      	subs	r3, r2, r3
 800d398:	4a12      	ldr	r2, [pc, #72]	; (800d3e4 <SetRollingInfraServo+0x6c>)
 800d39a:	fb82 1203 	smull	r1, r2, r2, r3
 800d39e:	1152      	asrs	r2, r2, #5
 800d3a0:	17db      	asrs	r3, r3, #31
 800d3a2:	1ad3      	subs	r3, r2, r3
 800d3a4:	687a      	ldr	r2, [r7, #4]
 800d3a6:	fb02 f203 	mul.w	r2, r2, r3
 800d3aa:	68bb      	ldr	r3, [r7, #8]
 800d3ac:	4413      	add	r3, r2
 800d3ae:	617b      	str	r3, [r7, #20]
	if(ServoReg >= servo_right_max)
 800d3b0:	697a      	ldr	r2, [r7, #20]
 800d3b2:	693b      	ldr	r3, [r7, #16]
 800d3b4:	429a      	cmp	r2, r3
 800d3b6:	db02      	blt.n	800d3be <SetRollingInfraServo+0x46>
		ServoReg = servo_right_max;
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	617b      	str	r3, [r7, #20]
 800d3bc:	e005      	b.n	800d3ca <SetRollingInfraServo+0x52>
	else if(ServoReg <= servo_left_max)
 800d3be:	697a      	ldr	r2, [r7, #20]
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	429a      	cmp	r2, r3
 800d3c4:	dc01      	bgt.n	800d3ca <SetRollingInfraServo+0x52>
		ServoReg = servo_left_max;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, ServoReg);
 800d3ca:	4b07      	ldr	r3, [pc, #28]	; (800d3e8 <SetRollingInfraServo+0x70>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	3334      	adds	r3, #52	; 0x34
 800d3d0:	330c      	adds	r3, #12
 800d3d2:	697a      	ldr	r2, [r7, #20]
 800d3d4:	601a      	str	r2, [r3, #0]
}
 800d3d6:	bf00      	nop
 800d3d8:	371c      	adds	r7, #28
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e0:	4770      	bx	lr
 800d3e2:	bf00      	nop
 800d3e4:	51eb851f 	.word	0x51eb851f
 800d3e8:	20019964 	.word	0x20019964

0800d3ec <InfraReceiveTask>:

uint16_t tempTimes[100];
uint8_t indexx = 0;
int n = 0;

void InfraReceiveTask(void const * argument){
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b086      	sub	sp, #24
 800d3f0:	af02      	add	r7, sp, #8
 800d3f2:	6078      	str	r0, [r7, #4]

	for( int i = 0; i< 50; i++)
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	60fb      	str	r3, [r7, #12]
 800d3f8:	e007      	b.n	800d40a <InfraReceiveTask+0x1e>
	{
		tempTimes[i] = 0;
 800d3fa:	4a0b      	ldr	r2, [pc, #44]	; (800d428 <InfraReceiveTask+0x3c>)
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	2100      	movs	r1, #0
 800d400:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for( int i = 0; i< 50; i++)
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	3301      	adds	r3, #1
 800d408:	60fb      	str	r3, [r7, #12]
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	2b31      	cmp	r3, #49	; 0x31
 800d40e:	ddf4      	ble.n	800d3fa <InfraReceiveTask+0xe>
	}
	EventBits_t setBits;
	while(1)
	{
		setBits = xEventGroupWaitBits(
 800d410:	4b06      	ldr	r3, [pc, #24]	; (800d42c <InfraReceiveTask+0x40>)
 800d412:	6818      	ldr	r0, [r3, #0]
 800d414:	f04f 33ff 	mov.w	r3, #4294967295
 800d418:	9300      	str	r3, [sp, #0]
 800d41a:	2300      	movs	r3, #0
 800d41c:	2201      	movs	r2, #1
 800d41e:	2104      	movs	r1, #4
 800d420:	f7fa ff26 	bl	8008270 <xEventGroupWaitBits>
 800d424:	60b8      	str	r0, [r7, #8]
 800d426:	e7f3      	b.n	800d410 <InfraReceiveTask+0x24>
 800d428:	200191d0 	.word	0x200191d0
 800d42c:	20019b70 	.word	0x20019b70

0800d430 <CalcPulseType>:
			IR_Data[i] = RC5_bitstream[i];
		}
	}
}

inline void CalcPulseType(){
 800d430:	b480      	push	{r7}
 800d432:	b085      	sub	sp, #20
 800d434:	af00      	add	r7, sp, #0

	const int PULSELENGTH_LONG_MAX = 1000;
 800d436:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d43a:	60fb      	str	r3, [r7, #12]
	const int PULSELENGTH_LONG_MIN = 1000;
 800d43c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d440:	60bb      	str	r3, [r7, #8]
	const int PULSELENGTH_SHORT_MAX = 1000;
 800d442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d446:	607b      	str	r3, [r7, #4]
	const int PULSELENGTH_SHORT_MIN = 1000;
 800d448:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d44c:	603b      	str	r3, [r7, #0]

	if(pulselength < PULSELENGTH_LONG_MAX && pulselength > PULSELENGTH_LONG_MIN)
 800d44e:	4b1c      	ldr	r3, [pc, #112]	; (800d4c0 <CalcPulseType+0x90>)
 800d450:	881b      	ldrh	r3, [r3, #0]
 800d452:	461a      	mov	r2, r3
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	429a      	cmp	r2, r3
 800d458:	da11      	bge.n	800d47e <CalcPulseType+0x4e>
 800d45a:	4b19      	ldr	r3, [pc, #100]	; (800d4c0 <CalcPulseType+0x90>)
 800d45c:	881b      	ldrh	r3, [r3, #0]
 800d45e:	461a      	mov	r2, r3
 800d460:	68bb      	ldr	r3, [r7, #8]
 800d462:	429a      	cmp	r2, r3
 800d464:	dd0b      	ble.n	800d47e <CalcPulseType+0x4e>
	{
		if( IT_state == POL_HIGH )
 800d466:	4b17      	ldr	r3, [pc, #92]	; (800d4c4 <CalcPulseType+0x94>)
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	2b01      	cmp	r3, #1
 800d46c:	d103      	bne.n	800d476 <CalcPulseType+0x46>
			pulsetype = HIGH_LONG;
 800d46e:	4b16      	ldr	r3, [pc, #88]	; (800d4c8 <CalcPulseType+0x98>)
 800d470:	2203      	movs	r2, #3
 800d472:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800d474:	e01e      	b.n	800d4b4 <CalcPulseType+0x84>
		else
			pulsetype = LOW_LONG;
 800d476:	4b14      	ldr	r3, [pc, #80]	; (800d4c8 <CalcPulseType+0x98>)
 800d478:	2201      	movs	r2, #1
 800d47a:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800d47c:	e01a      	b.n	800d4b4 <CalcPulseType+0x84>
	}
	else if(pulselength < PULSELENGTH_SHORT_MAX && pulselength > PULSELENGTH_SHORT_MIN)
 800d47e:	4b10      	ldr	r3, [pc, #64]	; (800d4c0 <CalcPulseType+0x90>)
 800d480:	881b      	ldrh	r3, [r3, #0]
 800d482:	461a      	mov	r2, r3
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	429a      	cmp	r2, r3
 800d488:	da11      	bge.n	800d4ae <CalcPulseType+0x7e>
 800d48a:	4b0d      	ldr	r3, [pc, #52]	; (800d4c0 <CalcPulseType+0x90>)
 800d48c:	881b      	ldrh	r3, [r3, #0]
 800d48e:	461a      	mov	r2, r3
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	429a      	cmp	r2, r3
 800d494:	dd0b      	ble.n	800d4ae <CalcPulseType+0x7e>
	{
		if( IT_state == POL_HIGH )
 800d496:	4b0b      	ldr	r3, [pc, #44]	; (800d4c4 <CalcPulseType+0x94>)
 800d498:	781b      	ldrb	r3, [r3, #0]
 800d49a:	2b01      	cmp	r3, #1
 800d49c:	d103      	bne.n	800d4a6 <CalcPulseType+0x76>
			pulsetype = HIGH_SHORT;
 800d49e:	4b0a      	ldr	r3, [pc, #40]	; (800d4c8 <CalcPulseType+0x98>)
 800d4a0:	2202      	movs	r2, #2
 800d4a2:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800d4a4:	e006      	b.n	800d4b4 <CalcPulseType+0x84>
		else
			pulsetype = LOW_SHORT;
 800d4a6:	4b08      	ldr	r3, [pc, #32]	; (800d4c8 <CalcPulseType+0x98>)
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800d4ac:	e002      	b.n	800d4b4 <CalcPulseType+0x84>
	}
	else
		pulsetype = PULSE_ERROR;
 800d4ae:	4b06      	ldr	r3, [pc, #24]	; (800d4c8 <CalcPulseType+0x98>)
 800d4b0:	2204      	movs	r2, #4
 800d4b2:	701a      	strb	r2, [r3, #0]
}
 800d4b4:	bf00      	nop
 800d4b6:	3714      	adds	r7, #20
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4be:	4770      	bx	lr
 800d4c0:	20018906 	.word	0x20018906
 800d4c4:	20000034 	.word	0x20000034
 800d4c8:	20019298 	.word	0x20019298

0800d4cc <InfraReceiverInputCaptureCallback>:

inline void InfraReceiverInputCaptureCallback(){
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	af00      	add	r7, sp, #0
	if( IT_state == POL_HIGH )	//H-ban voltunk, vagyis lefut l rkezett
 800d4d0:	4b31      	ldr	r3, [pc, #196]	; (800d598 <InfraReceiverInputCaptureCallback+0xcc>)
 800d4d2:	781b      	ldrb	r3, [r3, #0]
 800d4d4:	2b01      	cmp	r3, #1
 800d4d6:	d12d      	bne.n	800d534 <InfraReceiverInputCaptureCallback+0x68>
	{
		pulse_T1 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_3);
 800d4d8:	2108      	movs	r1, #8
 800d4da:	4830      	ldr	r0, [pc, #192]	; (800d59c <InfraReceiverInputCaptureCallback+0xd0>)
 800d4dc:	f7f9 f920 	bl	8006720 <HAL_TIM_ReadCapturedValue>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	b29a      	uxth	r2, r3
 800d4e4:	4b2e      	ldr	r3, [pc, #184]	; (800d5a0 <InfraReceiverInputCaptureCallback+0xd4>)
 800d4e6:	801a      	strh	r2, [r3, #0]

		//read pinvalue to determine if it was rising or falling edge
		if( HAL_GPIO_ReadPin(IR_Data_GPIO_Port , IR_Data_Pin) == 1)
 800d4e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d4ec:	482d      	ldr	r0, [pc, #180]	; (800d5a4 <InfraReceiverInputCaptureCallback+0xd8>)
 800d4ee:	f7f5 f8bb 	bl	8002668 <HAL_GPIO_ReadPin>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	2b01      	cmp	r3, #1
 800d4f6:	d103      	bne.n	800d500 <InfraReceiverInputCaptureCallback+0x34>
		{
			IT_state = POL_HIGH;
 800d4f8:	4b27      	ldr	r3, [pc, #156]	; (800d598 <InfraReceiverInputCaptureCallback+0xcc>)
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	701a      	strb	r2, [r3, #0]
 800d4fe:	e002      	b.n	800d506 <InfraReceiverInputCaptureCallback+0x3a>
		}
		else
		{
			IT_state = POL_LOW;
 800d500:	4b25      	ldr	r3, [pc, #148]	; (800d598 <InfraReceiverInputCaptureCallback+0xcc>)
 800d502:	2200      	movs	r2, #0
 800d504:	701a      	strb	r2, [r3, #0]
		}
		pulselength = pulse_T1 - pulse_T2;
 800d506:	4b26      	ldr	r3, [pc, #152]	; (800d5a0 <InfraReceiverInputCaptureCallback+0xd4>)
 800d508:	881a      	ldrh	r2, [r3, #0]
 800d50a:	4b27      	ldr	r3, [pc, #156]	; (800d5a8 <InfraReceiverInputCaptureCallback+0xdc>)
 800d50c:	881b      	ldrh	r3, [r3, #0]
 800d50e:	1ad3      	subs	r3, r2, r3
 800d510:	b29a      	uxth	r2, r3
 800d512:	4b26      	ldr	r3, [pc, #152]	; (800d5ac <InfraReceiverInputCaptureCallback+0xe0>)
 800d514:	801a      	strh	r2, [r3, #0]
		tempTimes[indexx] = pulselength;
 800d516:	4b26      	ldr	r3, [pc, #152]	; (800d5b0 <InfraReceiverInputCaptureCallback+0xe4>)
 800d518:	781b      	ldrb	r3, [r3, #0]
 800d51a:	461a      	mov	r2, r3
 800d51c:	4b23      	ldr	r3, [pc, #140]	; (800d5ac <InfraReceiverInputCaptureCallback+0xe0>)
 800d51e:	8819      	ldrh	r1, [r3, #0]
 800d520:	4b24      	ldr	r3, [pc, #144]	; (800d5b4 <InfraReceiverInputCaptureCallback+0xe8>)
 800d522:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		indexx++;
 800d526:	4b22      	ldr	r3, [pc, #136]	; (800d5b0 <InfraReceiverInputCaptureCallback+0xe4>)
 800d528:	781b      	ldrb	r3, [r3, #0]
 800d52a:	3301      	adds	r3, #1
 800d52c:	b2da      	uxtb	r2, r3
 800d52e:	4b20      	ldr	r3, [pc, #128]	; (800d5b0 <InfraReceiverInputCaptureCallback+0xe4>)
 800d530:	701a      	strb	r2, [r3, #0]
 800d532:	e02c      	b.n	800d58e <InfraReceiverInputCaptureCallback+0xc2>
	}
	else					//L-ben voltunk, vagyis felfut l rkezett
	{
		pulse_T2 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_3);
 800d534:	2108      	movs	r1, #8
 800d536:	4819      	ldr	r0, [pc, #100]	; (800d59c <InfraReceiverInputCaptureCallback+0xd0>)
 800d538:	f7f9 f8f2 	bl	8006720 <HAL_TIM_ReadCapturedValue>
 800d53c:	4603      	mov	r3, r0
 800d53e:	b29a      	uxth	r2, r3
 800d540:	4b19      	ldr	r3, [pc, #100]	; (800d5a8 <InfraReceiverInputCaptureCallback+0xdc>)
 800d542:	801a      	strh	r2, [r3, #0]
		//read pinvalue to determine if it was rising or falling edge
		if( HAL_GPIO_ReadPin(IR_Data_GPIO_Port , IR_Data_Pin) == 1)
 800d544:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d548:	4816      	ldr	r0, [pc, #88]	; (800d5a4 <InfraReceiverInputCaptureCallback+0xd8>)
 800d54a:	f7f5 f88d 	bl	8002668 <HAL_GPIO_ReadPin>
 800d54e:	4603      	mov	r3, r0
 800d550:	2b01      	cmp	r3, #1
 800d552:	d103      	bne.n	800d55c <InfraReceiverInputCaptureCallback+0x90>
		{
			IT_state = POL_HIGH;
 800d554:	4b10      	ldr	r3, [pc, #64]	; (800d598 <InfraReceiverInputCaptureCallback+0xcc>)
 800d556:	2201      	movs	r2, #1
 800d558:	701a      	strb	r2, [r3, #0]
 800d55a:	e002      	b.n	800d562 <InfraReceiverInputCaptureCallback+0x96>
		}
		else
		{
			IT_state = POL_LOW;
 800d55c:	4b0e      	ldr	r3, [pc, #56]	; (800d598 <InfraReceiverInputCaptureCallback+0xcc>)
 800d55e:	2200      	movs	r2, #0
 800d560:	701a      	strb	r2, [r3, #0]
		}
		pulselength = pulse_T2 - pulse_T1;
 800d562:	4b11      	ldr	r3, [pc, #68]	; (800d5a8 <InfraReceiverInputCaptureCallback+0xdc>)
 800d564:	881a      	ldrh	r2, [r3, #0]
 800d566:	4b0e      	ldr	r3, [pc, #56]	; (800d5a0 <InfraReceiverInputCaptureCallback+0xd4>)
 800d568:	881b      	ldrh	r3, [r3, #0]
 800d56a:	1ad3      	subs	r3, r2, r3
 800d56c:	b29a      	uxth	r2, r3
 800d56e:	4b0f      	ldr	r3, [pc, #60]	; (800d5ac <InfraReceiverInputCaptureCallback+0xe0>)
 800d570:	801a      	strh	r2, [r3, #0]
		tempTimes[indexx] = pulselength;
 800d572:	4b0f      	ldr	r3, [pc, #60]	; (800d5b0 <InfraReceiverInputCaptureCallback+0xe4>)
 800d574:	781b      	ldrb	r3, [r3, #0]
 800d576:	461a      	mov	r2, r3
 800d578:	4b0c      	ldr	r3, [pc, #48]	; (800d5ac <InfraReceiverInputCaptureCallback+0xe0>)
 800d57a:	8819      	ldrh	r1, [r3, #0]
 800d57c:	4b0d      	ldr	r3, [pc, #52]	; (800d5b4 <InfraReceiverInputCaptureCallback+0xe8>)
 800d57e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		indexx++;
 800d582:	4b0b      	ldr	r3, [pc, #44]	; (800d5b0 <InfraReceiverInputCaptureCallback+0xe4>)
 800d584:	781b      	ldrb	r3, [r3, #0]
 800d586:	3301      	adds	r3, #1
 800d588:	b2da      	uxtb	r2, r3
 800d58a:	4b09      	ldr	r3, [pc, #36]	; (800d5b0 <InfraReceiverInputCaptureCallback+0xe4>)
 800d58c:	701a      	strb	r2, [r3, #0]
/*
	n++;
	if( n >= 100)
		asm("bkpt 255");
*/
	CalcPulseType();
 800d58e:	f7ff ff4f 	bl	800d430 <CalcPulseType>
}
 800d592:	bf00      	nop
 800d594:	bd80      	pop	{r7, pc}
 800d596:	bf00      	nop
 800d598:	20000034 	.word	0x20000034
 800d59c:	200195a0 	.word	0x200195a0
 800d5a0:	20018902 	.word	0x20018902
 800d5a4:	40020800 	.word	0x40020800
 800d5a8:	20018904 	.word	0x20018904
 800d5ac:	20018906 	.word	0x20018906
 800d5b0:	20018908 	.word	0x20018908
 800d5b4:	200191d0 	.word	0x200191d0

0800d5b8 <LineDetectorTask>:
uint8_t LineNumArray[LineNumArraySize];
uint8_t ActiveInfraNumArray[ActiveInfraNumArraySize];
uint8_t LineNumFront_Prev;

void LineDetectorTask(void const * argument)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b08c      	sub	sp, #48	; 0x30
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
	float UthosszPrev = 0;
 800d5c0:	f04f 0300 	mov.w	r3, #0
 800d5c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	float UthosszPrevInfraNum = 0;
 800d5c6:	f04f 0300 	mov.w	r3, #0
 800d5ca:	62bb      	str	r3, [r7, #40]	; 0x28
	int LineNumIndex = 0;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	627b      	str	r3, [r7, #36]	; 0x24
	int ActiveInfraNumIndex = 0;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	623b      	str	r3, [r7, #32]
	int MerolegesCntr = 0;
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	61fb      	str	r3, [r7, #28]
	uint8_t cntr = 0;
 800d5d8:	2300      	movs	r3, #0
 800d5da:	76fb      	strb	r3, [r7, #27]

	for(int i = 0 ; i < LineNumArraySize ; i++)
 800d5dc:	2300      	movs	r3, #0
 800d5de:	617b      	str	r3, [r7, #20]
 800d5e0:	e007      	b.n	800d5f2 <LineDetectorTask+0x3a>
	{
		LineNumArray[i] = 0;
 800d5e2:	4a61      	ldr	r2, [pc, #388]	; (800d768 <LineDetectorTask+0x1b0>)
 800d5e4:	697b      	ldr	r3, [r7, #20]
 800d5e6:	4413      	add	r3, r2
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	701a      	strb	r2, [r3, #0]
	for(int i = 0 ; i < LineNumArraySize ; i++)
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	617b      	str	r3, [r7, #20]
 800d5f2:	697b      	ldr	r3, [r7, #20]
 800d5f4:	2b0b      	cmp	r3, #11
 800d5f6:	ddf4      	ble.n	800d5e2 <LineDetectorTask+0x2a>
	}
	while(1)
	{
		if( (Uthossz - UthosszPrev ) > 0.04 )
 800d5f8:	4b5c      	ldr	r3, [pc, #368]	; (800d76c <LineDetectorTask+0x1b4>)
 800d5fa:	ed93 7a00 	vldr	s14, [r3]
 800d5fe:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800d602:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d606:	ee17 0a90 	vmov	r0, s15
 800d60a:	f7f2 ff65 	bl	80004d8 <__aeabi_f2d>
 800d60e:	a352      	add	r3, pc, #328	; (adr r3, 800d758 <LineDetectorTask+0x1a0>)
 800d610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d614:	f7f3 fa44 	bl	8000aa0 <__aeabi_dcmpgt>
 800d618:	4603      	mov	r3, r0
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d012      	beq.n	800d644 <LineDetectorTask+0x8c>
		{
			LineNumArray[LineNumIndex] = LineNumFront;
 800d61e:	4b54      	ldr	r3, [pc, #336]	; (800d770 <LineDetectorTask+0x1b8>)
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	b2d9      	uxtb	r1, r3
 800d624:	4a50      	ldr	r2, [pc, #320]	; (800d768 <LineDetectorTask+0x1b0>)
 800d626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d628:	4413      	add	r3, r2
 800d62a:	460a      	mov	r2, r1
 800d62c:	701a      	strb	r2, [r3, #0]
			LineNumIndex++;
 800d62e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d630:	3301      	adds	r3, #1
 800d632:	627b      	str	r3, [r7, #36]	; 0x24
			if( LineNumIndex == LineNumArraySize )
 800d634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d636:	2b0c      	cmp	r3, #12
 800d638:	d101      	bne.n	800d63e <LineDetectorTask+0x86>
				LineNumIndex = 0;
 800d63a:	2300      	movs	r3, #0
 800d63c:	627b      	str	r3, [r7, #36]	; 0x24
			UthosszPrev = Uthossz;
 800d63e:	4b4b      	ldr	r3, [pc, #300]	; (800d76c <LineDetectorTask+0x1b4>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		if( ( Uthossz - UthosszPrevInfraNum ) > 0.005 )
 800d644:	4b49      	ldr	r3, [pc, #292]	; (800d76c <LineDetectorTask+0x1b4>)
 800d646:	ed93 7a00 	vldr	s14, [r3]
 800d64a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800d64e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d652:	ee17 0a90 	vmov	r0, s15
 800d656:	f7f2 ff3f 	bl	80004d8 <__aeabi_f2d>
 800d65a:	a341      	add	r3, pc, #260	; (adr r3, 800d760 <LineDetectorTask+0x1a8>)
 800d65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d660:	f7f3 fa1e 	bl	8000aa0 <__aeabi_dcmpgt>
 800d664:	4603      	mov	r3, r0
 800d666:	2b00      	cmp	r3, #0
 800d668:	d012      	beq.n	800d690 <LineDetectorTask+0xd8>
		{
			ActiveInfraNumArray[ActiveInfraNumIndex] = ActiveInfraFront;
 800d66a:	4b42      	ldr	r3, [pc, #264]	; (800d774 <LineDetectorTask+0x1bc>)
 800d66c:	781b      	ldrb	r3, [r3, #0]
 800d66e:	b2d9      	uxtb	r1, r3
 800d670:	4a41      	ldr	r2, [pc, #260]	; (800d778 <LineDetectorTask+0x1c0>)
 800d672:	6a3b      	ldr	r3, [r7, #32]
 800d674:	4413      	add	r3, r2
 800d676:	460a      	mov	r2, r1
 800d678:	701a      	strb	r2, [r3, #0]
			ActiveInfraNumIndex++;
 800d67a:	6a3b      	ldr	r3, [r7, #32]
 800d67c:	3301      	adds	r3, #1
 800d67e:	623b      	str	r3, [r7, #32]
			if( ActiveInfraNumIndex == ActiveInfraNumArraySize )
 800d680:	6a3b      	ldr	r3, [r7, #32]
 800d682:	2b14      	cmp	r3, #20
 800d684:	d101      	bne.n	800d68a <LineDetectorTask+0xd2>
				ActiveInfraNumIndex = 0;
 800d686:	2300      	movs	r3, #0
 800d688:	623b      	str	r3, [r7, #32]
			UthosszPrevInfraNum = Uthossz;
 800d68a:	4b38      	ldr	r3, [pc, #224]	; (800d76c <LineDetectorTask+0x1b4>)
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		if( ActiveInfraNumArray[(ActiveInfraNumIndex + 1) % ActiveInfraNumArraySize] > ActiveInfraNumThreshold )
 800d690:	6a3b      	ldr	r3, [r7, #32]
 800d692:	1c59      	adds	r1, r3, #1
 800d694:	4b39      	ldr	r3, [pc, #228]	; (800d77c <LineDetectorTask+0x1c4>)
 800d696:	fb83 2301 	smull	r2, r3, r3, r1
 800d69a:	10da      	asrs	r2, r3, #3
 800d69c:	17cb      	asrs	r3, r1, #31
 800d69e:	1ad2      	subs	r2, r2, r3
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	009b      	lsls	r3, r3, #2
 800d6a4:	4413      	add	r3, r2
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	1aca      	subs	r2, r1, r3
 800d6aa:	4b33      	ldr	r3, [pc, #204]	; (800d778 <LineDetectorTask+0x1c0>)
 800d6ac:	5c9b      	ldrb	r3, [r3, r2]
 800d6ae:	461a      	mov	r2, r3
 800d6b0:	230a      	movs	r3, #10
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	dd4c      	ble.n	800d750 <LineDetectorTask+0x198>
		{
			cntr = 0;
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	76fb      	strb	r3, [r7, #27]
			MerolegesCntr = 0;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	61fb      	str	r3, [r7, #28]
			for( int i = 0 ;  i < ActiveInfraNumArraySize ; i++)
 800d6be:	2300      	movs	r3, #0
 800d6c0:	613b      	str	r3, [r7, #16]
 800d6c2:	e019      	b.n	800d6f8 <LineDetectorTask+0x140>
			{
				if( ActiveInfraNumArray[i] > ActiveInfraNumThreshold)
 800d6c4:	4a2c      	ldr	r2, [pc, #176]	; (800d778 <LineDetectorTask+0x1c0>)
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	4413      	add	r3, r2
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	461a      	mov	r2, r3
 800d6ce:	230a      	movs	r3, #10
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	dd03      	ble.n	800d6dc <LineDetectorTask+0x124>
				{
					cntr++;
 800d6d4:	7efb      	ldrb	r3, [r7, #27]
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	76fb      	strb	r3, [r7, #27]
 800d6da:	e00a      	b.n	800d6f2 <LineDetectorTask+0x13a>
				}
				else
				{
					if( cntr != 0 )
 800d6dc:	7efb      	ldrb	r3, [r7, #27]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d005      	beq.n	800d6ee <LineDetectorTask+0x136>
					{
						MerolegesCntr++;
 800d6e2:	69fb      	ldr	r3, [r7, #28]
 800d6e4:	3301      	adds	r3, #1
 800d6e6:	61fb      	str	r3, [r7, #28]
						cntr = 0;
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	76fb      	strb	r3, [r7, #27]
 800d6ec:	e001      	b.n	800d6f2 <LineDetectorTask+0x13a>
					}
					else
					{
						cntr = 0;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	76fb      	strb	r3, [r7, #27]
			for( int i = 0 ;  i < ActiveInfraNumArraySize ; i++)
 800d6f2:	693b      	ldr	r3, [r7, #16]
 800d6f4:	3301      	adds	r3, #1
 800d6f6:	613b      	str	r3, [r7, #16]
 800d6f8:	693b      	ldr	r3, [r7, #16]
 800d6fa:	2b13      	cmp	r3, #19
 800d6fc:	dde2      	ble.n	800d6c4 <LineDetectorTask+0x10c>
					}
				}
			}
			if(cntr != 0)
 800d6fe:	7efb      	ldrb	r3, [r7, #27]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d004      	beq.n	800d70e <LineDetectorTask+0x156>
			{
				MerolegesCntr++;
 800d704:	69fb      	ldr	r3, [r7, #28]
 800d706:	3301      	adds	r3, #1
 800d708:	61fb      	str	r3, [r7, #28]
				cntr = 0;
 800d70a:	2300      	movs	r3, #0
 800d70c:	76fb      	strb	r3, [r7, #27]
			}
			if(MerolegesCntr == 1)
 800d70e:	69fb      	ldr	r3, [r7, #28]
 800d710:	2b01      	cmp	r3, #1
 800d712:	d106      	bne.n	800d722 <LineDetectorTask+0x16a>
			{
				xEventGroupSetBits(Eventgroup_Triggers , BIT_CEL );
 800d714:	4b1a      	ldr	r3, [pc, #104]	; (800d780 <LineDetectorTask+0x1c8>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	2140      	movs	r1, #64	; 0x40
 800d71a:	4618      	mov	r0, r3
 800d71c:	f7fa fea6 	bl	800846c <xEventGroupSetBits>
 800d720:	e008      	b.n	800d734 <LineDetectorTask+0x17c>
			}
			else if( MerolegesCntr == 2 )
 800d722:	69fb      	ldr	r3, [r7, #28]
 800d724:	2b02      	cmp	r3, #2
 800d726:	d105      	bne.n	800d734 <LineDetectorTask+0x17c>
			{
				xEventGroupSetBits(Eventgroup_Triggers , BIT_VASUTIATJARO );
 800d728:	4b15      	ldr	r3, [pc, #84]	; (800d780 <LineDetectorTask+0x1c8>)
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	2110      	movs	r1, #16
 800d72e:	4618      	mov	r0, r3
 800d730:	f7fa fe9c 	bl	800846c <xEventGroupSetBits>
			}
			for( int i = 0; i < ActiveInfraNumArraySize ;  i++ )
 800d734:	2300      	movs	r3, #0
 800d736:	60fb      	str	r3, [r7, #12]
 800d738:	e007      	b.n	800d74a <LineDetectorTask+0x192>
			{
				ActiveInfraNumArray[i] = 0;
 800d73a:	4a0f      	ldr	r2, [pc, #60]	; (800d778 <LineDetectorTask+0x1c0>)
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	4413      	add	r3, r2
 800d740:	2200      	movs	r2, #0
 800d742:	701a      	strb	r2, [r3, #0]
			for( int i = 0; i < ActiveInfraNumArraySize ;  i++ )
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	3301      	adds	r3, #1
 800d748:	60fb      	str	r3, [r7, #12]
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	2b13      	cmp	r3, #19
 800d74e:	ddf4      	ble.n	800d73a <LineDetectorTask+0x182>
			}
		}

		osDelay(10);
 800d750:	200a      	movs	r0, #10
 800d752:	f7fa fd27 	bl	80081a4 <osDelay>
		if( (Uthossz - UthosszPrev ) > 0.04 )
 800d756:	e74f      	b.n	800d5f8 <LineDetectorTask+0x40>
 800d758:	47ae147b 	.word	0x47ae147b
 800d75c:	3fa47ae1 	.word	0x3fa47ae1
 800d760:	47ae147b 	.word	0x47ae147b
 800d764:	3f747ae1 	.word	0x3f747ae1
 800d768:	200192a8 	.word	0x200192a8
 800d76c:	20018a70 	.word	0x20018a70
 800d770:	20018c7d 	.word	0x20018c7d
 800d774:	2001899d 	.word	0x2001899d
 800d778:	200192b4 	.word	0x200192b4
 800d77c:	66666667 	.word	0x66666667
 800d780:	2001959c 	.word	0x2001959c

0800d784 <DetectTask>:
	}
	osThreadTerminate(NULL);
}

void DetectTask(void const * argument)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b082      	sub	sp, #8
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if( Mode == GYORSASAGI)
 800d78c:	4b0a      	ldr	r3, [pc, #40]	; (800d7b8 <DetectTask+0x34>)
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	b2db      	uxtb	r3, r3
 800d792:	2b00      	cmp	r3, #0
 800d794:	d107      	bne.n	800d7a6 <DetectTask+0x22>
		{
			if( Running == RUN_FULL_AUTO )
 800d796:	4b09      	ldr	r3, [pc, #36]	; (800d7bc <DetectTask+0x38>)
 800d798:	781b      	ldrb	r3, [r3, #0]
 800d79a:	b2db      	uxtb	r3, r3
 800d79c:	2b02      	cmp	r3, #2
 800d79e:	d106      	bne.n	800d7ae <DetectTask+0x2a>
			{
				LinetypeHypotheserGyorsasagi();
 800d7a0:	f000 f976 	bl	800da90 <LinetypeHypotheserGyorsasagi>
 800d7a4:	e003      	b.n	800d7ae <DetectTask+0x2a>
			}
		}
		else
		{
			CheckLineNumArray();
 800d7a6:	f000 f99f 	bl	800dae8 <CheckLineNumArray>
			LinetypeHypotheserUgyessegi();
 800d7aa:	f000 fa31 	bl	800dc10 <LinetypeHypotheserUgyessegi>
		}

		osDelay(50);
 800d7ae:	2032      	movs	r0, #50	; 0x32
 800d7b0:	f7fa fcf8 	bl	80081a4 <osDelay>
		if( Mode == GYORSASAGI)
 800d7b4:	e7ea      	b.n	800d78c <DetectTask+0x8>
 800d7b6:	bf00      	nop
 800d7b8:	20018a77 	.word	0x20018a77
 800d7bc:	200190a0 	.word	0x200190a0

0800d7c0 <LineGetData>:
	}
	osThreadTerminate(NULL);
}

void LineGetData(void const * argument)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b082      	sub	sp, #8
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_SET );
 800d7c8:	2201      	movs	r2, #1
 800d7ca:	2120      	movs	r1, #32
 800d7cc:	4815      	ldr	r0, [pc, #84]	; (800d824 <LineGetData+0x64>)
 800d7ce:	f7f4 ff63 	bl	8002698 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_RESET );
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	2120      	movs	r1, #32
 800d7d6:	4813      	ldr	r0, [pc, #76]	; (800d824 <LineGetData+0x64>)
 800d7d8:	f7f4 ff5e 	bl	8002698 <HAL_GPIO_WritePin>

	while(1)
	{
		if ( xSemaphoreTake( Semaphore_linesensor_ready, 500)  != pdTRUE)	//megvrjuk amg jelez a vonalszenzor hogy vgzett a szmtssal
 800d7dc:	4b12      	ldr	r3, [pc, #72]	; (800d828 <LineGetData+0x68>)
 800d7de:	6818      	ldr	r0, [r3, #0]
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d7e6:	2100      	movs	r1, #0
 800d7e8:	f7fb fe72 	bl	80094d0 <xQueueGenericReceive>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	2b01      	cmp	r3, #1
 800d7f0:	d1f4      	bne.n	800d7dc <LineGetData+0x1c>
		{
			//asm("bkpt");
		}
		else
		{
			LineSendReceive(16);
 800d7f2:	2010      	movs	r0, #16
 800d7f4:	f000 f86c 	bl	800d8d0 <LineSendReceive>
			if ( xSemaphoreTake( Semaphore_SPI_vonal_buffer, 500)  != pdTRUE)	//az rsi buffert lefoglaljuk
 800d7f8:	4b0c      	ldr	r3, [pc, #48]	; (800d82c <LineGetData+0x6c>)
 800d7fa:	6818      	ldr	r0, [r3, #0]
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d802:	2100      	movs	r1, #0
 800d804:	f7fb fe64 	bl	80094d0 <xQueueGenericReceive>
			{
				//asm("bkpt");
			}
			HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_SET );
 800d808:	2201      	movs	r2, #1
 800d80a:	2120      	movs	r1, #32
 800d80c:	4805      	ldr	r0, [pc, #20]	; (800d824 <LineGetData+0x64>)
 800d80e:	f7f4 ff43 	bl	8002698 <HAL_GPIO_WritePin>
			//for( int i = 0 ; i < 10000 ; i++); //kell delay mert a main sokkal gyorsabb mint a vonalszenzor, s klnben nem venn be a pulzust.
			//TODO, ez a ksleltets tl nagy, de kisebbre valamirt kifagy.
			HAL_Delay(1);
 800d812:	2001      	movs	r0, #1
 800d814:	f7f3 fba0 	bl	8000f58 <HAL_Delay>
			HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_RESET );
 800d818:	2200      	movs	r2, #0
 800d81a:	2120      	movs	r1, #32
 800d81c:	4801      	ldr	r0, [pc, #4]	; (800d824 <LineGetData+0x64>)
 800d81e:	f7f4 ff3b 	bl	8002698 <HAL_GPIO_WritePin>
		if ( xSemaphoreTake( Semaphore_linesensor_ready, 500)  != pdTRUE)	//megvrjuk amg jelez a vonalszenzor hogy vgzett a szmtssal
 800d822:	e7db      	b.n	800d7dc <LineGetData+0x1c>
 800d824:	40020800 	.word	0x40020800
 800d828:	200197f0 	.word	0x200197f0
 800d82c:	20019b7c 	.word	0x20019b7c

0800d830 <LineInit>:
	}
	osThreadTerminate(NULL);
}

void LineInit( SPI_HandleTypeDef* SPI_Handle)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b082      	sub	sp, #8
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
	LineSPIHandle = SPI_Handle;
 800d838:	4a08      	ldr	r2, [pc, #32]	; (800d85c <LineInit+0x2c>)
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6013      	str	r3, [r2, #0]
	LineFlushTX();
 800d83e:	f000 f813 	bl	800d868 <LineFlushTX>
	LineFlushRX();
 800d842:	f000 f82b 	bl	800d89c <LineFlushRX>
	LineDataWait = 0x00;
 800d846:	4b06      	ldr	r3, [pc, #24]	; (800d860 <LineInit+0x30>)
 800d848:	2200      	movs	r2, #0
 800d84a:	701a      	strb	r2, [r3, #0]
	LineDataReady = 0x00;
 800d84c:	4b05      	ldr	r3, [pc, #20]	; (800d864 <LineInit+0x34>)
 800d84e:	2200      	movs	r2, #0
 800d850:	701a      	strb	r2, [r3, #0]
}
 800d852:	bf00      	nop
 800d854:	3708      	adds	r7, #8
 800d856:	46bd      	mov	sp, r7
 800d858:	bd80      	pop	{r7, pc}
 800d85a:	bf00      	nop
 800d85c:	200192a0 	.word	0x200192a0
 800d860:	2001899c 	.word	0x2001899c
 800d864:	20018c90 	.word	0x20018c90

0800d868 <LineFlushTX>:

void LineFlushTX(void)
{
 800d868:	b480      	push	{r7}
 800d86a:	b083      	sub	sp, #12
 800d86c:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800d86e:	2300      	movs	r3, #0
 800d870:	80fb      	strh	r3, [r7, #6]
	for(i=0; i<LINE_BUFF_TX_SIZE; i++)
 800d872:	2300      	movs	r3, #0
 800d874:	80fb      	strh	r3, [r7, #6]
 800d876:	e006      	b.n	800d886 <LineFlushTX+0x1e>
	{
		line_buffer_tx[i] = 0;
 800d878:	88fb      	ldrh	r3, [r7, #6]
 800d87a:	4a07      	ldr	r2, [pc, #28]	; (800d898 <LineFlushTX+0x30>)
 800d87c:	2100      	movs	r1, #0
 800d87e:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<LINE_BUFF_TX_SIZE; i++)
 800d880:	88fb      	ldrh	r3, [r7, #6]
 800d882:	3301      	adds	r3, #1
 800d884:	80fb      	strh	r3, [r7, #6]
 800d886:	88fb      	ldrh	r3, [r7, #6]
 800d888:	2b7f      	cmp	r3, #127	; 0x7f
 800d88a:	d9f5      	bls.n	800d878 <LineFlushTX+0x10>
	}
	return;
 800d88c:	bf00      	nop
}
 800d88e:	370c      	adds	r7, #12
 800d890:	46bd      	mov	sp, r7
 800d892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d896:	4770      	bx	lr
 800d898:	200190a8 	.word	0x200190a8

0800d89c <LineFlushRX>:

void LineFlushRX(void)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b083      	sub	sp, #12
 800d8a0:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	80fb      	strh	r3, [r7, #6]
	for(i=0; i<LINE_BUFF_RX_SIZE; i++)
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	80fb      	strh	r3, [r7, #6]
 800d8aa:	e006      	b.n	800d8ba <LineFlushRX+0x1e>
	{
		line_buffer_rx[i] = 0;
 800d8ac:	88fb      	ldrh	r3, [r7, #6]
 800d8ae:	4a07      	ldr	r2, [pc, #28]	; (800d8cc <LineFlushRX+0x30>)
 800d8b0:	2100      	movs	r1, #0
 800d8b2:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<LINE_BUFF_RX_SIZE; i++)
 800d8b4:	88fb      	ldrh	r3, [r7, #6]
 800d8b6:	3301      	adds	r3, #1
 800d8b8:	80fb      	strh	r3, [r7, #6]
 800d8ba:	88fb      	ldrh	r3, [r7, #6]
 800d8bc:	2b7f      	cmp	r3, #127	; 0x7f
 800d8be:	d9f5      	bls.n	800d8ac <LineFlushRX+0x10>
	}
	return;
 800d8c0:	bf00      	nop
}
 800d8c2:	370c      	adds	r7, #12
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ca:	4770      	bx	lr
 800d8cc:	20018bbc 	.word	0x20018bbc

0800d8d0 <LineSendReceive>:
	HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_DMA(LineSPIHandle, line_buffer_tx, size);
}

void LineSendReceive(uint8_t size)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b082      	sub	sp, #8
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	71fb      	strb	r3, [r7, #7]
	/*
	unsigned short i=0;
	while(line_buffer_tx[i] != 0)
		i++;
	*/
	HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_RESET);
 800d8da:	2200      	movs	r2, #0
 800d8dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800d8e0:	4807      	ldr	r0, [pc, #28]	; (800d900 <LineSendReceive+0x30>)
 800d8e2:	f7f4 fed9 	bl	8002698 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit_DMA(LineSPIHandle, line_buffer_tx, i);
	HAL_SPI_TransmitReceive_DMA(LineSPIHandle, line_buffer_tx, line_buffer_rx, size);
 800d8e6:	4b07      	ldr	r3, [pc, #28]	; (800d904 <LineSendReceive+0x34>)
 800d8e8:	6818      	ldr	r0, [r3, #0]
 800d8ea:	79fb      	ldrb	r3, [r7, #7]
 800d8ec:	b29b      	uxth	r3, r3
 800d8ee:	4a06      	ldr	r2, [pc, #24]	; (800d908 <LineSendReceive+0x38>)
 800d8f0:	4906      	ldr	r1, [pc, #24]	; (800d90c <LineSendReceive+0x3c>)
 800d8f2:	f7f7 fe21 	bl	8005538 <HAL_SPI_TransmitReceive_DMA>
}
 800d8f6:	bf00      	nop
 800d8f8:	3708      	adds	r7, #8
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
 800d8fe:	bf00      	nop
 800d900:	40020000 	.word	0x40020000
 800d904:	200192a0 	.word	0x200192a0
 800d908:	20018bbc 	.word	0x20018bbc
 800d90c:	200190a8 	.word	0x200190a8

0800d910 <LineSortData>:
		HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_SET);
	}
}

void LineSortData(void)
{
 800d910:	b598      	push	{r3, r4, r7, lr}
 800d912:	af00      	add	r7, sp, #0

	memcpy( &LinePositionFront, (line_buffer_rx ), 4);
 800d914:	4b26      	ldr	r3, [pc, #152]	; (800d9b0 <LineSortData+0xa0>)
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	461a      	mov	r2, r3
 800d91a:	4b26      	ldr	r3, [pc, #152]	; (800d9b4 <LineSortData+0xa4>)
 800d91c:	601a      	str	r2, [r3, #0]
	LinePositionFront *= 0.006858;			//vonalpozci tvltsa tcrtrl mterre
 800d91e:	4b25      	ldr	r3, [pc, #148]	; (800d9b4 <LineSortData+0xa4>)
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	4618      	mov	r0, r3
 800d924:	f7f2 fdd8 	bl	80004d8 <__aeabi_f2d>
 800d928:	a31f      	add	r3, pc, #124	; (adr r3, 800d9a8 <LineSortData+0x98>)
 800d92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d92e:	f7f2 fe27 	bl	8000580 <__aeabi_dmul>
 800d932:	4603      	mov	r3, r0
 800d934:	460c      	mov	r4, r1
 800d936:	4618      	mov	r0, r3
 800d938:	4621      	mov	r1, r4
 800d93a:	f7f3 f8f9 	bl	8000b30 <__aeabi_d2f>
 800d93e:	4602      	mov	r2, r0
 800d940:	4b1c      	ldr	r3, [pc, #112]	; (800d9b4 <LineSortData+0xa4>)
 800d942:	601a      	str	r2, [r3, #0]
	memcpy( &LinePositionBack, (line_buffer_rx + 4), 4);
 800d944:	4b1c      	ldr	r3, [pc, #112]	; (800d9b8 <LineSortData+0xa8>)
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	461a      	mov	r2, r3
 800d94a:	4b1c      	ldr	r3, [pc, #112]	; (800d9bc <LineSortData+0xac>)
 800d94c:	601a      	str	r2, [r3, #0]
	LinePositionBack *= 0.006858;			//vonalpozci tvltsa tcrtrl mterre
 800d94e:	4b1b      	ldr	r3, [pc, #108]	; (800d9bc <LineSortData+0xac>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4618      	mov	r0, r3
 800d954:	f7f2 fdc0 	bl	80004d8 <__aeabi_f2d>
 800d958:	a313      	add	r3, pc, #76	; (adr r3, 800d9a8 <LineSortData+0x98>)
 800d95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d95e:	f7f2 fe0f 	bl	8000580 <__aeabi_dmul>
 800d962:	4603      	mov	r3, r0
 800d964:	460c      	mov	r4, r1
 800d966:	4618      	mov	r0, r3
 800d968:	4621      	mov	r1, r4
 800d96a:	f7f3 f8e1 	bl	8000b30 <__aeabi_d2f>
 800d96e:	4602      	mov	r2, r0
 800d970:	4b12      	ldr	r3, [pc, #72]	; (800d9bc <LineSortData+0xac>)
 800d972:	601a      	str	r2, [r3, #0]
	memcpy( &LineAngle, line_buffer_rx + 8, 4);
 800d974:	4b12      	ldr	r3, [pc, #72]	; (800d9c0 <LineSortData+0xb0>)
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	461a      	mov	r2, r3
 800d97a:	4b12      	ldr	r3, [pc, #72]	; (800d9c4 <LineSortData+0xb4>)
 800d97c:	601a      	str	r2, [r3, #0]
	memcpy( &LineNumFront, line_buffer_rx + 12, 1);
 800d97e:	4b12      	ldr	r3, [pc, #72]	; (800d9c8 <LineSortData+0xb8>)
 800d980:	781a      	ldrb	r2, [r3, #0]
 800d982:	4b12      	ldr	r3, [pc, #72]	; (800d9cc <LineSortData+0xbc>)
 800d984:	701a      	strb	r2, [r3, #0]
	memcpy( &LineNumBack, line_buffer_rx + 13, 1);
 800d986:	4b12      	ldr	r3, [pc, #72]	; (800d9d0 <LineSortData+0xc0>)
 800d988:	781a      	ldrb	r2, [r3, #0]
 800d98a:	4b12      	ldr	r3, [pc, #72]	; (800d9d4 <LineSortData+0xc4>)
 800d98c:	701a      	strb	r2, [r3, #0]
	memcpy( &ActiveInfraFront, line_buffer_rx + 14, 1);
 800d98e:	4b12      	ldr	r3, [pc, #72]	; (800d9d8 <LineSortData+0xc8>)
 800d990:	781a      	ldrb	r2, [r3, #0]
 800d992:	4b12      	ldr	r3, [pc, #72]	; (800d9dc <LineSortData+0xcc>)
 800d994:	701a      	strb	r2, [r3, #0]
	memcpy( &ActiveInfraBack, line_buffer_rx + 15, 1);
 800d996:	4b12      	ldr	r3, [pc, #72]	; (800d9e0 <LineSortData+0xd0>)
 800d998:	781a      	ldrb	r2, [r3, #0]
 800d99a:	4b12      	ldr	r3, [pc, #72]	; (800d9e4 <LineSortData+0xd4>)
 800d99c:	701a      	strb	r2, [r3, #0]

	LineDataWait = 0x00;
 800d99e:	4b12      	ldr	r3, [pc, #72]	; (800d9e8 <LineSortData+0xd8>)
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	701a      	strb	r2, [r3, #0]
}
 800d9a4:	bf00      	nop
 800d9a6:	bd98      	pop	{r3, r4, r7, pc}
 800d9a8:	5b749add 	.word	0x5b749add
 800d9ac:	3f7c1722 	.word	0x3f7c1722
 800d9b0:	20018bbc 	.word	0x20018bbc
 800d9b4:	20018c80 	.word	0x20018c80
 800d9b8:	20018bc0 	.word	0x20018bc0
 800d9bc:	20018c70 	.word	0x20018c70
 800d9c0:	20018bc4 	.word	0x20018bc4
 800d9c4:	200189b4 	.word	0x200189b4
 800d9c8:	20018bc8 	.word	0x20018bc8
 800d9cc:	20018c7d 	.word	0x20018c7d
 800d9d0:	20018bc9 	.word	0x20018bc9
 800d9d4:	200189ac 	.word	0x200189ac
 800d9d8:	20018bca 	.word	0x20018bca
 800d9dc:	2001899d 	.word	0x2001899d
 800d9e0:	20018bcb 	.word	0x20018bcb
 800d9e4:	20018a94 	.word	0x20018a94
 800d9e8:	2001899c 	.word	0x2001899c

0800d9ec <HAL_SPI_TxRxCpltCallback>:


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi )
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b084      	sub	sp, #16
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI3)
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	4a10      	ldr	r2, [pc, #64]	; (800da3c <HAL_SPI_TxRxCpltCallback+0x50>)
 800d9fa:	4293      	cmp	r3, r2
 800d9fc:	d112      	bne.n	800da24 <HAL_SPI_TxRxCpltCallback+0x38>
	{
		HAL_GPIO_WritePin(MEMS_NSS_GPIO_Port, MEMS_NSS_Pin, GPIO_PIN_SET);
 800d9fe:	2201      	movs	r2, #1
 800da00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800da04:	480e      	ldr	r0, [pc, #56]	; (800da40 <HAL_SPI_TxRxCpltCallback+0x54>)
 800da06:	f7f4 fe47 	bl	8002698 <HAL_GPIO_WritePin>
		LineFlushTX();
 800da0a:	f7ff ff2d 	bl	800d868 <LineFlushTX>
		LineSortData();
 800da0e:	f7ff ff7f 	bl	800d910 <LineSortData>
		LineFlushRX();
 800da12:	f7ff ff43 	bl	800d89c <LineFlushRX>
		int retval = xSemaphoreGiveFromISR( Semaphore_SPI_vonal_buffer , NULL );
 800da16:	4b0b      	ldr	r3, [pc, #44]	; (800da44 <HAL_SPI_TxRxCpltCallback+0x58>)
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	2100      	movs	r1, #0
 800da1c:	4618      	mov	r0, r3
 800da1e:	f7fb fccd 	bl	80093bc <xQueueGiveFromISR>
 800da22:	60f8      	str	r0, [r7, #12]
		if( retval != pdTRUE )
		{
			//asm("bkpt");
		}
	}
	if(hspi->Instance == SPI2)
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4a07      	ldr	r2, [pc, #28]	; (800da48 <HAL_SPI_TxRxCpltCallback+0x5c>)
 800da2a:	4293      	cmp	r3, r2
 800da2c:	d101      	bne.n	800da32 <HAL_SPI_TxRxCpltCallback+0x46>
	{
		MemsTXRXCallback();
 800da2e:	f001 fcc1 	bl	800f3b4 <MemsTXRXCallback>
	}
}
 800da32:	bf00      	nop
 800da34:	3710      	adds	r7, #16
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	40003c00 	.word	0x40003c00
 800da40:	40020400 	.word	0x40020400
 800da44:	20019b7c 	.word	0x20019b7c
 800da48:	40003800 	.word	0x40003800

0800da4c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b084      	sub	sp, #16
 800da50:	af00      	add	r7, sp, #0
 800da52:	4603      	mov	r3, r0
 800da54:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_10)
 800da56:	88fb      	ldrh	r3, [r7, #6]
 800da58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da5c:	d106      	bne.n	800da6c <HAL_GPIO_EXTI_Callback+0x20>
	{
		int retval = xSemaphoreGiveFromISR( Semaphore_linesensor_ready , NULL );
 800da5e:	4b0b      	ldr	r3, [pc, #44]	; (800da8c <HAL_GPIO_EXTI_Callback+0x40>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	2100      	movs	r1, #0
 800da64:	4618      	mov	r0, r3
 800da66:	f7fb fca9 	bl	80093bc <xQueueGiveFromISR>
 800da6a:	60f8      	str	r0, [r7, #12]
		if ( retval != pdTRUE )
		{
			//asm("bkpt");
		}
	}
	if(GPIO_Pin == GPIO_PIN_2)
 800da6c:	88fb      	ldrh	r3, [r7, #6]
 800da6e:	2b04      	cmp	r3, #4
 800da70:	d101      	bne.n	800da76 <HAL_GPIO_EXTI_Callback+0x2a>
	{
		StarterEXTICallback();
 800da72:	f002 fb95 	bl	80101a0 <StarterEXTICallback>
	}
	if(GPIO_Pin == GPIO_PIN_13)
 800da76:	88fb      	ldrh	r3, [r7, #6]
 800da78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800da7c:	d101      	bne.n	800da82 <HAL_GPIO_EXTI_Callback+0x36>
	{
		BluetoothResetCallback();
 800da7e:	f7fe f995 	bl	800bdac <BluetoothResetCallback>
	}
}
 800da82:	bf00      	nop
 800da84:	3710      	adds	r7, #16
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}
 800da8a:	bf00      	nop
 800da8c:	200197f0 	.word	0x200197f0

0800da90 <LinetypeHypotheserGyorsasagi>:

void LinetypeHypotheserGyorsasagi()
{
 800da90:	b580      	push	{r7, lr}
 800da92:	af00      	add	r7, sp, #0
	if( (LineNumBack == 3) )
 800da94:	4b0f      	ldr	r3, [pc, #60]	; (800dad4 <LinetypeHypotheserGyorsasagi+0x44>)
 800da96:	781b      	ldrb	r3, [r3, #0]
 800da98:	b2db      	uxtb	r3, r3
 800da9a:	2b03      	cmp	r3, #3
 800da9c:	d117      	bne.n	800dace <LinetypeHypotheserGyorsasagi+0x3e>
	{
		if(GyorsasagiState == 0)
 800da9e:	4b0e      	ldr	r3, [pc, #56]	; (800dad8 <LinetypeHypotheserGyorsasagi+0x48>)
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d107      	bne.n	800dab8 <LinetypeHypotheserGyorsasagi+0x28>
		{
			GyorsasagiState = 1;
 800daa8:	4b0b      	ldr	r3, [pc, #44]	; (800dad8 <LinetypeHypotheserGyorsasagi+0x48>)
 800daaa:	2201      	movs	r2, #1
 800daac:	701a      	strb	r2, [r3, #0]
			SpeedSP = SpeedSPKanyar;
 800daae:	4b0b      	ldr	r3, [pc, #44]	; (800dadc <LinetypeHypotheserGyorsasagi+0x4c>)
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	4a0b      	ldr	r2, [pc, #44]	; (800dae0 <LinetypeHypotheserGyorsasagi+0x50>)
 800dab4:	6013      	str	r3, [r2, #0]
 800dab6:	e006      	b.n	800dac6 <LinetypeHypotheserGyorsasagi+0x36>
		}
		else
		{
			GyorsasagiState = 0;
 800dab8:	4b07      	ldr	r3, [pc, #28]	; (800dad8 <LinetypeHypotheserGyorsasagi+0x48>)
 800daba:	2200      	movs	r2, #0
 800dabc:	701a      	strb	r2, [r3, #0]
			SpeedSP = SpeedSPGyors;
 800dabe:	4b09      	ldr	r3, [pc, #36]	; (800dae4 <LinetypeHypotheserGyorsasagi+0x54>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	4a07      	ldr	r2, [pc, #28]	; (800dae0 <LinetypeHypotheserGyorsasagi+0x50>)
 800dac4:	6013      	str	r3, [r2, #0]
		}
		osDelay(3000);
 800dac6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800daca:	f7fa fb6b 	bl	80081a4 <osDelay>
	}
}
 800dace:	bf00      	nop
 800dad0:	bd80      	pop	{r7, pc}
 800dad2:	bf00      	nop
 800dad4:	200189ac 	.word	0x200189ac
 800dad8:	200189ad 	.word	0x200189ad
 800dadc:	20018a90 	.word	0x20018a90
 800dae0:	20018a98 	.word	0x20018a98
 800dae4:	200189c8 	.word	0x200189c8

0800dae8 <CheckLineNumArray>:

void CheckLineNumArray()
{
 800dae8:	b480      	push	{r7}
 800daea:	b083      	sub	sp, #12
 800daec:	af00      	add	r7, sp, #0
	LineNumChg = 0;
 800daee:	4b40      	ldr	r3, [pc, #256]	; (800dbf0 <CheckLineNumArray+0x108>)
 800daf0:	2200      	movs	r2, #0
 800daf2:	601a      	str	r2, [r3, #0]
	LineNumMax = 0;
 800daf4:	4b3f      	ldr	r3, [pc, #252]	; (800dbf4 <CheckLineNumArray+0x10c>)
 800daf6:	2200      	movs	r2, #0
 800daf8:	601a      	str	r2, [r3, #0]
	Num0Lines = 0;
 800dafa:	4b3f      	ldr	r3, [pc, #252]	; (800dbf8 <CheckLineNumArray+0x110>)
 800dafc:	2200      	movs	r2, #0
 800dafe:	601a      	str	r2, [r3, #0]
	Num1Lines = 0;
 800db00:	4b3e      	ldr	r3, [pc, #248]	; (800dbfc <CheckLineNumArray+0x114>)
 800db02:	2200      	movs	r2, #0
 800db04:	601a      	str	r2, [r3, #0]
	Num2Lines = 0;
 800db06:	4b3e      	ldr	r3, [pc, #248]	; (800dc00 <CheckLineNumArray+0x118>)
 800db08:	2200      	movs	r2, #0
 800db0a:	601a      	str	r2, [r3, #0]
	Num3Lines = 0;
 800db0c:	4b3d      	ldr	r3, [pc, #244]	; (800dc04 <CheckLineNumArray+0x11c>)
 800db0e:	2200      	movs	r2, #0
 800db10:	601a      	str	r2, [r3, #0]

	//legnagyobb darabszm vonal
	for( int i = 0 ;  i < LineNumArraySize ; i++)
 800db12:	2300      	movs	r3, #0
 800db14:	607b      	str	r3, [r7, #4]
 800db16:	e03e      	b.n	800db96 <CheckLineNumArray+0xae>
	{
		if( LineNumArray[i] > LineNumMax)
 800db18:	4a3b      	ldr	r2, [pc, #236]	; (800dc08 <CheckLineNumArray+0x120>)
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	4413      	add	r3, r2
 800db1e:	781b      	ldrb	r3, [r3, #0]
 800db20:	461a      	mov	r2, r3
 800db22:	4b34      	ldr	r3, [pc, #208]	; (800dbf4 <CheckLineNumArray+0x10c>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	429a      	cmp	r2, r3
 800db28:	dd06      	ble.n	800db38 <CheckLineNumArray+0x50>
		{
			LineNumMax = LineNumArray[i];
 800db2a:	4a37      	ldr	r2, [pc, #220]	; (800dc08 <CheckLineNumArray+0x120>)
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	4413      	add	r3, r2
 800db30:	781b      	ldrb	r3, [r3, #0]
 800db32:	461a      	mov	r2, r3
 800db34:	4b2f      	ldr	r3, [pc, #188]	; (800dbf4 <CheckLineNumArray+0x10c>)
 800db36:	601a      	str	r2, [r3, #0]
		}
		if( LineNumArray[i] == 0)
 800db38:	4a33      	ldr	r2, [pc, #204]	; (800dc08 <CheckLineNumArray+0x120>)
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	4413      	add	r3, r2
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d104      	bne.n	800db4e <CheckLineNumArray+0x66>
		{
			Num0Lines++;
 800db44:	4b2c      	ldr	r3, [pc, #176]	; (800dbf8 <CheckLineNumArray+0x110>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	3301      	adds	r3, #1
 800db4a:	4a2b      	ldr	r2, [pc, #172]	; (800dbf8 <CheckLineNumArray+0x110>)
 800db4c:	6013      	str	r3, [r2, #0]
		}
		if( LineNumArray[i] == 1)
 800db4e:	4a2e      	ldr	r2, [pc, #184]	; (800dc08 <CheckLineNumArray+0x120>)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	4413      	add	r3, r2
 800db54:	781b      	ldrb	r3, [r3, #0]
 800db56:	2b01      	cmp	r3, #1
 800db58:	d104      	bne.n	800db64 <CheckLineNumArray+0x7c>
		{
			Num1Lines++;
 800db5a:	4b28      	ldr	r3, [pc, #160]	; (800dbfc <CheckLineNumArray+0x114>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	3301      	adds	r3, #1
 800db60:	4a26      	ldr	r2, [pc, #152]	; (800dbfc <CheckLineNumArray+0x114>)
 800db62:	6013      	str	r3, [r2, #0]
		}
		if( LineNumArray[i] == 2)
 800db64:	4a28      	ldr	r2, [pc, #160]	; (800dc08 <CheckLineNumArray+0x120>)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	4413      	add	r3, r2
 800db6a:	781b      	ldrb	r3, [r3, #0]
 800db6c:	2b02      	cmp	r3, #2
 800db6e:	d104      	bne.n	800db7a <CheckLineNumArray+0x92>
		{
			Num2Lines++;
 800db70:	4b23      	ldr	r3, [pc, #140]	; (800dc00 <CheckLineNumArray+0x118>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	3301      	adds	r3, #1
 800db76:	4a22      	ldr	r2, [pc, #136]	; (800dc00 <CheckLineNumArray+0x118>)
 800db78:	6013      	str	r3, [r2, #0]
		}
		if( LineNumArray[i] == 3)
 800db7a:	4a23      	ldr	r2, [pc, #140]	; (800dc08 <CheckLineNumArray+0x120>)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	4413      	add	r3, r2
 800db80:	781b      	ldrb	r3, [r3, #0]
 800db82:	2b03      	cmp	r3, #3
 800db84:	d104      	bne.n	800db90 <CheckLineNumArray+0xa8>
		{
			Num3Lines++;
 800db86:	4b1f      	ldr	r3, [pc, #124]	; (800dc04 <CheckLineNumArray+0x11c>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	3301      	adds	r3, #1
 800db8c:	4a1d      	ldr	r2, [pc, #116]	; (800dc04 <CheckLineNumArray+0x11c>)
 800db8e:	6013      	str	r3, [r2, #0]
	for( int i = 0 ;  i < LineNumArraySize ; i++)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	3301      	adds	r3, #1
 800db94:	607b      	str	r3, [r7, #4]
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	2b0b      	cmp	r3, #11
 800db9a:	ddbd      	ble.n	800db18 <CheckLineNumArray+0x30>
		}
	}

	//vonaldarab vltozsok szma
	for( int i = 0 ;  i < LineNumArraySize-1 ; i++)
 800db9c:	2300      	movs	r3, #0
 800db9e:	603b      	str	r3, [r7, #0]
 800dba0:	e011      	b.n	800dbc6 <CheckLineNumArray+0xde>
	{
		if( LineNumArray[i+1] != LineNumArray[i] )
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	3301      	adds	r3, #1
 800dba6:	4a18      	ldr	r2, [pc, #96]	; (800dc08 <CheckLineNumArray+0x120>)
 800dba8:	5cd2      	ldrb	r2, [r2, r3]
 800dbaa:	4917      	ldr	r1, [pc, #92]	; (800dc08 <CheckLineNumArray+0x120>)
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	440b      	add	r3, r1
 800dbb0:	781b      	ldrb	r3, [r3, #0]
 800dbb2:	429a      	cmp	r2, r3
 800dbb4:	d004      	beq.n	800dbc0 <CheckLineNumArray+0xd8>
		{
			LineNumChg++;
 800dbb6:	4b0e      	ldr	r3, [pc, #56]	; (800dbf0 <CheckLineNumArray+0x108>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	3301      	adds	r3, #1
 800dbbc:	4a0c      	ldr	r2, [pc, #48]	; (800dbf0 <CheckLineNumArray+0x108>)
 800dbbe:	6013      	str	r3, [r2, #0]
	for( int i = 0 ;  i < LineNumArraySize-1 ; i++)
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	603b      	str	r3, [r7, #0]
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	2b0a      	cmp	r3, #10
 800dbca:	ddea      	ble.n	800dba2 <CheckLineNumArray+0xba>
		}
	}
	if( LineNumArray[0] != LineNumArray[LineNumArraySize-1])
 800dbcc:	4b0e      	ldr	r3, [pc, #56]	; (800dc08 <CheckLineNumArray+0x120>)
 800dbce:	781a      	ldrb	r2, [r3, #0]
 800dbd0:	4b0d      	ldr	r3, [pc, #52]	; (800dc08 <CheckLineNumArray+0x120>)
 800dbd2:	7adb      	ldrb	r3, [r3, #11]
 800dbd4:	429a      	cmp	r2, r3
 800dbd6:	d004      	beq.n	800dbe2 <CheckLineNumArray+0xfa>
	{
		LineNumChg++;
 800dbd8:	4b05      	ldr	r3, [pc, #20]	; (800dbf0 <CheckLineNumArray+0x108>)
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	3301      	adds	r3, #1
 800dbde:	4a04      	ldr	r2, [pc, #16]	; (800dbf0 <CheckLineNumArray+0x108>)
 800dbe0:	6013      	str	r3, [r2, #0]
	}


}
 800dbe2:	bf00      	nop
 800dbe4:	370c      	adds	r7, #12
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbec:	4770      	bx	lr
 800dbee:	bf00      	nop
 800dbf0:	2001890c 	.word	0x2001890c
 800dbf4:	20018910 	.word	0x20018910
 800dbf8:	20018914 	.word	0x20018914
 800dbfc:	20018918 	.word	0x20018918
 800dc00:	2001891c 	.word	0x2001891c
 800dc04:	20018920 	.word	0x20018920
 800dc08:	200192a8 	.word	0x200192a8
 800dc0c:	00000000 	.word	0x00000000

0800dc10 <LinetypeHypotheserUgyessegi>:

void LinetypeHypotheserUgyessegi(void)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	af00      	add	r7, sp, #0
	if( (Num0Lines >= LineNumArraySize*0.35) && (Num1Lines >= LineNumArraySize*0.35) && LineNumChg >= 4 )
 800dc14:	4b34      	ldr	r3, [pc, #208]	; (800dce8 <LinetypeHypotheserUgyessegi+0xd8>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f7f2 fc4b 	bl	80004b4 <__aeabi_i2d>
 800dc1e:	a32c      	add	r3, pc, #176	; (adr r3, 800dcd0 <LinetypeHypotheserUgyessegi+0xc0>)
 800dc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc24:	f7f2 ff32 	bl	8000a8c <__aeabi_dcmpge>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d016      	beq.n	800dc5c <LinetypeHypotheserUgyessegi+0x4c>
 800dc2e:	4b2f      	ldr	r3, [pc, #188]	; (800dcec <LinetypeHypotheserUgyessegi+0xdc>)
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7f2 fc3e 	bl	80004b4 <__aeabi_i2d>
 800dc38:	a325      	add	r3, pc, #148	; (adr r3, 800dcd0 <LinetypeHypotheserUgyessegi+0xc0>)
 800dc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc3e:	f7f2 ff25 	bl	8000a8c <__aeabi_dcmpge>
 800dc42:	4603      	mov	r3, r0
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d009      	beq.n	800dc5c <LinetypeHypotheserUgyessegi+0x4c>
 800dc48:	4b29      	ldr	r3, [pc, #164]	; (800dcf0 <LinetypeHypotheserUgyessegi+0xe0>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	2b03      	cmp	r3, #3
 800dc4e:	dd05      	ble.n	800dc5c <LinetypeHypotheserUgyessegi+0x4c>
	{
		xEventGroupSetBits(Eventgroup_Triggers , BIT_KORFORGALOM );
 800dc50:	4b28      	ldr	r3, [pc, #160]	; (800dcf4 <LinetypeHypotheserUgyessegi+0xe4>)
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	2104      	movs	r1, #4
 800dc56:	4618      	mov	r0, r3
 800dc58:	f7fa fc08 	bl	800846c <xEventGroupSetBits>
	}
	if( (Num2Lines >= LineNumArraySize*0.20)  && (Num1Lines >= LineNumArraySize*0.50) && LineNumChg >= 3 )
 800dc5c:	4b26      	ldr	r3, [pc, #152]	; (800dcf8 <LinetypeHypotheserUgyessegi+0xe8>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4618      	mov	r0, r3
 800dc62:	f7f2 fc27 	bl	80004b4 <__aeabi_i2d>
 800dc66:	a31c      	add	r3, pc, #112	; (adr r3, 800dcd8 <LinetypeHypotheserUgyessegi+0xc8>)
 800dc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6c:	f7f2 ff0e 	bl	8000a8c <__aeabi_dcmpge>
 800dc70:	4603      	mov	r3, r0
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d016      	beq.n	800dca4 <LinetypeHypotheserUgyessegi+0x94>
 800dc76:	4b1d      	ldr	r3, [pc, #116]	; (800dcec <LinetypeHypotheserUgyessegi+0xdc>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f7f2 fc1a 	bl	80004b4 <__aeabi_i2d>
 800dc80:	f04f 0200 	mov.w	r2, #0
 800dc84:	4b1d      	ldr	r3, [pc, #116]	; (800dcfc <LinetypeHypotheserUgyessegi+0xec>)
 800dc86:	f7f2 ff01 	bl	8000a8c <__aeabi_dcmpge>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d009      	beq.n	800dca4 <LinetypeHypotheserUgyessegi+0x94>
 800dc90:	4b17      	ldr	r3, [pc, #92]	; (800dcf0 <LinetypeHypotheserUgyessegi+0xe0>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	2b02      	cmp	r3, #2
 800dc96:	dd05      	ble.n	800dca4 <LinetypeHypotheserUgyessegi+0x94>
	{
		xEventGroupSetBits(Eventgroup_Triggers , BIT_FORGOHORDO );
 800dc98:	4b16      	ldr	r3, [pc, #88]	; (800dcf4 <LinetypeHypotheserUgyessegi+0xe4>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	2180      	movs	r1, #128	; 0x80
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f7fa fbe4 	bl	800846c <xEventGroupSetBits>
	}
	if( (Num3Lines > LineNumArraySize*0.85) )
 800dca4:	4b16      	ldr	r3, [pc, #88]	; (800dd00 <LinetypeHypotheserUgyessegi+0xf0>)
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	4618      	mov	r0, r3
 800dcaa:	f7f2 fc03 	bl	80004b4 <__aeabi_i2d>
 800dcae:	a30c      	add	r3, pc, #48	; (adr r3, 800dce0 <LinetypeHypotheserUgyessegi+0xd0>)
 800dcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb4:	f7f2 fef4 	bl	8000aa0 <__aeabi_dcmpgt>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d100      	bne.n	800dcc0 <LinetypeHypotheserUgyessegi+0xb0>
	{
		xEventGroupSetBits(Eventgroup_Triggers , BIT_DRONE );
	}
}
 800dcbe:	e005      	b.n	800dccc <LinetypeHypotheserUgyessegi+0xbc>
		xEventGroupSetBits(Eventgroup_Triggers , BIT_DRONE );
 800dcc0:	4b0c      	ldr	r3, [pc, #48]	; (800dcf4 <LinetypeHypotheserUgyessegi+0xe4>)
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	2102      	movs	r1, #2
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	f7fa fbd0 	bl	800846c <xEventGroupSetBits>
}
 800dccc:	bf00      	nop
 800dcce:	bd80      	pop	{r7, pc}
 800dcd0:	cccccccc 	.word	0xcccccccc
 800dcd4:	4010cccc 	.word	0x4010cccc
 800dcd8:	33333334 	.word	0x33333334
 800dcdc:	40033333 	.word	0x40033333
 800dce0:	66666666 	.word	0x66666666
 800dce4:	40246666 	.word	0x40246666
 800dce8:	20018914 	.word	0x20018914
 800dcec:	20018918 	.word	0x20018918
 800dcf0:	2001890c 	.word	0x2001890c
 800dcf4:	2001959c 	.word	0x2001959c
 800dcf8:	2001891c 	.word	0x2001891c
 800dcfc:	40180000 	.word	0x40180000
 800dd00:	20018920 	.word	0x20018920

0800dd04 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef *htim )
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b082      	sub	sp, #8
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7)
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	4a06      	ldr	r2, [pc, #24]	; (800dd2c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800dd12:	4293      	cmp	r3, r2
 800dd14:	d006      	beq.n	800dd24 <HAL_TIM_PeriodElapsedCallback+0x20>
	{

	}
	else if (htim->Instance == TIM14)
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	4a05      	ldr	r2, [pc, #20]	; (800dd30 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800dd1c:	4293      	cmp	r3, r2
 800dd1e:	d101      	bne.n	800dd24 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		HAL_IncTick();
 800dd20:	f7f3 f900 	bl	8000f24 <HAL_IncTick>
	else if(htim->Instance == TIM6)
	{

	}

}
 800dd24:	bf00      	nop
 800dd26:	3708      	adds	r7, #8
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}
 800dd2c:	40001400 	.word	0x40001400
 800dd30:	40002000 	.word	0x40002000

0800dd34 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 800dd34:	b5b0      	push	{r4, r5, r7, lr}
 800dd36:	b0e4      	sub	sp, #400	; 0x190
 800dd38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	InitRegisters();
 800dd3a:	f001 ff45 	bl	800fbc8 <InitRegisters>
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800dd3e:	f7f3 f8cf 	bl	8000ee0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800dd42:	f000 fa53 	bl	800e1ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800dd46:	f001 f853 	bl	800edf0 <MX_GPIO_Init>
  MX_DMA_Init();
 800dd4a:	f000 ffc3 	bl	800ecd4 <MX_DMA_Init>
  MX_ADC1_Init();
 800dd4e:	f000 fad1 	bl	800e2f4 <MX_ADC1_Init>
  MX_ADC2_Init();
 800dd52:	f000 fb45 	bl	800e3e0 <MX_ADC2_Init>
  MX_ADC3_Init();
 800dd56:	f000 fbf9 	bl	800e54c <MX_ADC3_Init>
  MX_SPI2_Init();
 800dd5a:	f000 fc7d 	bl	800e658 <MX_SPI2_Init>
  MX_SPI3_Init();
 800dd5e:	f000 fcb7 	bl	800e6d0 <MX_SPI3_Init>
  MX_TIM1_Init();
 800dd62:	f000 fcf1 	bl	800e748 <MX_TIM1_Init>
  MX_TIM2_Init();
 800dd66:	f000 fd95 	bl	800e894 <MX_TIM2_Init>
  MX_TIM3_Init();
 800dd6a:	f000 fde1 	bl	800e930 <MX_TIM3_Init>
  MX_TIM10_Init();
 800dd6e:	f000 fe9b 	bl	800eaa8 <MX_TIM10_Init>
  MX_TIM12_Init();
 800dd72:	f000 febd 	bl	800eaf0 <MX_TIM12_Init>
  MX_UART4_Init();
 800dd76:	f000 ff23 	bl	800ebc0 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800dd7a:	f000 ff4f 	bl	800ec1c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800dd7e:	f000 ff7b 	bl	800ec78 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 800dd82:	f000 fe5b 	bl	800ea3c <MX_TIM7_Init>
  MX_I2C1_Init();
 800dd86:	f000 fc33 	bl	800e5f0 <MX_I2C1_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800dd8a:	4bb5      	ldr	r3, [pc, #724]	; (800e060 <main+0x32c>)
 800dd8c:	f507 74be 	add.w	r4, r7, #380	; 0x17c
 800dd90:	461d      	mov	r5, r3
 800dd92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dd94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd96:	682b      	ldr	r3, [r5, #0]
 800dd98:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800dd9a:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800dd9e:	2100      	movs	r1, #0
 800dda0:	4618      	mov	r0, r3
 800dda2:	f7fa f9cc 	bl	800813e <osThreadCreate>
 800dda6:	4602      	mov	r2, r0
 800dda8:	4bae      	ldr	r3, [pc, #696]	; (800e064 <main+0x330>)
 800ddaa:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(BTCom, BTCommunicationTask, osPriorityBelowNormal, 0, 512);
 800ddac:	4bae      	ldr	r3, [pc, #696]	; (800e068 <main+0x334>)
 800ddae:	f507 74b4 	add.w	r4, r7, #360	; 0x168
 800ddb2:	461d      	mov	r5, r3
 800ddb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ddb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ddb8:	682b      	ldr	r3, [r5, #0]
 800ddba:	6023      	str	r3, [r4, #0]
  SendBTTaskHandle = osThreadCreate(osThread(BTCom), NULL);
 800ddbc:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800ddc0:	2100      	movs	r1, #0
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f7fa f9bb 	bl	800813e <osThreadCreate>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	4ba8      	ldr	r3, [pc, #672]	; (800e06c <main+0x338>)
 800ddcc:	601a      	str	r2, [r3, #0]

  osThreadDef(Init, InitTask, osPriorityNormal, 0, 128);
 800ddce:	4ba8      	ldr	r3, [pc, #672]	; (800e070 <main+0x33c>)
 800ddd0:	f507 74aa 	add.w	r4, r7, #340	; 0x154
 800ddd4:	461d      	mov	r5, r3
 800ddd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ddd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ddda:	682b      	ldr	r3, [r5, #0]
 800dddc:	6023      	str	r3, [r4, #0]
  InitTaskHandle = osThreadCreate(osThread(Init), NULL);
 800ddde:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800dde2:	2100      	movs	r1, #0
 800dde4:	4618      	mov	r0, r3
 800dde6:	f7fa f9aa 	bl	800813e <osThreadCreate>
 800ddea:	4602      	mov	r2, r0
 800ddec:	4ba1      	ldr	r3, [pc, #644]	; (800e074 <main+0x340>)
 800ddee:	601a      	str	r2, [r3, #0]

  osThreadDef(LineDataTask, LineGetData, osPriorityHigh, 0, 512);
 800ddf0:	4ba1      	ldr	r3, [pc, #644]	; (800e078 <main+0x344>)
 800ddf2:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 800ddf6:	461d      	mov	r5, r3
 800ddf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ddfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ddfc:	682b      	ldr	r3, [r5, #0]
 800ddfe:	6023      	str	r3, [r4, #0]
  LineDataTaskHandle = osThreadCreate(osThread(LineDataTask), NULL);
 800de00:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800de04:	2100      	movs	r1, #0
 800de06:	4618      	mov	r0, r3
 800de08:	f7fa f999 	bl	800813e <osThreadCreate>
 800de0c:	4602      	mov	r2, r0
 800de0e:	4b9b      	ldr	r3, [pc, #620]	; (800e07c <main+0x348>)
 800de10:	601a      	str	r2, [r3, #0]

  osThreadDef(ControllerTask, PIDController, osPriorityNormal, 0, 512);
 800de12:	4b9b      	ldr	r3, [pc, #620]	; (800e080 <main+0x34c>)
 800de14:	f507 7496 	add.w	r4, r7, #300	; 0x12c
 800de18:	461d      	mov	r5, r3
 800de1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de1e:	682b      	ldr	r3, [r5, #0]
 800de20:	6023      	str	r3, [r4, #0]
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 800de22:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800de26:	2100      	movs	r1, #0
 800de28:	4618      	mov	r0, r3
 800de2a:	f7fa f988 	bl	800813e <osThreadCreate>
 800de2e:	4602      	mov	r2, r0
 800de30:	4b94      	ldr	r3, [pc, #592]	; (800e084 <main+0x350>)
 800de32:	601a      	str	r2, [r3, #0]

  osThreadDef(DetectTask, DetectTask, osPriorityNormal, 0, 512);
 800de34:	4b94      	ldr	r3, [pc, #592]	; (800e088 <main+0x354>)
 800de36:	f507 748c 	add.w	r4, r7, #280	; 0x118
 800de3a:	461d      	mov	r5, r3
 800de3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de40:	682b      	ldr	r3, [r5, #0]
 800de42:	6023      	str	r3, [r4, #0]
  DetectTaskHandle = osThreadCreate(osThread(DetectTask), NULL);
 800de44:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800de48:	2100      	movs	r1, #0
 800de4a:	4618      	mov	r0, r3
 800de4c:	f7fa f977 	bl	800813e <osThreadCreate>
 800de50:	4602      	mov	r2, r0
 800de52:	4b8e      	ldr	r3, [pc, #568]	; (800e08c <main+0x358>)
 800de54:	601a      	str	r2, [r3, #0]

  osThreadDef(RemotecontrolTask, RemoteControllerTask, osPriorityLow, 0, 128);
 800de56:	4b8e      	ldr	r3, [pc, #568]	; (800e090 <main+0x35c>)
 800de58:	f507 7482 	add.w	r4, r7, #260	; 0x104
 800de5c:	461d      	mov	r5, r3
 800de5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de62:	682b      	ldr	r3, [r5, #0]
 800de64:	6023      	str	r3, [r4, #0]
  RemotecontrolTaskHandle = osThreadCreate(osThread(RemotecontrolTask), NULL);
 800de66:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800de6a:	2100      	movs	r1, #0
 800de6c:	4618      	mov	r0, r3
 800de6e:	f7fa f966 	bl	800813e <osThreadCreate>
 800de72:	4602      	mov	r2, r0
 800de74:	4b87      	ldr	r3, [pc, #540]	; (800e094 <main+0x360>)
 800de76:	601a      	str	r2, [r3, #0]

  osThreadDef(CheckBatteriesTask, CheckBatteriesTask, osPriorityLow, 0, 128);
 800de78:	4b87      	ldr	r3, [pc, #540]	; (800e098 <main+0x364>)
 800de7a:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 800de7e:	461d      	mov	r5, r3
 800de80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de84:	682b      	ldr	r3, [r5, #0]
 800de86:	6023      	str	r3, [r4, #0]
  CheckBatteriesTaskHandle = osThreadCreate(osThread(CheckBatteriesTask), NULL);
 800de88:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800de8c:	2100      	movs	r1, #0
 800de8e:	4618      	mov	r0, r3
 800de90:	f7fa f955 	bl	800813e <osThreadCreate>
 800de94:	4602      	mov	r2, r0
 800de96:	4b81      	ldr	r3, [pc, #516]	; (800e09c <main+0x368>)
 800de98:	601a      	str	r2, [r3, #0]

  osThreadDef(ReadDistanceSensorsTask, ReadDistanceSensorsTask, osPriorityBelowNormal, 0, 512);
 800de9a:	4b81      	ldr	r3, [pc, #516]	; (800e0a0 <main+0x36c>)
 800de9c:	f107 04dc 	add.w	r4, r7, #220	; 0xdc
 800dea0:	461d      	mov	r5, r3
 800dea2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dea4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dea6:	682b      	ldr	r3, [r5, #0]
 800dea8:	6023      	str	r3, [r4, #0]
  ReadDistanceSensorsTaskHandle = osThreadCreate(osThread(ReadDistanceSensorsTask), NULL);
 800deaa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800deae:	2100      	movs	r1, #0
 800deb0:	4618      	mov	r0, r3
 800deb2:	f7fa f944 	bl	800813e <osThreadCreate>
 800deb6:	4602      	mov	r2, r0
 800deb8:	4b7a      	ldr	r3, [pc, #488]	; (800e0a4 <main+0x370>)
 800deba:	601a      	str	r2, [r3, #0]

  osThreadDef(ReadMotorCurrentTask, ReadMotorCurrentTask, osPriorityLow, 0, 128);
 800debc:	4b7a      	ldr	r3, [pc, #488]	; (800e0a8 <main+0x374>)
 800debe:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 800dec2:	461d      	mov	r5, r3
 800dec4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dec8:	682b      	ldr	r3, [r5, #0]
 800deca:	6023      	str	r3, [r4, #0]
  ReadMotorCurrentTaskHandle = osThreadCreate(osThread(ReadMotorCurrentTask), NULL);
 800decc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800ded0:	2100      	movs	r1, #0
 800ded2:	4618      	mov	r0, r3
 800ded4:	f7fa f933 	bl	800813e <osThreadCreate>
 800ded8:	4602      	mov	r2, r0
 800deda:	4b74      	ldr	r3, [pc, #464]	; (800e0ac <main+0x378>)
 800dedc:	601a      	str	r2, [r3, #0]

  osThreadDef(InfraReceiveTask, InfraReceiveTask, osPriorityBelowNormal, 0, 256);
 800dede:	4b74      	ldr	r3, [pc, #464]	; (800e0b0 <main+0x37c>)
 800dee0:	f107 04b4 	add.w	r4, r7, #180	; 0xb4
 800dee4:	461d      	mov	r5, r3
 800dee6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dee8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800deea:	682b      	ldr	r3, [r5, #0]
 800deec:	6023      	str	r3, [r4, #0]
  InfraReceiveTaskHandle = osThreadCreate(osThread(InfraReceiveTask), NULL);
 800deee:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800def2:	2100      	movs	r1, #0
 800def4:	4618      	mov	r0, r3
 800def6:	f7fa f922 	bl	800813e <osThreadCreate>
 800defa:	4602      	mov	r2, r0
 800defc:	4b6d      	ldr	r3, [pc, #436]	; (800e0b4 <main+0x380>)
 800defe:	601a      	str	r2, [r3, #0]

  osThreadDef(ReadMEMSTask, ReadMEMSTask, osPriorityNormal, 0, 512);
 800df00:	4b6d      	ldr	r3, [pc, #436]	; (800e0b8 <main+0x384>)
 800df02:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 800df06:	461d      	mov	r5, r3
 800df08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800df0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800df0c:	682b      	ldr	r3, [r5, #0]
 800df0e:	6023      	str	r3, [r4, #0]
  ReadMEMSTaskHandle = osThreadCreate(osThread(ReadMEMSTask), NULL);
 800df10:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800df14:	2100      	movs	r1, #0
 800df16:	4618      	mov	r0, r3
 800df18:	f7fa f911 	bl	800813e <osThreadCreate>
 800df1c:	4602      	mov	r2, r0
 800df1e:	4b67      	ldr	r3, [pc, #412]	; (800e0bc <main+0x388>)
 800df20:	601a      	str	r2, [r3, #0]

  osThreadDef(StateMachineTask, StateMachineTask, osPriorityNormal, 0, 512);
 800df22:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800df26:	4a66      	ldr	r2, [pc, #408]	; (800e0c0 <main+0x38c>)
 800df28:	461c      	mov	r4, r3
 800df2a:	4615      	mov	r5, r2
 800df2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800df2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800df30:	682b      	ldr	r3, [r5, #0]
 800df32:	6023      	str	r3, [r4, #0]
  StateMachineTaskHandle = osThreadCreate(osThread(StateMachineTask), NULL);
 800df34:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800df38:	2100      	movs	r1, #0
 800df3a:	4618      	mov	r0, r3
 800df3c:	f7fa f8ff 	bl	800813e <osThreadCreate>
 800df40:	4602      	mov	r2, r0
 800df42:	4b60      	ldr	r3, [pc, #384]	; (800e0c4 <main+0x390>)
 800df44:	601a      	str	r2, [r3, #0]

  osThreadDef(SpeedControllerTask, SpeedControllerTask, osPriorityAboveNormal, 0, 512);
 800df46:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800df4a:	4a5f      	ldr	r2, [pc, #380]	; (800e0c8 <main+0x394>)
 800df4c:	461c      	mov	r4, r3
 800df4e:	4615      	mov	r5, r2
 800df50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800df52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800df54:	682b      	ldr	r3, [r5, #0]
 800df56:	6023      	str	r3, [r4, #0]
  SpeedControllerTaskHandle = osThreadCreate(osThread(SpeedControllerTask), NULL);
 800df58:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800df5c:	2100      	movs	r1, #0
 800df5e:	4618      	mov	r0, r3
 800df60:	f7fa f8ed 	bl	800813e <osThreadCreate>
 800df64:	4602      	mov	r2, r0
 800df66:	4b59      	ldr	r3, [pc, #356]	; (800e0cc <main+0x398>)
 800df68:	601a      	str	r2, [r3, #0]

  osThreadDef(UthosszTask, UthosszTask, osPriorityNormal, 0, 256);
 800df6a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800df6e:	4a58      	ldr	r2, [pc, #352]	; (800e0d0 <main+0x39c>)
 800df70:	461c      	mov	r4, r3
 800df72:	4615      	mov	r5, r2
 800df74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800df76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800df78:	682b      	ldr	r3, [r5, #0]
 800df7a:	6023      	str	r3, [r4, #0]
  UthosszTaskHandle = osThreadCreate(osThread(UthosszTask), NULL);
 800df7c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800df80:	2100      	movs	r1, #0
 800df82:	4618      	mov	r0, r3
 800df84:	f7fa f8db 	bl	800813e <osThreadCreate>
 800df88:	4602      	mov	r2, r0
 800df8a:	4b52      	ldr	r3, [pc, #328]	; (800e0d4 <main+0x3a0>)
 800df8c:	601a      	str	r2, [r3, #0]

  osThreadDef(SteeringStateSpaceController, SteeringStateSpaceController, osPriorityHigh, 0, 256);
 800df8e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800df92:	4a51      	ldr	r2, [pc, #324]	; (800e0d8 <main+0x3a4>)
 800df94:	461c      	mov	r4, r3
 800df96:	4615      	mov	r5, r2
 800df98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800df9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800df9c:	682b      	ldr	r3, [r5, #0]
 800df9e:	6023      	str	r3, [r4, #0]
  SteeringStateSpaceControllerHandle = osThreadCreate(osThread(SteeringStateSpaceController), NULL);
 800dfa0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800dfa4:	2100      	movs	r1, #0
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f7fa f8c9 	bl	800813e <osThreadCreate>
 800dfac:	4602      	mov	r2, r0
 800dfae:	4b4b      	ldr	r3, [pc, #300]	; (800e0dc <main+0x3a8>)
 800dfb0:	601a      	str	r2, [r3, #0]

  osThreadDef(ServoSetterTask, ServoSetterTask, osPriorityHigh, 0, 128);
 800dfb2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800dfb6:	4a4a      	ldr	r2, [pc, #296]	; (800e0e0 <main+0x3ac>)
 800dfb8:	461c      	mov	r4, r3
 800dfba:	4615      	mov	r5, r2
 800dfbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dfbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dfc0:	682b      	ldr	r3, [r5, #0]
 800dfc2:	6023      	str	r3, [r4, #0]
  ServoSetterTaskHandle = osThreadCreate(osThread(ServoSetterTask), NULL);
 800dfc4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800dfc8:	2100      	movs	r1, #0
 800dfca:	4618      	mov	r0, r3
 800dfcc:	f7fa f8b7 	bl	800813e <osThreadCreate>
 800dfd0:	4602      	mov	r2, r0
 800dfd2:	4b44      	ldr	r3, [pc, #272]	; (800e0e4 <main+0x3b0>)
 800dfd4:	601a      	str	r2, [r3, #0]

  osThreadDef(LineDetectorTask, LineDetectorTask, osPriorityAboveNormal, 0, 128);
 800dfd6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dfda:	4a43      	ldr	r2, [pc, #268]	; (800e0e8 <main+0x3b4>)
 800dfdc:	461c      	mov	r4, r3
 800dfde:	4615      	mov	r5, r2
 800dfe0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dfe2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dfe4:	682b      	ldr	r3, [r5, #0]
 800dfe6:	6023      	str	r3, [r4, #0]
  LineDetectorTaskHandle = osThreadCreate(osThread(LineDetectorTask), NULL);
 800dfe8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dfec:	2100      	movs	r1, #0
 800dfee:	4618      	mov	r0, r3
 800dff0:	f7fa f8a5 	bl	800813e <osThreadCreate>
 800dff4:	4602      	mov	r2, r0
 800dff6:	4b3d      	ldr	r3, [pc, #244]	; (800e0ec <main+0x3b8>)
 800dff8:	601a      	str	r2, [r3, #0]

  osThreadDef(RollAngleControllerTask, RollAngleControllerTask, osPriorityAboveNormal, 0, 128);
 800dffa:	f107 0314 	add.w	r3, r7, #20
 800dffe:	4a3c      	ldr	r2, [pc, #240]	; (800e0f0 <main+0x3bc>)
 800e000:	461c      	mov	r4, r3
 800e002:	4615      	mov	r5, r2
 800e004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e008:	682b      	ldr	r3, [r5, #0]
 800e00a:	6023      	str	r3, [r4, #0]
  RollAngleControllerTaskHandle = osThreadCreate(osThread(RollAngleControllerTask), NULL);
 800e00c:	f107 0314 	add.w	r3, r7, #20
 800e010:	2100      	movs	r1, #0
 800e012:	4618      	mov	r0, r3
 800e014:	f7fa f893 	bl	800813e <osThreadCreate>
 800e018:	4602      	mov	r2, r0
 800e01a:	4b36      	ldr	r3, [pc, #216]	; (800e0f4 <main+0x3c0>)
 800e01c:	601a      	str	r2, [r3, #0]

  osThreadDef(CarTrackerTask, CarTrackerTask, osPriorityAboveNormal, 0, 128);
 800e01e:	463b      	mov	r3, r7
 800e020:	4a35      	ldr	r2, [pc, #212]	; (800e0f8 <main+0x3c4>)
 800e022:	461c      	mov	r4, r3
 800e024:	4615      	mov	r5, r2
 800e026:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e028:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e02a:	682b      	ldr	r3, [r5, #0]
 800e02c:	6023      	str	r3, [r4, #0]
  CarTrackerTaskHandle = osThreadCreate(osThread(CarTrackerTask), NULL);
 800e02e:	463b      	mov	r3, r7
 800e030:	2100      	movs	r1, #0
 800e032:	4618      	mov	r0, r3
 800e034:	f7fa f883 	bl	800813e <osThreadCreate>
 800e038:	4602      	mov	r2, r0
 800e03a:	4b30      	ldr	r3, [pc, #192]	; (800e0fc <main+0x3c8>)
 800e03c:	601a      	str	r2, [r3, #0]


  osThreadSuspend(ServoSetterTaskHandle);
 800e03e:	4b29      	ldr	r3, [pc, #164]	; (800e0e4 <main+0x3b0>)
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	4618      	mov	r0, r3
 800e044:	f7fa f8cd 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(LineDataTaskHandle );
 800e048:	4b0c      	ldr	r3, [pc, #48]	; (800e07c <main+0x348>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	4618      	mov	r0, r3
 800e04e:	f7fa f8c8 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(SendBTTaskHandle);
 800e052:	4b06      	ldr	r3, [pc, #24]	; (800e06c <main+0x338>)
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	4618      	mov	r0, r3
 800e058:	f7fa f8c3 	bl	80081e2 <osThreadSuspend>
 800e05c:	e050      	b.n	800e100 <main+0x3cc>
 800e05e:	bf00      	nop
 800e060:	08013ab4 	.word	0x08013ab4
 800e064:	2001932c 	.word	0x2001932c
 800e068:	08013ad0 	.word	0x08013ad0
 800e06c:	20019440 	.word	0x20019440
 800e070:	08013aec 	.word	0x08013aec
 800e074:	20019598 	.word	0x20019598
 800e078:	08013b10 	.word	0x08013b10
 800e07c:	20019388 	.word	0x20019388
 800e080:	08013b34 	.word	0x08013b34
 800e084:	20019444 	.word	0x20019444
 800e088:	08013b54 	.word	0x08013b54
 800e08c:	20019744 	.word	0x20019744
 800e090:	08013b7c 	.word	0x08013b7c
 800e094:	200199a0 	.word	0x200199a0
 800e098:	08013ba4 	.word	0x08013ba4
 800e09c:	20019c20 	.word	0x20019c20
 800e0a0:	08013bd0 	.word	0x08013bd0
 800e0a4:	20019840 	.word	0x20019840
 800e0a8:	08013bfc 	.word	0x08013bfc
 800e0ac:	20019a04 	.word	0x20019a04
 800e0b0:	08013c24 	.word	0x08013c24
 800e0b4:	20019b78 	.word	0x20019b78
 800e0b8:	08013c48 	.word	0x08013c48
 800e0bc:	20019bbc 	.word	0x20019bbc
 800e0c0:	08013c70 	.word	0x08013c70
 800e0c4:	20019390 	.word	0x20019390
 800e0c8:	08013c98 	.word	0x08013c98
 800e0cc:	20019a08 	.word	0x20019a08
 800e0d0:	08013cb8 	.word	0x08013cb8
 800e0d4:	2001983c 	.word	0x2001983c
 800e0d8:	08013cec 	.word	0x08013cec
 800e0dc:	2001943c 	.word	0x2001943c
 800e0e0:	08013d10 	.word	0x08013d10
 800e0e4:	20019ad0 	.word	0x20019ad0
 800e0e8:	08013d38 	.word	0x08013d38
 800e0ec:	20019ac8 	.word	0x20019ac8
 800e0f0:	08013d64 	.word	0x08013d64
 800e0f4:	200197f4 	.word	0x200197f4
 800e0f8:	08013d88 	.word	0x08013d88
 800e0fc:	20019b74 	.word	0x20019b74
  osThreadSuspend(DetectTaskHandle);
 800e100:	4b2a      	ldr	r3, [pc, #168]	; (800e1ac <main+0x478>)
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	4618      	mov	r0, r3
 800e106:	f7fa f86c 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(defaultTaskHandle);
 800e10a:	4b29      	ldr	r3, [pc, #164]	; (800e1b0 <main+0x47c>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	4618      	mov	r0, r3
 800e110:	f7fa f867 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(RemotecontrolTaskHandle);
 800e114:	4b27      	ldr	r3, [pc, #156]	; (800e1b4 <main+0x480>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	4618      	mov	r0, r3
 800e11a:	f7fa f862 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(CheckBatteriesTaskHandle);
 800e11e:	4b26      	ldr	r3, [pc, #152]	; (800e1b8 <main+0x484>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	4618      	mov	r0, r3
 800e124:	f7fa f85d 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(ReadDistanceSensorsTaskHandle);
 800e128:	4b24      	ldr	r3, [pc, #144]	; (800e1bc <main+0x488>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	4618      	mov	r0, r3
 800e12e:	f7fa f858 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(ReadMotorCurrentTaskHandle);
 800e132:	4b23      	ldr	r3, [pc, #140]	; (800e1c0 <main+0x48c>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	4618      	mov	r0, r3
 800e138:	f7fa f853 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(InfraReceiveTaskHandle);
 800e13c:	4b21      	ldr	r3, [pc, #132]	; (800e1c4 <main+0x490>)
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	4618      	mov	r0, r3
 800e142:	f7fa f84e 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(ReadMEMSTaskHandle);
 800e146:	4b20      	ldr	r3, [pc, #128]	; (800e1c8 <main+0x494>)
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	4618      	mov	r0, r3
 800e14c:	f7fa f849 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(StateMachineTaskHandle);
 800e150:	4b1e      	ldr	r3, [pc, #120]	; (800e1cc <main+0x498>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	4618      	mov	r0, r3
 800e156:	f7fa f844 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(SpeedControllerTaskHandle);
 800e15a:	4b1d      	ldr	r3, [pc, #116]	; (800e1d0 <main+0x49c>)
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	4618      	mov	r0, r3
 800e160:	f7fa f83f 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(UthosszTaskHandle);
 800e164:	4b1b      	ldr	r3, [pc, #108]	; (800e1d4 <main+0x4a0>)
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	4618      	mov	r0, r3
 800e16a:	f7fa f83a 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(SteeringStateSpaceControllerHandle);
 800e16e:	4b1a      	ldr	r3, [pc, #104]	; (800e1d8 <main+0x4a4>)
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	4618      	mov	r0, r3
 800e174:	f7fa f835 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(ControllerTaskHandle);
 800e178:	4b18      	ldr	r3, [pc, #96]	; (800e1dc <main+0x4a8>)
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	4618      	mov	r0, r3
 800e17e:	f7fa f830 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(LineDetectorTaskHandle);
 800e182:	4b17      	ldr	r3, [pc, #92]	; (800e1e0 <main+0x4ac>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	4618      	mov	r0, r3
 800e188:	f7fa f82b 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(RollAngleControllerTaskHandle);
 800e18c:	4b15      	ldr	r3, [pc, #84]	; (800e1e4 <main+0x4b0>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	4618      	mov	r0, r3
 800e192:	f7fa f826 	bl	80081e2 <osThreadSuspend>
  osThreadSuspend(CarTrackerTaskHandle);
 800e196:	4b14      	ldr	r3, [pc, #80]	; (800e1e8 <main+0x4b4>)
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	4618      	mov	r0, r3
 800e19c:	f7fa f821 	bl	80081e2 <osThreadSuspend>

  InitTimers();
 800e1a0:	f000 ff28 	bl	800eff4 <InitTimers>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
 

  /* Start scheduler */
  osKernelStart();
 800e1a4:	f7f9 ffc4 	bl	8008130 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800e1a8:	e7fe      	b.n	800e1a8 <main+0x474>
 800e1aa:	bf00      	nop
 800e1ac:	20019744 	.word	0x20019744
 800e1b0:	2001932c 	.word	0x2001932c
 800e1b4:	200199a0 	.word	0x200199a0
 800e1b8:	20019c20 	.word	0x20019c20
 800e1bc:	20019840 	.word	0x20019840
 800e1c0:	20019a04 	.word	0x20019a04
 800e1c4:	20019b78 	.word	0x20019b78
 800e1c8:	20019bbc 	.word	0x20019bbc
 800e1cc:	20019390 	.word	0x20019390
 800e1d0:	20019a08 	.word	0x20019a08
 800e1d4:	2001983c 	.word	0x2001983c
 800e1d8:	2001943c 	.word	0x2001943c
 800e1dc:	20019444 	.word	0x20019444
 800e1e0:	20019ac8 	.word	0x20019ac8
 800e1e4:	200197f4 	.word	0x200197f4
 800e1e8:	20019b74 	.word	0x20019b74

0800e1ec <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b094      	sub	sp, #80	; 0x50
 800e1f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	607b      	str	r3, [r7, #4]
 800e1f6:	4a3b      	ldr	r2, [pc, #236]	; (800e2e4 <SystemClock_Config+0xf8>)
 800e1f8:	4b3a      	ldr	r3, [pc, #232]	; (800e2e4 <SystemClock_Config+0xf8>)
 800e1fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e200:	6413      	str	r3, [r2, #64]	; 0x40
 800e202:	4b38      	ldr	r3, [pc, #224]	; (800e2e4 <SystemClock_Config+0xf8>)
 800e204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e20a:	607b      	str	r3, [r7, #4]
 800e20c:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800e20e:	2300      	movs	r3, #0
 800e210:	603b      	str	r3, [r7, #0]
 800e212:	4a35      	ldr	r2, [pc, #212]	; (800e2e8 <SystemClock_Config+0xfc>)
 800e214:	4b34      	ldr	r3, [pc, #208]	; (800e2e8 <SystemClock_Config+0xfc>)
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e21c:	6013      	str	r3, [r2, #0]
 800e21e:	4b32      	ldr	r3, [pc, #200]	; (800e2e8 <SystemClock_Config+0xfc>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e226:	603b      	str	r3, [r7, #0]
 800e228:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800e22a:	2302      	movs	r3, #2
 800e22c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800e22e:	2301      	movs	r3, #1
 800e230:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800e232:	2310      	movs	r3, #16
 800e234:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800e236:	2302      	movs	r3, #2
 800e238:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800e23a:	2300      	movs	r3, #0
 800e23c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800e23e:	2310      	movs	r3, #16
 800e240:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 800e242:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800e246:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800e248:	2302      	movs	r3, #2
 800e24a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800e24c:	2302      	movs	r3, #2
 800e24e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800e250:	2302      	movs	r3, #2
 800e252:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800e254:	f107 031c 	add.w	r3, r7, #28
 800e258:	4618      	mov	r0, r3
 800e25a:	f7f6 fec9 	bl	8004ff0 <HAL_RCC_OscConfig>
 800e25e:	4603      	mov	r3, r0
 800e260:	2b00      	cmp	r3, #0
 800e262:	d004      	beq.n	800e26e <SystemClock_Config+0x82>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e264:	f240 118b 	movw	r1, #395	; 0x18b
 800e268:	4820      	ldr	r0, [pc, #128]	; (800e2ec <SystemClock_Config+0x100>)
 800e26a:	f001 f869 	bl	800f340 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800e26e:	f7f6 fb71 	bl	8004954 <HAL_PWREx_EnableOverDrive>
 800e272:	4603      	mov	r3, r0
 800e274:	2b00      	cmp	r3, #0
 800e276:	d004      	beq.n	800e282 <SystemClock_Config+0x96>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e278:	f44f 71c9 	mov.w	r1, #402	; 0x192
 800e27c:	481b      	ldr	r0, [pc, #108]	; (800e2ec <SystemClock_Config+0x100>)
 800e27e:	f001 f85f 	bl	800f340 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800e282:	230f      	movs	r3, #15
 800e284:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800e286:	2302      	movs	r3, #2
 800e288:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800e28a:	2300      	movs	r3, #0
 800e28c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800e28e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800e292:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800e294:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e298:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800e29a:	f107 0308 	add.w	r3, r7, #8
 800e29e:	2105      	movs	r1, #5
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f7f6 fba7 	bl	80049f4 <HAL_RCC_ClockConfig>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d004      	beq.n	800e2b6 <SystemClock_Config+0xca>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e2ac:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800e2b0:	480e      	ldr	r0, [pc, #56]	; (800e2ec <SystemClock_Config+0x100>)
 800e2b2:	f001 f845 	bl	800f340 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800e2b6:	f7f6 fc7f 	bl	8004bb8 <HAL_RCC_GetHCLKFreq>
 800e2ba:	4602      	mov	r2, r0
 800e2bc:	4b0c      	ldr	r3, [pc, #48]	; (800e2f0 <SystemClock_Config+0x104>)
 800e2be:	fba3 2302 	umull	r2, r3, r3, r2
 800e2c2:	099b      	lsrs	r3, r3, #6
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	f7f3 fc7c 	bl	8001bc2 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800e2ca:	2004      	movs	r0, #4
 800e2cc:	f7f3 fc86 	bl	8001bdc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	210f      	movs	r1, #15
 800e2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e2d8:	f7f3 fc49 	bl	8001b6e <HAL_NVIC_SetPriority>
}
 800e2dc:	bf00      	nop
 800e2de:	3750      	adds	r7, #80	; 0x50
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bd80      	pop	{r7, pc}
 800e2e4:	40023800 	.word	0x40023800
 800e2e8:	40007000 	.word	0x40007000
 800e2ec:	08013d9c 	.word	0x08013d9c
 800e2f0:	10624dd3 	.word	0x10624dd3

0800e2f4 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b084      	sub	sp, #16
 800e2f8:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 800e2fa:	4b34      	ldr	r3, [pc, #208]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e2fc:	4a34      	ldr	r2, [pc, #208]	; (800e3d0 <MX_ADC1_Init+0xdc>)
 800e2fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800e300:	4b32      	ldr	r3, [pc, #200]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e302:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800e306:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800e308:	4b30      	ldr	r3, [pc, #192]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e30a:	2200      	movs	r2, #0
 800e30c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800e30e:	4b2f      	ldr	r3, [pc, #188]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e310:	2201      	movs	r2, #1
 800e312:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800e314:	4b2d      	ldr	r3, [pc, #180]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e316:	2200      	movs	r2, #0
 800e318:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800e31a:	4b2c      	ldr	r3, [pc, #176]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e31c:	2200      	movs	r2, #0
 800e31e:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e320:	4b2a      	ldr	r3, [pc, #168]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e322:	2200      	movs	r2, #0
 800e324:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800e326:	4b29      	ldr	r3, [pc, #164]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e328:	4a2a      	ldr	r2, [pc, #168]	; (800e3d4 <MX_ADC1_Init+0xe0>)
 800e32a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e32c:	4b27      	ldr	r3, [pc, #156]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e32e:	2200      	movs	r2, #0
 800e330:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800e332:	4b26      	ldr	r3, [pc, #152]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e334:	2203      	movs	r2, #3
 800e336:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800e338:	4b24      	ldr	r3, [pc, #144]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e33a:	2201      	movs	r2, #1
 800e33c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e33e:	4b23      	ldr	r3, [pc, #140]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e340:	2201      	movs	r2, #1
 800e342:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800e344:	4821      	ldr	r0, [pc, #132]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e346:	f7f2 fe24 	bl	8000f92 <HAL_ADC_Init>
 800e34a:	4603      	mov	r3, r0
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d004      	beq.n	800e35a <MX_ADC1_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e350:	f240 11c5 	movw	r1, #453	; 0x1c5
 800e354:	4820      	ldr	r0, [pc, #128]	; (800e3d8 <MX_ADC1_Init+0xe4>)
 800e356:	f000 fff3 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_8;
 800e35a:	2308      	movs	r3, #8
 800e35c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e35e:	2301      	movs	r3, #1
 800e360:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800e362:	2307      	movs	r3, #7
 800e364:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e366:	463b      	mov	r3, r7
 800e368:	4619      	mov	r1, r3
 800e36a:	4818      	ldr	r0, [pc, #96]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e36c:	f7f3 f886 	bl	800147c <HAL_ADC_ConfigChannel>
 800e370:	4603      	mov	r3, r0
 800e372:	2b00      	cmp	r3, #0
 800e374:	d004      	beq.n	800e380 <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e376:	f240 11cf 	movw	r1, #463	; 0x1cf
 800e37a:	4817      	ldr	r0, [pc, #92]	; (800e3d8 <MX_ADC1_Init+0xe4>)
 800e37c:	f000 ffe0 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 800e380:	230a      	movs	r3, #10
 800e382:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800e384:	2302      	movs	r3, #2
 800e386:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e388:	463b      	mov	r3, r7
 800e38a:	4619      	mov	r1, r3
 800e38c:	480f      	ldr	r0, [pc, #60]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e38e:	f7f3 f875 	bl	800147c <HAL_ADC_ConfigChannel>
 800e392:	4603      	mov	r3, r0
 800e394:	2b00      	cmp	r3, #0
 800e396:	d004      	beq.n	800e3a2 <MX_ADC1_Init+0xae>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e398:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800e39c:	480e      	ldr	r0, [pc, #56]	; (800e3d8 <MX_ADC1_Init+0xe4>)
 800e39e:	f000 ffcf 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800e3a2:	4b0e      	ldr	r3, [pc, #56]	; (800e3dc <MX_ADC1_Init+0xe8>)
 800e3a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800e3a6:	2303      	movs	r3, #3
 800e3a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e3aa:	463b      	mov	r3, r7
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	4807      	ldr	r0, [pc, #28]	; (800e3cc <MX_ADC1_Init+0xd8>)
 800e3b0:	f7f3 f864 	bl	800147c <HAL_ADC_ConfigChannel>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d004      	beq.n	800e3c4 <MX_ADC1_Init+0xd0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e3ba:	f240 11e1 	movw	r1, #481	; 0x1e1
 800e3be:	4806      	ldr	r0, [pc, #24]	; (800e3d8 <MX_ADC1_Init+0xe4>)
 800e3c0:	f000 ffbe 	bl	800f340 <_Error_Handler>
  }

}
 800e3c4:	bf00      	nop
 800e3c6:	3710      	adds	r7, #16
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}
 800e3cc:	200196fc 	.word	0x200196fc
 800e3d0:	40012000 	.word	0x40012000
 800e3d4:	0f000001 	.word	0x0f000001
 800e3d8:	08013d9c 	.word	0x08013d9c
 800e3dc:	10000012 	.word	0x10000012

0800e3e0 <MX_ADC2_Init>:

/* ADC2 init function */
static void MX_ADC2_Init(void)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b084      	sub	sp, #16
 800e3e4:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc2.Instance = ADC2;
 800e3e6:	4b55      	ldr	r3, [pc, #340]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e3e8:	4a55      	ldr	r2, [pc, #340]	; (800e540 <MX_ADC2_Init+0x160>)
 800e3ea:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800e3ec:	4b53      	ldr	r3, [pc, #332]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e3ee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800e3f2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800e3f4:	4b51      	ldr	r3, [pc, #324]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800e3fa:	4b50      	ldr	r3, [pc, #320]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e3fc:	2201      	movs	r2, #1
 800e3fe:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800e400:	4b4e      	ldr	r3, [pc, #312]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e402:	2200      	movs	r2, #0
 800e404:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800e406:	4b4d      	ldr	r3, [pc, #308]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e408:	2200      	movs	r2, #0
 800e40a:	621a      	str	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e40c:	4b4b      	ldr	r3, [pc, #300]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e40e:	2200      	movs	r2, #0
 800e410:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800e412:	4b4a      	ldr	r3, [pc, #296]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e414:	4a4b      	ldr	r2, [pc, #300]	; (800e544 <MX_ADC2_Init+0x164>)
 800e416:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e418:	4b48      	ldr	r3, [pc, #288]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e41a:	2200      	movs	r2, #0
 800e41c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 800e41e:	4b47      	ldr	r3, [pc, #284]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e420:	2204      	movs	r2, #4
 800e422:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800e424:	4b45      	ldr	r3, [pc, #276]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e426:	2201      	movs	r2, #1
 800e428:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e42a:	4b44      	ldr	r3, [pc, #272]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e42c:	2201      	movs	r2, #1
 800e42e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800e430:	4842      	ldr	r0, [pc, #264]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e432:	f7f2 fdae 	bl	8000f92 <HAL_ADC_Init>
 800e436:	4603      	mov	r3, r0
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d004      	beq.n	800e446 <MX_ADC2_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e43c:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
 800e440:	4841      	ldr	r0, [pc, #260]	; (800e548 <MX_ADC2_Init+0x168>)
 800e442:	f000 ff7d 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 800e446:	2304      	movs	r3, #4
 800e448:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e44a:	2301      	movs	r3, #1
 800e44c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800e44e:	2307      	movs	r3, #7
 800e450:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e452:	463b      	mov	r3, r7
 800e454:	4619      	mov	r1, r3
 800e456:	4839      	ldr	r0, [pc, #228]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e458:	f7f3 f810 	bl	800147c <HAL_ADC_ConfigChannel>
 800e45c:	4603      	mov	r3, r0
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d004      	beq.n	800e46c <MX_ADC2_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e462:	f240 2106 	movw	r1, #518	; 0x206
 800e466:	4838      	ldr	r0, [pc, #224]	; (800e548 <MX_ADC2_Init+0x168>)
 800e468:	f000 ff6a 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Rank = 2;
 800e46c:	2302      	movs	r3, #2
 800e46e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800e470:	2300      	movs	r3, #0
 800e472:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e474:	463b      	mov	r3, r7
 800e476:	4619      	mov	r1, r3
 800e478:	4830      	ldr	r0, [pc, #192]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e47a:	f7f2 ffff 	bl	800147c <HAL_ADC_ConfigChannel>
 800e47e:	4603      	mov	r3, r0
 800e480:	2b00      	cmp	r3, #0
 800e482:	d004      	beq.n	800e48e <MX_ADC2_Init+0xae>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e484:	f240 210f 	movw	r1, #527	; 0x20f
 800e488:	482f      	ldr	r0, [pc, #188]	; (800e548 <MX_ADC2_Init+0x168>)
 800e48a:	f000 ff59 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Rank = 3;
 800e48e:	2303      	movs	r3, #3
 800e490:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e492:	463b      	mov	r3, r7
 800e494:	4619      	mov	r1, r3
 800e496:	4829      	ldr	r0, [pc, #164]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e498:	f7f2 fff0 	bl	800147c <HAL_ADC_ConfigChannel>
 800e49c:	4603      	mov	r3, r0
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d004      	beq.n	800e4ac <MX_ADC2_Init+0xcc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e4a2:	f240 2117 	movw	r1, #535	; 0x217
 800e4a6:	4828      	ldr	r0, [pc, #160]	; (800e548 <MX_ADC2_Init+0x168>)
 800e4a8:	f000 ff4a 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Rank = 4;
 800e4ac:	2304      	movs	r3, #4
 800e4ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e4b0:	463b      	mov	r3, r7
 800e4b2:	4619      	mov	r1, r3
 800e4b4:	4821      	ldr	r0, [pc, #132]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e4b6:	f7f2 ffe1 	bl	800147c <HAL_ADC_ConfigChannel>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d004      	beq.n	800e4ca <MX_ADC2_Init+0xea>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e4c0:	f240 211f 	movw	r1, #543	; 0x21f
 800e4c4:	4820      	ldr	r0, [pc, #128]	; (800e548 <MX_ADC2_Init+0x168>)
 800e4c6:	f000 ff3b 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_6;
 800e4ca:	2306      	movs	r3, #6
 800e4cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800e4ce:	2302      	movs	r3, #2
 800e4d0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800e4d2:	2307      	movs	r3, #7
 800e4d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e4d6:	463b      	mov	r3, r7
 800e4d8:	4619      	mov	r1, r3
 800e4da:	4818      	ldr	r0, [pc, #96]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e4dc:	f7f2 ffce 	bl	800147c <HAL_ADC_ConfigChannel>
 800e4e0:	4603      	mov	r3, r0
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d004      	beq.n	800e4f0 <MX_ADC2_Init+0x110>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e4e6:	f240 2129 	movw	r1, #553	; 0x229
 800e4ea:	4817      	ldr	r0, [pc, #92]	; (800e548 <MX_ADC2_Init+0x168>)
 800e4ec:	f000 ff28 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 800e4f0:	2307      	movs	r3, #7
 800e4f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800e4f4:	2303      	movs	r3, #3
 800e4f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e4f8:	463b      	mov	r3, r7
 800e4fa:	4619      	mov	r1, r3
 800e4fc:	480f      	ldr	r0, [pc, #60]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e4fe:	f7f2 ffbd 	bl	800147c <HAL_ADC_ConfigChannel>
 800e502:	4603      	mov	r3, r0
 800e504:	2b00      	cmp	r3, #0
 800e506:	d004      	beq.n	800e512 <MX_ADC2_Init+0x132>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e508:	f240 2132 	movw	r1, #562	; 0x232
 800e50c:	480e      	ldr	r0, [pc, #56]	; (800e548 <MX_ADC2_Init+0x168>)
 800e50e:	f000 ff17 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 800e512:	230e      	movs	r3, #14
 800e514:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800e516:	2304      	movs	r3, #4
 800e518:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e51a:	463b      	mov	r3, r7
 800e51c:	4619      	mov	r1, r3
 800e51e:	4807      	ldr	r0, [pc, #28]	; (800e53c <MX_ADC2_Init+0x15c>)
 800e520:	f7f2 ffac 	bl	800147c <HAL_ADC_ConfigChannel>
 800e524:	4603      	mov	r3, r0
 800e526:	2b00      	cmp	r3, #0
 800e528:	d004      	beq.n	800e534 <MX_ADC2_Init+0x154>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e52a:	f240 213b 	movw	r1, #571	; 0x23b
 800e52e:	4806      	ldr	r0, [pc, #24]	; (800e548 <MX_ADC2_Init+0x168>)
 800e530:	f000 ff06 	bl	800f340 <_Error_Handler>
  }

}
 800e534:	bf00      	nop
 800e536:	3710      	adds	r7, #16
 800e538:	46bd      	mov	sp, r7
 800e53a:	bd80      	pop	{r7, pc}
 800e53c:	20019394 	.word	0x20019394
 800e540:	40012100 	.word	0x40012100
 800e544:	0f000001 	.word	0x0f000001
 800e548:	08013d9c 	.word	0x08013d9c

0800e54c <MX_ADC3_Init>:

/* ADC3 init function */
static void MX_ADC3_Init(void)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b084      	sub	sp, #16
 800e550:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc3.Instance = ADC3;
 800e552:	4b23      	ldr	r3, [pc, #140]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e554:	4a23      	ldr	r2, [pc, #140]	; (800e5e4 <MX_ADC3_Init+0x98>)
 800e556:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800e558:	4b21      	ldr	r3, [pc, #132]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e55a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800e55e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800e560:	4b1f      	ldr	r3, [pc, #124]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e562:	2200      	movs	r2, #0
 800e564:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 800e566:	4b1e      	ldr	r3, [pc, #120]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e568:	2201      	movs	r2, #1
 800e56a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800e56c:	4b1c      	ldr	r3, [pc, #112]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e56e:	2200      	movs	r2, #0
 800e570:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800e572:	4b1b      	ldr	r3, [pc, #108]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e574:	2200      	movs	r2, #0
 800e576:	621a      	str	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e578:	4b19      	ldr	r3, [pc, #100]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e57a:	2200      	movs	r2, #0
 800e57c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800e57e:	4b18      	ldr	r3, [pc, #96]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e580:	4a19      	ldr	r2, [pc, #100]	; (800e5e8 <MX_ADC3_Init+0x9c>)
 800e582:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e584:	4b16      	ldr	r3, [pc, #88]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e586:	2200      	movs	r2, #0
 800e588:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800e58a:	4b15      	ldr	r3, [pc, #84]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e58c:	2201      	movs	r2, #1
 800e58e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800e590:	4b13      	ldr	r3, [pc, #76]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e592:	2201      	movs	r2, #1
 800e594:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e596:	4b12      	ldr	r3, [pc, #72]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e598:	2201      	movs	r2, #1
 800e59a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800e59c:	4810      	ldr	r0, [pc, #64]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e59e:	f7f2 fcf8 	bl	8000f92 <HAL_ADC_Init>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d004      	beq.n	800e5b2 <MX_ADC3_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e5a8:	f240 2156 	movw	r1, #598	; 0x256
 800e5ac:	480f      	ldr	r0, [pc, #60]	; (800e5ec <MX_ADC3_Init+0xa0>)
 800e5ae:	f000 fec7 	bl	800f340 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 800e5b2:	230d      	movs	r3, #13
 800e5b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800e5ba:	2307      	movs	r3, #7
 800e5bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800e5be:	463b      	mov	r3, r7
 800e5c0:	4619      	mov	r1, r3
 800e5c2:	4807      	ldr	r0, [pc, #28]	; (800e5e0 <MX_ADC3_Init+0x94>)
 800e5c4:	f7f2 ff5a 	bl	800147c <HAL_ADC_ConfigChannel>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d004      	beq.n	800e5d8 <MX_ADC3_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e5ce:	f44f 7118 	mov.w	r1, #608	; 0x260
 800e5d2:	4806      	ldr	r0, [pc, #24]	; (800e5ec <MX_ADC3_Init+0xa0>)
 800e5d4:	f000 feb4 	bl	800f340 <_Error_Handler>
  }

}
 800e5d8:	bf00      	nop
 800e5da:	3710      	adds	r7, #16
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	bd80      	pop	{r7, pc}
 800e5e0:	20019748 	.word	0x20019748
 800e5e4:	40012200 	.word	0x40012200
 800e5e8:	0f000001 	.word	0x0f000001
 800e5ec:	08013d9c 	.word	0x08013d9c

0800e5f0 <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800e5f4:	4b14      	ldr	r3, [pc, #80]	; (800e648 <MX_I2C1_Init+0x58>)
 800e5f6:	4a15      	ldr	r2, [pc, #84]	; (800e64c <MX_I2C1_Init+0x5c>)
 800e5f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800e5fa:	4b13      	ldr	r3, [pc, #76]	; (800e648 <MX_I2C1_Init+0x58>)
 800e5fc:	4a14      	ldr	r2, [pc, #80]	; (800e650 <MX_I2C1_Init+0x60>)
 800e5fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800e600:	4b11      	ldr	r3, [pc, #68]	; (800e648 <MX_I2C1_Init+0x58>)
 800e602:	2200      	movs	r2, #0
 800e604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800e606:	4b10      	ldr	r3, [pc, #64]	; (800e648 <MX_I2C1_Init+0x58>)
 800e608:	2200      	movs	r2, #0
 800e60a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800e60c:	4b0e      	ldr	r3, [pc, #56]	; (800e648 <MX_I2C1_Init+0x58>)
 800e60e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e612:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800e614:	4b0c      	ldr	r3, [pc, #48]	; (800e648 <MX_I2C1_Init+0x58>)
 800e616:	2200      	movs	r2, #0
 800e618:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800e61a:	4b0b      	ldr	r3, [pc, #44]	; (800e648 <MX_I2C1_Init+0x58>)
 800e61c:	2200      	movs	r2, #0
 800e61e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800e620:	4b09      	ldr	r3, [pc, #36]	; (800e648 <MX_I2C1_Init+0x58>)
 800e622:	2200      	movs	r2, #0
 800e624:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800e626:	4b08      	ldr	r3, [pc, #32]	; (800e648 <MX_I2C1_Init+0x58>)
 800e628:	2200      	movs	r2, #0
 800e62a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800e62c:	4806      	ldr	r0, [pc, #24]	; (800e648 <MX_I2C1_Init+0x58>)
 800e62e:	f7f4 f877 	bl	8002720 <HAL_I2C_Init>
 800e632:	4603      	mov	r3, r0
 800e634:	2b00      	cmp	r3, #0
 800e636:	d004      	beq.n	800e642 <MX_I2C1_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e638:	f44f 711d 	mov.w	r1, #628	; 0x274
 800e63c:	4805      	ldr	r0, [pc, #20]	; (800e654 <MX_I2C1_Init+0x64>)
 800e63e:	f000 fe7f 	bl	800f340 <_Error_Handler>
  }

}
 800e642:	bf00      	nop
 800e644:	bd80      	pop	{r7, pc}
 800e646:	bf00      	nop
 800e648:	20019448 	.word	0x20019448
 800e64c:	40005400 	.word	0x40005400
 800e650:	000186a0 	.word	0x000186a0
 800e654:	08013d9c 	.word	0x08013d9c

0800e658 <MX_SPI2_Init>:

/* SPI2 init function */
static void MX_SPI2_Init(void)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	af00      	add	r7, sp, #0

  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800e65c:	4b19      	ldr	r3, [pc, #100]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e65e:	4a1a      	ldr	r2, [pc, #104]	; (800e6c8 <MX_SPI2_Init+0x70>)
 800e660:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800e662:	4b18      	ldr	r3, [pc, #96]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e664:	f44f 7282 	mov.w	r2, #260	; 0x104
 800e668:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800e66a:	4b16      	ldr	r3, [pc, #88]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e66c:	2200      	movs	r2, #0
 800e66e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800e670:	4b14      	ldr	r3, [pc, #80]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e672:	2200      	movs	r2, #0
 800e674:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800e676:	4b13      	ldr	r3, [pc, #76]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e678:	2200      	movs	r2, #0
 800e67a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800e67c:	4b11      	ldr	r3, [pc, #68]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e67e:	2200      	movs	r2, #0
 800e680:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800e682:	4b10      	ldr	r3, [pc, #64]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e684:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e688:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800e68a:	4b0e      	ldr	r3, [pc, #56]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e68c:	2238      	movs	r2, #56	; 0x38
 800e68e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800e690:	4b0c      	ldr	r3, [pc, #48]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e692:	2200      	movs	r2, #0
 800e694:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800e696:	4b0b      	ldr	r3, [pc, #44]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e698:	2200      	movs	r2, #0
 800e69a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e69c:	4b09      	ldr	r3, [pc, #36]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e69e:	2200      	movs	r2, #0
 800e6a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800e6a2:	4b08      	ldr	r3, [pc, #32]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e6a4:	220a      	movs	r2, #10
 800e6a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800e6a8:	4806      	ldr	r0, [pc, #24]	; (800e6c4 <MX_SPI2_Init+0x6c>)
 800e6aa:	f7f6 fee1 	bl	8005470 <HAL_SPI_Init>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d004      	beq.n	800e6be <MX_SPI2_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e6b4:	f44f 7123 	mov.w	r1, #652	; 0x28c
 800e6b8:	4804      	ldr	r0, [pc, #16]	; (800e6cc <MX_SPI2_Init+0x74>)
 800e6ba:	f000 fe41 	bl	800f340 <_Error_Handler>
  }

}
 800e6be:	bf00      	nop
 800e6c0:	bd80      	pop	{r7, pc}
 800e6c2:	bf00      	nop
 800e6c4:	20019330 	.word	0x20019330
 800e6c8:	40003800 	.word	0x40003800
 800e6cc:	08013d9c 	.word	0x08013d9c

0800e6d0 <MX_SPI3_Init>:

/* SPI3 init function */
static void MX_SPI3_Init(void)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	af00      	add	r7, sp, #0

  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800e6d4:	4b19      	ldr	r3, [pc, #100]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e6d6:	4a1a      	ldr	r2, [pc, #104]	; (800e740 <MX_SPI3_Init+0x70>)
 800e6d8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800e6da:	4b18      	ldr	r3, [pc, #96]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e6dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 800e6e0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800e6e2:	4b16      	ldr	r3, [pc, #88]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e6e4:	2200      	movs	r2, #0
 800e6e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800e6e8:	4b14      	ldr	r3, [pc, #80]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800e6ee:	4b13      	ldr	r3, [pc, #76]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800e6f4:	4b11      	ldr	r3, [pc, #68]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800e6fa:	4b10      	ldr	r3, [pc, #64]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e6fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e700:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800e702:	4b0e      	ldr	r3, [pc, #56]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e704:	2238      	movs	r2, #56	; 0x38
 800e706:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800e708:	4b0c      	ldr	r3, [pc, #48]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e70a:	2200      	movs	r2, #0
 800e70c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800e70e:	4b0b      	ldr	r3, [pc, #44]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e710:	2200      	movs	r2, #0
 800e712:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e714:	4b09      	ldr	r3, [pc, #36]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e716:	2200      	movs	r2, #0
 800e718:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800e71a:	4b08      	ldr	r3, [pc, #32]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e71c:	220a      	movs	r2, #10
 800e71e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800e720:	4806      	ldr	r0, [pc, #24]	; (800e73c <MX_SPI3_Init+0x6c>)
 800e722:	f7f6 fea5 	bl	8005470 <HAL_SPI_Init>
 800e726:	4603      	mov	r3, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d004      	beq.n	800e736 <MX_SPI3_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e72c:	f44f 7129 	mov.w	r1, #676	; 0x2a4
 800e730:	4804      	ldr	r0, [pc, #16]	; (800e744 <MX_SPI3_Init+0x74>)
 800e732:	f000 fe05 	bl	800f340 <_Error_Handler>
  }

}
 800e736:	bf00      	nop
 800e738:	bd80      	pop	{r7, pc}
 800e73a:	bf00      	nop
 800e73c:	200195dc 	.word	0x200195dc
 800e740:	40003c00 	.word	0x40003c00
 800e744:	08013d9c 	.word	0x08013d9c

0800e748 <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b094      	sub	sp, #80	; 0x50
 800e74c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 800e74e:	4b4e      	ldr	r3, [pc, #312]	; (800e888 <MX_TIM1_Init+0x140>)
 800e750:	4a4e      	ldr	r2, [pc, #312]	; (800e88c <MX_TIM1_Init+0x144>)
 800e752:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 60;
 800e754:	4b4c      	ldr	r3, [pc, #304]	; (800e888 <MX_TIM1_Init+0x140>)
 800e756:	223c      	movs	r2, #60	; 0x3c
 800e758:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800e75a:	4b4b      	ldr	r3, [pc, #300]	; (800e888 <MX_TIM1_Init+0x140>)
 800e75c:	2210      	movs	r2, #16
 800e75e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 800e760:	4b49      	ldr	r3, [pc, #292]	; (800e888 <MX_TIM1_Init+0x140>)
 800e762:	f64e 2260 	movw	r2, #60000	; 0xea60
 800e766:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e768:	4b47      	ldr	r3, [pc, #284]	; (800e888 <MX_TIM1_Init+0x140>)
 800e76a:	2200      	movs	r2, #0
 800e76c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800e76e:	4b46      	ldr	r3, [pc, #280]	; (800e888 <MX_TIM1_Init+0x140>)
 800e770:	2200      	movs	r2, #0
 800e772:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800e774:	4844      	ldr	r0, [pc, #272]	; (800e888 <MX_TIM1_Init+0x140>)
 800e776:	f7f7 fa21 	bl	8005bbc <HAL_TIM_Base_Init>
 800e77a:	4603      	mov	r3, r0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d004      	beq.n	800e78a <MX_TIM1_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e780:	f240 21ba 	movw	r1, #698	; 0x2ba
 800e784:	4842      	ldr	r0, [pc, #264]	; (800e890 <MX_TIM1_Init+0x148>)
 800e786:	f000 fddb 	bl	800f340 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e78a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e78e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800e790:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e794:	4619      	mov	r1, r3
 800e796:	483c      	ldr	r0, [pc, #240]	; (800e888 <MX_TIM1_Init+0x140>)
 800e798:	f7f7 feb2 	bl	8006500 <HAL_TIM_ConfigClockSource>
 800e79c:	4603      	mov	r3, r0
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d004      	beq.n	800e7ac <MX_TIM1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e7a2:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800e7a6:	483a      	ldr	r0, [pc, #232]	; (800e890 <MX_TIM1_Init+0x148>)
 800e7a8:	f000 fdca 	bl	800f340 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800e7ac:	4836      	ldr	r0, [pc, #216]	; (800e888 <MX_TIM1_Init+0x140>)
 800e7ae:	f7f7 fa4b 	bl	8005c48 <HAL_TIM_PWM_Init>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d004      	beq.n	800e7c2 <MX_TIM1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e7b8:	f240 21c5 	movw	r1, #709	; 0x2c5
 800e7bc:	4834      	ldr	r0, [pc, #208]	; (800e890 <MX_TIM1_Init+0x148>)
 800e7be:	f000 fdbf 	bl	800f340 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800e7ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800e7ce:	4619      	mov	r1, r3
 800e7d0:	482d      	ldr	r0, [pc, #180]	; (800e888 <MX_TIM1_Init+0x140>)
 800e7d2:	f7f8 fd19 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d004      	beq.n	800e7e6 <MX_TIM1_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e7dc:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 800e7e0:	482b      	ldr	r0, [pc, #172]	; (800e890 <MX_TIM1_Init+0x148>)
 800e7e2:	f000 fdad 	bl	800f340 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e7e6:	2360      	movs	r3, #96	; 0x60
 800e7e8:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 4180;
 800e7ea:	f241 0354 	movw	r3, #4180	; 0x1054
 800e7ee:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e800:	2300      	movs	r3, #0
 800e802:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e804:	f107 031c 	add.w	r3, r7, #28
 800e808:	2200      	movs	r2, #0
 800e80a:	4619      	mov	r1, r3
 800e80c:	481e      	ldr	r0, [pc, #120]	; (800e888 <MX_TIM1_Init+0x140>)
 800e80e:	f7f7 fdb1 	bl	8006374 <HAL_TIM_PWM_ConfigChannel>
 800e812:	4603      	mov	r3, r0
 800e814:	2b00      	cmp	r3, #0
 800e816:	d004      	beq.n	800e822 <MX_TIM1_Init+0xda>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e818:	f44f 7136 	mov.w	r1, #728	; 0x2d8
 800e81c:	481c      	ldr	r0, [pc, #112]	; (800e890 <MX_TIM1_Init+0x148>)
 800e81e:	f000 fd8f 	bl	800f340 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800e822:	f107 031c 	add.w	r3, r7, #28
 800e826:	220c      	movs	r2, #12
 800e828:	4619      	mov	r1, r3
 800e82a:	4817      	ldr	r0, [pc, #92]	; (800e888 <MX_TIM1_Init+0x140>)
 800e82c:	f7f7 fda2 	bl	8006374 <HAL_TIM_PWM_ConfigChannel>
 800e830:	4603      	mov	r3, r0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d004      	beq.n	800e840 <MX_TIM1_Init+0xf8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e836:	f240 21dd 	movw	r1, #733	; 0x2dd
 800e83a:	4815      	ldr	r0, [pc, #84]	; (800e890 <MX_TIM1_Init+0x148>)
 800e83c:	f000 fd80 	bl	800f340 <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e840:	2300      	movs	r3, #0
 800e842:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e844:	2300      	movs	r3, #0
 800e846:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e848:	2300      	movs	r3, #0
 800e84a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e84c:	2300      	movs	r3, #0
 800e84e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e850:	2300      	movs	r3, #0
 800e852:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e854:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e858:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e85a:	2300      	movs	r3, #0
 800e85c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800e85e:	463b      	mov	r3, r7
 800e860:	4619      	mov	r1, r3
 800e862:	4809      	ldr	r0, [pc, #36]	; (800e888 <MX_TIM1_Init+0x140>)
 800e864:	f7f8 fd15 	bl	8007292 <HAL_TIMEx_ConfigBreakDeadTime>
 800e868:	4603      	mov	r3, r0
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d004      	beq.n	800e878 <MX_TIM1_Init+0x130>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e86e:	f240 21e9 	movw	r1, #745	; 0x2e9
 800e872:	4807      	ldr	r0, [pc, #28]	; (800e890 <MX_TIM1_Init+0x148>)
 800e874:	f000 fd64 	bl	800f340 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800e878:	4803      	ldr	r0, [pc, #12]	; (800e888 <MX_TIM1_Init+0x140>)
 800e87a:	f002 ff57 	bl	801172c <HAL_TIM_MspPostInit>

}
 800e87e:	bf00      	nop
 800e880:	3750      	adds	r7, #80	; 0x50
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}
 800e886:	bf00      	nop
 800e888:	20019964 	.word	0x20019964
 800e88c:	40010000 	.word	0x40010000
 800e890:	08013d9c 	.word	0x08013d9c

0800e894 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b08c      	sub	sp, #48	; 0x30
 800e898:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 800e89a:	4b23      	ldr	r3, [pc, #140]	; (800e928 <MX_TIM2_Init+0x94>)
 800e89c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e8a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800e8a2:	4b21      	ldr	r3, [pc, #132]	; (800e928 <MX_TIM2_Init+0x94>)
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e8a8:	4b1f      	ldr	r3, [pc, #124]	; (800e928 <MX_TIM2_Init+0x94>)
 800e8aa:	2200      	movs	r2, #0
 800e8ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800e8ae:	4b1e      	ldr	r3, [pc, #120]	; (800e928 <MX_TIM2_Init+0x94>)
 800e8b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e8b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e8b6:	4b1c      	ldr	r3, [pc, #112]	; (800e928 <MX_TIM2_Init+0x94>)
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	611a      	str	r2, [r3, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800e8bc:	2303      	movs	r3, #3
 800e8be:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800e8c0:	2302      	movs	r3, #2
 800e8c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800e8d4:	2301      	movs	r3, #1
 800e8d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800e8dc:	2300      	movs	r3, #0
 800e8de:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800e8e0:	f107 030c 	add.w	r3, r7, #12
 800e8e4:	4619      	mov	r1, r3
 800e8e6:	4810      	ldr	r0, [pc, #64]	; (800e928 <MX_TIM2_Init+0x94>)
 800e8e8:	f7f7 fab2 	bl	8005e50 <HAL_TIM_Encoder_Init>
 800e8ec:	4603      	mov	r3, r0
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d004      	beq.n	800e8fc <MX_TIM2_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e8f2:	f240 3107 	movw	r1, #775	; 0x307
 800e8f6:	480d      	ldr	r0, [pc, #52]	; (800e92c <MX_TIM2_Init+0x98>)
 800e8f8:	f000 fd22 	bl	800f340 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e900:	2300      	movs	r3, #0
 800e902:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800e904:	1d3b      	adds	r3, r7, #4
 800e906:	4619      	mov	r1, r3
 800e908:	4807      	ldr	r0, [pc, #28]	; (800e928 <MX_TIM2_Init+0x94>)
 800e90a:	f7f8 fc7d 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d004      	beq.n	800e91e <MX_TIM2_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e914:	f240 310e 	movw	r1, #782	; 0x30e
 800e918:	4804      	ldr	r0, [pc, #16]	; (800e92c <MX_TIM2_Init+0x98>)
 800e91a:	f000 fd11 	bl	800f340 <_Error_Handler>
  }

}
 800e91e:	bf00      	nop
 800e920:	3730      	adds	r7, #48	; 0x30
 800e922:	46bd      	mov	sp, r7
 800e924:	bd80      	pop	{r7, pc}
 800e926:	bf00      	nop
 800e928:	20019a4c 	.word	0x20019a4c
 800e92c:	08013d9c 	.word	0x08013d9c

0800e930 <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b08e      	sub	sp, #56	; 0x38
 800e934:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_IC_InitTypeDef sConfigIC;

  htim3.Instance = TIM3;
 800e936:	4b3e      	ldr	r3, [pc, #248]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e938:	4a3e      	ldr	r2, [pc, #248]	; (800ea34 <MX_TIM3_Init+0x104>)
 800e93a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800e93c:	4b3c      	ldr	r3, [pc, #240]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e93e:	2200      	movs	r2, #0
 800e940:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800e942:	4b3b      	ldr	r3, [pc, #236]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e944:	2220      	movs	r2, #32
 800e946:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4500;
 800e948:	4b39      	ldr	r3, [pc, #228]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e94a:	f241 1294 	movw	r2, #4500	; 0x1194
 800e94e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e950:	4b37      	ldr	r3, [pc, #220]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e952:	2200      	movs	r2, #0
 800e954:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800e956:	4836      	ldr	r0, [pc, #216]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e958:	f7f7 f976 	bl	8005c48 <HAL_TIM_PWM_Init>
 800e95c:	4603      	mov	r3, r0
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d004      	beq.n	800e96c <MX_TIM3_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e962:	f240 3122 	movw	r1, #802	; 0x322
 800e966:	4834      	ldr	r0, [pc, #208]	; (800ea38 <MX_TIM3_Init+0x108>)
 800e968:	f000 fcea 	bl	800f340 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800e96c:	4830      	ldr	r0, [pc, #192]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e96e:	f7f7 f9cb 	bl	8005d08 <HAL_TIM_IC_Init>
 800e972:	4603      	mov	r3, r0
 800e974:	2b00      	cmp	r3, #0
 800e976:	d004      	beq.n	800e982 <MX_TIM3_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e978:	f240 3127 	movw	r1, #807	; 0x327
 800e97c:	482e      	ldr	r0, [pc, #184]	; (800ea38 <MX_TIM3_Init+0x108>)
 800e97e:	f000 fcdf 	bl	800f340 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e982:	2300      	movs	r3, #0
 800e984:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e986:	2300      	movs	r3, #0
 800e988:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800e98a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e98e:	4619      	mov	r1, r3
 800e990:	4827      	ldr	r0, [pc, #156]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e992:	f7f8 fc39 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800e996:	4603      	mov	r3, r0
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d004      	beq.n	800e9a6 <MX_TIM3_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e99c:	f240 312e 	movw	r1, #814	; 0x32e
 800e9a0:	4825      	ldr	r0, [pc, #148]	; (800ea38 <MX_TIM3_Init+0x108>)
 800e9a2:	f000 fccd 	bl	800f340 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e9a6:	2360      	movs	r3, #96	; 0x60
 800e9a8:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 2250;
 800e9aa:	f640 03ca 	movw	r3, #2250	; 0x8ca
 800e9ae:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e9b8:	f107 0314 	add.w	r3, r7, #20
 800e9bc:	2200      	movs	r2, #0
 800e9be:	4619      	mov	r1, r3
 800e9c0:	481b      	ldr	r0, [pc, #108]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e9c2:	f7f7 fcd7 	bl	8006374 <HAL_TIM_PWM_ConfigChannel>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d004      	beq.n	800e9d6 <MX_TIM3_Init+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e9cc:	f240 3137 	movw	r1, #823	; 0x337
 800e9d0:	4819      	ldr	r0, [pc, #100]	; (800ea38 <MX_TIM3_Init+0x108>)
 800e9d2:	f000 fcb5 	bl	800f340 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e9d6:	f107 0314 	add.w	r3, r7, #20
 800e9da:	2204      	movs	r2, #4
 800e9dc:	4619      	mov	r1, r3
 800e9de:	4814      	ldr	r0, [pc, #80]	; (800ea30 <MX_TIM3_Init+0x100>)
 800e9e0:	f7f7 fcc8 	bl	8006374 <HAL_TIM_PWM_ConfigChannel>
 800e9e4:	4603      	mov	r3, r0
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d004      	beq.n	800e9f4 <MX_TIM3_Init+0xc4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e9ea:	f44f 714f 	mov.w	r1, #828	; 0x33c
 800e9ee:	4812      	ldr	r0, [pc, #72]	; (800ea38 <MX_TIM3_Init+0x108>)
 800e9f0:	f000 fca6 	bl	800f340 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800ea00:	2300      	movs	r3, #0
 800ea02:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800ea04:	1d3b      	adds	r3, r7, #4
 800ea06:	2208      	movs	r2, #8
 800ea08:	4619      	mov	r1, r3
 800ea0a:	4809      	ldr	r0, [pc, #36]	; (800ea30 <MX_TIM3_Init+0x100>)
 800ea0c:	f7f7 fc15 	bl	800623a <HAL_TIM_IC_ConfigChannel>
 800ea10:	4603      	mov	r3, r0
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d004      	beq.n	800ea20 <MX_TIM3_Init+0xf0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ea16:	f240 3145 	movw	r1, #837	; 0x345
 800ea1a:	4807      	ldr	r0, [pc, #28]	; (800ea38 <MX_TIM3_Init+0x108>)
 800ea1c:	f000 fc90 	bl	800f340 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 800ea20:	4803      	ldr	r0, [pc, #12]	; (800ea30 <MX_TIM3_Init+0x100>)
 800ea22:	f002 fe83 	bl	801172c <HAL_TIM_MspPostInit>

}
 800ea26:	bf00      	nop
 800ea28:	3738      	adds	r7, #56	; 0x38
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bd80      	pop	{r7, pc}
 800ea2e:	bf00      	nop
 800ea30:	200195a0 	.word	0x200195a0
 800ea34:	40000400 	.word	0x40000400
 800ea38:	08013d9c 	.word	0x08013d9c

0800ea3c <MX_TIM7_Init>:

/* TIM7 init function */
static void MX_TIM7_Init(void)
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b082      	sub	sp, #8
 800ea40:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 800ea42:	4b16      	ldr	r3, [pc, #88]	; (800ea9c <MX_TIM7_Init+0x60>)
 800ea44:	4a16      	ldr	r2, [pc, #88]	; (800eaa0 <MX_TIM7_Init+0x64>)
 800ea46:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800ea48:	4b14      	ldr	r3, [pc, #80]	; (800ea9c <MX_TIM7_Init+0x60>)
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ea4e:	4b13      	ldr	r3, [pc, #76]	; (800ea9c <MX_TIM7_Init+0x60>)
 800ea50:	2200      	movs	r2, #0
 800ea52:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 0;
 800ea54:	4b11      	ldr	r3, [pc, #68]	; (800ea9c <MX_TIM7_Init+0x60>)
 800ea56:	2200      	movs	r2, #0
 800ea58:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800ea5a:	4810      	ldr	r0, [pc, #64]	; (800ea9c <MX_TIM7_Init+0x60>)
 800ea5c:	f7f7 f8ae 	bl	8005bbc <HAL_TIM_Base_Init>
 800ea60:	4603      	mov	r3, r0
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d004      	beq.n	800ea70 <MX_TIM7_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ea66:	f44f 7156 	mov.w	r1, #856	; 0x358
 800ea6a:	480e      	ldr	r0, [pc, #56]	; (800eaa4 <MX_TIM7_Init+0x68>)
 800ea6c:	f000 fc68 	bl	800f340 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ea70:	2300      	movs	r3, #0
 800ea72:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ea74:	2300      	movs	r3, #0
 800ea76:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800ea78:	463b      	mov	r3, r7
 800ea7a:	4619      	mov	r1, r3
 800ea7c:	4807      	ldr	r0, [pc, #28]	; (800ea9c <MX_TIM7_Init+0x60>)
 800ea7e:	f7f8 fbc3 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800ea82:	4603      	mov	r3, r0
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d004      	beq.n	800ea92 <MX_TIM7_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ea88:	f240 315f 	movw	r1, #863	; 0x35f
 800ea8c:	4805      	ldr	r0, [pc, #20]	; (800eaa4 <MX_TIM7_Init+0x68>)
 800ea8e:	f000 fc57 	bl	800f340 <_Error_Handler>
  }

}
 800ea92:	bf00      	nop
 800ea94:	3708      	adds	r7, #8
 800ea96:	46bd      	mov	sp, r7
 800ea98:	bd80      	pop	{r7, pc}
 800ea9a:	bf00      	nop
 800ea9c:	20019b80 	.word	0x20019b80
 800eaa0:	40001400 	.word	0x40001400
 800eaa4:	08013d9c 	.word	0x08013d9c

0800eaa8 <MX_TIM10_Init>:

/* TIM10 init function */
static void MX_TIM10_Init(void)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	af00      	add	r7, sp, #0

  htim10.Instance = TIM10;
 800eaac:	4b0d      	ldr	r3, [pc, #52]	; (800eae4 <MX_TIM10_Init+0x3c>)
 800eaae:	4a0e      	ldr	r2, [pc, #56]	; (800eae8 <MX_TIM10_Init+0x40>)
 800eab0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800eab2:	4b0c      	ldr	r3, [pc, #48]	; (800eae4 <MX_TIM10_Init+0x3c>)
 800eab4:	2200      	movs	r2, #0
 800eab6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800eab8:	4b0a      	ldr	r3, [pc, #40]	; (800eae4 <MX_TIM10_Init+0x3c>)
 800eaba:	2200      	movs	r2, #0
 800eabc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 0;
 800eabe:	4b09      	ldr	r3, [pc, #36]	; (800eae4 <MX_TIM10_Init+0x3c>)
 800eac0:	2200      	movs	r2, #0
 800eac2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800eac4:	4b07      	ldr	r3, [pc, #28]	; (800eae4 <MX_TIM10_Init+0x3c>)
 800eac6:	2200      	movs	r2, #0
 800eac8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800eaca:	4806      	ldr	r0, [pc, #24]	; (800eae4 <MX_TIM10_Init+0x3c>)
 800eacc:	f7f7 f876 	bl	8005bbc <HAL_TIM_Base_Init>
 800ead0:	4603      	mov	r3, r0
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d004      	beq.n	800eae0 <MX_TIM10_Init+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ead6:	f240 316f 	movw	r1, #879	; 0x36f
 800eada:	4804      	ldr	r0, [pc, #16]	; (800eaec <MX_TIM10_Init+0x44>)
 800eadc:	f000 fc30 	bl	800f340 <_Error_Handler>
  }

}
 800eae0:	bf00      	nop
 800eae2:	bd80      	pop	{r7, pc}
 800eae4:	2001949c 	.word	0x2001949c
 800eae8:	40014400 	.word	0x40014400
 800eaec:	08013d9c 	.word	0x08013d9c

0800eaf0 <MX_TIM12_Init>:

/* TIM12 init function */
static void MX_TIM12_Init(void)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b08a      	sub	sp, #40	; 0x28
 800eaf4:	af00      	add	r7, sp, #0

  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim12.Instance = TIM12;
 800eaf6:	4b2f      	ldr	r3, [pc, #188]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eaf8:	4a2f      	ldr	r2, [pc, #188]	; (800ebb8 <MX_TIM12_Init+0xc8>)
 800eafa:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 100;
 800eafc:	4b2d      	ldr	r3, [pc, #180]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eafe:	2264      	movs	r2, #100	; 0x64
 800eb00:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800eb02:	4b2c      	ldr	r3, [pc, #176]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eb04:	2200      	movs	r2, #0
 800eb06:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800eb08:	4b2a      	ldr	r3, [pc, #168]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eb0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eb0e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800eb10:	4b28      	ldr	r3, [pc, #160]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eb12:	2200      	movs	r2, #0
 800eb14:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 800eb16:	4827      	ldr	r0, [pc, #156]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eb18:	f7f7 f8f6 	bl	8005d08 <HAL_TIM_IC_Init>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d004      	beq.n	800eb2c <MX_TIM12_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800eb22:	f240 3182 	movw	r1, #898	; 0x382
 800eb26:	4825      	ldr	r0, [pc, #148]	; (800ebbc <MX_TIM12_Init+0xcc>)
 800eb28:	f000 fc0a 	bl	800f340 <_Error_Handler>
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800eb2c:	2304      	movs	r3, #4
 800eb2e:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800eb30:	2350      	movs	r3, #80	; 0x50
 800eb32:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800eb34:	2300      	movs	r3, #0
 800eb36:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800eb38:	2300      	movs	r3, #0
 800eb3a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_SlaveConfigSynchronization(&htim12, &sSlaveConfig) != HAL_OK)
 800eb40:	f107 0314 	add.w	r3, r7, #20
 800eb44:	4619      	mov	r1, r3
 800eb46:	481b      	ldr	r0, [pc, #108]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eb48:	f7f7 fdb5 	bl	80066b6 <HAL_TIM_SlaveConfigSynchronization>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d004      	beq.n	800eb5c <MX_TIM12_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800eb52:	f44f 7163 	mov.w	r1, #908	; 0x38c
 800eb56:	4819      	ldr	r0, [pc, #100]	; (800ebbc <MX_TIM12_Init+0xcc>)
 800eb58:	f000 fbf2 	bl	800f340 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800eb5c:	2300      	movs	r3, #0
 800eb5e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800eb60:	2301      	movs	r3, #1
 800eb62:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800eb64:	2300      	movs	r3, #0
 800eb66:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800eb68:	2300      	movs	r3, #0
 800eb6a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800eb6c:	1d3b      	adds	r3, r7, #4
 800eb6e:	2200      	movs	r2, #0
 800eb70:	4619      	mov	r1, r3
 800eb72:	4810      	ldr	r0, [pc, #64]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eb74:	f7f7 fb61 	bl	800623a <HAL_TIM_IC_ConfigChannel>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d004      	beq.n	800eb88 <MX_TIM12_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 800eb7e:	f240 3195 	movw	r1, #917	; 0x395
 800eb82:	480e      	ldr	r0, [pc, #56]	; (800ebbc <MX_TIM12_Init+0xcc>)
 800eb84:	f000 fbdc 	bl	800f340 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800eb88:	2302      	movs	r3, #2
 800eb8a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800eb8c:	2302      	movs	r3, #2
 800eb8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800eb90:	1d3b      	adds	r3, r7, #4
 800eb92:	2204      	movs	r2, #4
 800eb94:	4619      	mov	r1, r3
 800eb96:	4807      	ldr	r0, [pc, #28]	; (800ebb4 <MX_TIM12_Init+0xc4>)
 800eb98:	f7f7 fb4f 	bl	800623a <HAL_TIM_IC_ConfigChannel>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d004      	beq.n	800ebac <MX_TIM12_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800eba2:	f44f 7167 	mov.w	r1, #924	; 0x39c
 800eba6:	4805      	ldr	r0, [pc, #20]	; (800ebbc <MX_TIM12_Init+0xcc>)
 800eba8:	f000 fbca 	bl	800f340 <_Error_Handler>
  }

}
 800ebac:	bf00      	nop
 800ebae:	3728      	adds	r7, #40	; 0x28
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	bd80      	pop	{r7, pc}
 800ebb4:	20019b34 	.word	0x20019b34
 800ebb8:	40001800 	.word	0x40001800
 800ebbc:	08013d9c 	.word	0x08013d9c

0800ebc0 <MX_UART4_Init>:

/* UART4 init function */
static void MX_UART4_Init(void)
{
 800ebc0:	b580      	push	{r7, lr}
 800ebc2:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800ebc4:	4b12      	ldr	r3, [pc, #72]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebc6:	4a13      	ldr	r2, [pc, #76]	; (800ec14 <MX_UART4_Init+0x54>)
 800ebc8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800ebca:	4b11      	ldr	r3, [pc, #68]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebcc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800ebd0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800ebd2:	4b0f      	ldr	r3, [pc, #60]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800ebd8:	4b0d      	ldr	r3, [pc, #52]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebda:	2200      	movs	r2, #0
 800ebdc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800ebde:	4b0c      	ldr	r3, [pc, #48]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800ebe4:	4b0a      	ldr	r3, [pc, #40]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebe6:	220c      	movs	r2, #12
 800ebe8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ebea:	4b09      	ldr	r3, [pc, #36]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebec:	2200      	movs	r2, #0
 800ebee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800ebf0:	4b07      	ldr	r3, [pc, #28]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800ebf6:	4806      	ldr	r0, [pc, #24]	; (800ec10 <MX_UART4_Init+0x50>)
 800ebf8:	f7f8 fbb8 	bl	800736c <HAL_UART_Init>
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d004      	beq.n	800ec0c <MX_UART4_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ec02:	f240 31af 	movw	r1, #943	; 0x3af
 800ec06:	4804      	ldr	r0, [pc, #16]	; (800ec18 <MX_UART4_Init+0x58>)
 800ec08:	f000 fb9a 	bl	800f340 <_Error_Handler>
  }

}
 800ec0c:	bf00      	nop
 800ec0e:	bd80      	pop	{r7, pc}
 800ec10:	20019a0c 	.word	0x20019a0c
 800ec14:	40004c00 	.word	0x40004c00
 800ec18:	08013d9c 	.word	0x08013d9c

0800ec1c <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800ec20:	4b12      	ldr	r3, [pc, #72]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec22:	4a13      	ldr	r2, [pc, #76]	; (800ec70 <MX_USART1_UART_Init+0x54>)
 800ec24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800ec26:	4b11      	ldr	r3, [pc, #68]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec28:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800ec2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800ec2e:	4b0f      	ldr	r3, [pc, #60]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec30:	2200      	movs	r2, #0
 800ec32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800ec34:	4b0d      	ldr	r3, [pc, #52]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec36:	2200      	movs	r2, #0
 800ec38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800ec3a:	4b0c      	ldr	r3, [pc, #48]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec3c:	2200      	movs	r2, #0
 800ec3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800ec40:	4b0a      	ldr	r3, [pc, #40]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec42:	220c      	movs	r2, #12
 800ec44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ec46:	4b09      	ldr	r3, [pc, #36]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec48:	2200      	movs	r2, #0
 800ec4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800ec4c:	4b07      	ldr	r3, [pc, #28]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec4e:	2200      	movs	r2, #0
 800ec50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800ec52:	4806      	ldr	r0, [pc, #24]	; (800ec6c <MX_USART1_UART_Init+0x50>)
 800ec54:	f7f8 fb8a 	bl	800736c <HAL_UART_Init>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d004      	beq.n	800ec68 <MX_USART1_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ec5e:	f240 31c2 	movw	r1, #962	; 0x3c2
 800ec62:	4804      	ldr	r0, [pc, #16]	; (800ec74 <MX_USART1_UART_Init+0x58>)
 800ec64:	f000 fb6c 	bl	800f340 <_Error_Handler>
  }

}
 800ec68:	bf00      	nop
 800ec6a:	bd80      	pop	{r7, pc}
 800ec6c:	200197f8 	.word	0x200197f8
 800ec70:	40011000 	.word	0x40011000
 800ec74:	08013d9c 	.word	0x08013d9c

0800ec78 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800ec7c:	4b12      	ldr	r3, [pc, #72]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ec7e:	4a13      	ldr	r2, [pc, #76]	; (800eccc <MX_USART2_UART_Init+0x54>)
 800ec80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800ec82:	4b11      	ldr	r3, [pc, #68]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ec84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800ec88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800ec8a:	4b0f      	ldr	r3, [pc, #60]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800ec90:	4b0d      	ldr	r3, [pc, #52]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ec92:	2200      	movs	r2, #0
 800ec94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800ec96:	4b0c      	ldr	r3, [pc, #48]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ec98:	2200      	movs	r2, #0
 800ec9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800ec9c:	4b0a      	ldr	r3, [pc, #40]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ec9e:	220c      	movs	r2, #12
 800eca0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800eca2:	4b09      	ldr	r3, [pc, #36]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800eca4:	2200      	movs	r2, #0
 800eca6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800eca8:	4b07      	ldr	r3, [pc, #28]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ecaa:	2200      	movs	r2, #0
 800ecac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800ecae:	4806      	ldr	r0, [pc, #24]	; (800ecc8 <MX_USART2_UART_Init+0x50>)
 800ecb0:	f7f8 fb5c 	bl	800736c <HAL_UART_Init>
 800ecb4:	4603      	mov	r3, r0
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d004      	beq.n	800ecc4 <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ecba:	f240 31d5 	movw	r1, #981	; 0x3d5
 800ecbe:	4804      	ldr	r0, [pc, #16]	; (800ecd0 <MX_USART2_UART_Init+0x58>)
 800ecc0:	f000 fb3e 	bl	800f340 <_Error_Handler>
  }

}
 800ecc4:	bf00      	nop
 800ecc6:	bd80      	pop	{r7, pc}
 800ecc8:	20019a88 	.word	0x20019a88
 800eccc:	40004400 	.word	0x40004400
 800ecd0:	08013d9c 	.word	0x08013d9c

0800ecd4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b082      	sub	sp, #8
 800ecd8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800ecda:	2300      	movs	r3, #0
 800ecdc:	607b      	str	r3, [r7, #4]
 800ecde:	4a43      	ldr	r2, [pc, #268]	; (800edec <MX_DMA_Init+0x118>)
 800ece0:	4b42      	ldr	r3, [pc, #264]	; (800edec <MX_DMA_Init+0x118>)
 800ece2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ece4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ece8:	6313      	str	r3, [r2, #48]	; 0x30
 800ecea:	4b40      	ldr	r3, [pc, #256]	; (800edec <MX_DMA_Init+0x118>)
 800ecec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ecf2:	607b      	str	r3, [r7, #4]
 800ecf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	603b      	str	r3, [r7, #0]
 800ecfa:	4a3c      	ldr	r2, [pc, #240]	; (800edec <MX_DMA_Init+0x118>)
 800ecfc:	4b3b      	ldr	r3, [pc, #236]	; (800edec <MX_DMA_Init+0x118>)
 800ecfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ed04:	6313      	str	r3, [r2, #48]	; 0x30
 800ed06:	4b39      	ldr	r3, [pc, #228]	; (800edec <MX_DMA_Init+0x118>)
 800ed08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ed0e:	603b      	str	r3, [r7, #0]
 800ed10:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800ed12:	2200      	movs	r2, #0
 800ed14:	2105      	movs	r1, #5
 800ed16:	200b      	movs	r0, #11
 800ed18:	f7f2 ff29 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800ed1c:	200b      	movs	r0, #11
 800ed1e:	f7f2 ff42 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800ed22:	2200      	movs	r2, #0
 800ed24:	2105      	movs	r1, #5
 800ed26:	200d      	movs	r0, #13
 800ed28:	f7f2 ff21 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800ed2c:	200d      	movs	r0, #13
 800ed2e:	f7f2 ff3a 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800ed32:	2200      	movs	r2, #0
 800ed34:	2105      	movs	r1, #5
 800ed36:	200e      	movs	r0, #14
 800ed38:	f7f2 ff19 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800ed3c:	200e      	movs	r0, #14
 800ed3e:	f7f2 ff32 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800ed42:	2200      	movs	r2, #0
 800ed44:	2105      	movs	r1, #5
 800ed46:	200f      	movs	r0, #15
 800ed48:	f7f2 ff11 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800ed4c:	200f      	movs	r0, #15
 800ed4e:	f7f2 ff2a 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800ed52:	2200      	movs	r2, #0
 800ed54:	2105      	movs	r1, #5
 800ed56:	2010      	movs	r0, #16
 800ed58:	f7f2 ff09 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800ed5c:	2010      	movs	r0, #16
 800ed5e:	f7f2 ff22 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800ed62:	2200      	movs	r2, #0
 800ed64:	2105      	movs	r1, #5
 800ed66:	2011      	movs	r0, #17
 800ed68:	f7f2 ff01 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800ed6c:	2011      	movs	r0, #17
 800ed6e:	f7f2 ff1a 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 800ed72:	2200      	movs	r2, #0
 800ed74:	2105      	movs	r1, #5
 800ed76:	202f      	movs	r0, #47	; 0x2f
 800ed78:	f7f2 fef9 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800ed7c:	202f      	movs	r0, #47	; 0x2f
 800ed7e:	f7f2 ff12 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800ed82:	2200      	movs	r2, #0
 800ed84:	2105      	movs	r1, #5
 800ed86:	2038      	movs	r0, #56	; 0x38
 800ed88:	f7f2 fef1 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800ed8c:	2038      	movs	r0, #56	; 0x38
 800ed8e:	f7f2 ff0a 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 800ed92:	2200      	movs	r2, #0
 800ed94:	2105      	movs	r1, #5
 800ed96:	2039      	movs	r0, #57	; 0x39
 800ed98:	f7f2 fee9 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800ed9c:	2039      	movs	r0, #57	; 0x39
 800ed9e:	f7f2 ff02 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800eda2:	2200      	movs	r2, #0
 800eda4:	2105      	movs	r1, #5
 800eda6:	203a      	movs	r0, #58	; 0x3a
 800eda8:	f7f2 fee1 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800edac:	203a      	movs	r0, #58	; 0x3a
 800edae:	f7f2 fefa 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800edb2:	2200      	movs	r2, #0
 800edb4:	2105      	movs	r1, #5
 800edb6:	203b      	movs	r0, #59	; 0x3b
 800edb8:	f7f2 fed9 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800edbc:	203b      	movs	r0, #59	; 0x3b
 800edbe:	f7f2 fef2 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 800edc2:	2200      	movs	r2, #0
 800edc4:	2105      	movs	r1, #5
 800edc6:	2044      	movs	r0, #68	; 0x44
 800edc8:	f7f2 fed1 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800edcc:	2044      	movs	r0, #68	; 0x44
 800edce:	f7f2 feea 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800edd2:	2200      	movs	r2, #0
 800edd4:	2105      	movs	r1, #5
 800edd6:	2046      	movs	r0, #70	; 0x46
 800edd8:	f7f2 fec9 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800eddc:	2046      	movs	r0, #70	; 0x46
 800edde:	f7f2 fee2 	bl	8001ba6 <HAL_NVIC_EnableIRQ>

}
 800ede2:	bf00      	nop
 800ede4:	3708      	adds	r7, #8
 800ede6:	46bd      	mov	sp, r7
 800ede8:	bd80      	pop	{r7, pc}
 800edea:	bf00      	nop
 800edec:	40023800 	.word	0x40023800

0800edf0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b08a      	sub	sp, #40	; 0x28
 800edf4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800edf6:	2300      	movs	r3, #0
 800edf8:	613b      	str	r3, [r7, #16]
 800edfa:	4a67      	ldr	r2, [pc, #412]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800edfc:	4b66      	ldr	r3, [pc, #408]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800edfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee00:	f043 0304 	orr.w	r3, r3, #4
 800ee04:	6313      	str	r3, [r2, #48]	; 0x30
 800ee06:	4b64      	ldr	r3, [pc, #400]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee0a:	f003 0304 	and.w	r3, r3, #4
 800ee0e:	613b      	str	r3, [r7, #16]
 800ee10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800ee12:	2300      	movs	r3, #0
 800ee14:	60fb      	str	r3, [r7, #12]
 800ee16:	4a60      	ldr	r2, [pc, #384]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee18:	4b5f      	ldr	r3, [pc, #380]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee20:	6313      	str	r3, [r2, #48]	; 0x30
 800ee22:	4b5d      	ldr	r3, [pc, #372]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee2a:	60fb      	str	r3, [r7, #12]
 800ee2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ee2e:	2300      	movs	r3, #0
 800ee30:	60bb      	str	r3, [r7, #8]
 800ee32:	4a59      	ldr	r2, [pc, #356]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee34:	4b58      	ldr	r3, [pc, #352]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee38:	f043 0301 	orr.w	r3, r3, #1
 800ee3c:	6313      	str	r3, [r2, #48]	; 0x30
 800ee3e:	4b56      	ldr	r3, [pc, #344]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee42:	f003 0301 	and.w	r3, r3, #1
 800ee46:	60bb      	str	r3, [r7, #8]
 800ee48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	607b      	str	r3, [r7, #4]
 800ee4e:	4a52      	ldr	r2, [pc, #328]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee50:	4b51      	ldr	r3, [pc, #324]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee54:	f043 0302 	orr.w	r3, r3, #2
 800ee58:	6313      	str	r3, [r2, #48]	; 0x30
 800ee5a:	4b4f      	ldr	r3, [pc, #316]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee5e:	f003 0302 	and.w	r3, r3, #2
 800ee62:	607b      	str	r3, [r7, #4]
 800ee64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ee66:	2300      	movs	r3, #0
 800ee68:	603b      	str	r3, [r7, #0]
 800ee6a:	4a4b      	ldr	r2, [pc, #300]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee6c:	4b4a      	ldr	r3, [pc, #296]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee70:	f043 0308 	orr.w	r3, r3, #8
 800ee74:	6313      	str	r3, [r2, #48]	; 0x30
 800ee76:	4b48      	ldr	r3, [pc, #288]	; (800ef98 <MX_GPIO_Init+0x1a8>)
 800ee78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee7a:	f003 0308 	and.w	r3, r3, #8
 800ee7e:	603b      	str	r3, [r7, #0]
 800ee80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800ee82:	2200      	movs	r2, #0
 800ee84:	2120      	movs	r1, #32
 800ee86:	4845      	ldr	r0, [pc, #276]	; (800ef9c <MX_GPIO_Init+0x1ac>)
 800ee88:	f7f3 fc06 	bl	8002698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VonalGetData_GPIO_Port, VonalGetData_Pin, GPIO_PIN_RESET);
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	2120      	movs	r1, #32
 800ee90:	4843      	ldr	r0, [pc, #268]	; (800efa0 <MX_GPIO_Init+0x1b0>)
 800ee92:	f7f3 fc01 	bl	8002698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MEMS_NSS_GPIO_Port, MEMS_NSS_Pin, GPIO_PIN_RESET);
 800ee96:	2200      	movs	r2, #0
 800ee98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800ee9c:	4841      	ldr	r0, [pc, #260]	; (800efa4 <MX_GPIO_Init+0x1b4>)
 800ee9e:	f7f3 fbfb 	bl	8002698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_SET);
 800eea2:	2201      	movs	r2, #1
 800eea4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800eea8:	483c      	ldr	r0, [pc, #240]	; (800ef9c <MX_GPIO_Init+0x1ac>)
 800eeaa:	f7f3 fbf5 	bl	8002698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800eeae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800eeb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800eeb4:	4b3c      	ldr	r3, [pc, #240]	; (800efa8 <MX_GPIO_Init+0x1b8>)
 800eeb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eeb8:	2300      	movs	r3, #0
 800eeba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800eebc:	f107 0314 	add.w	r3, r7, #20
 800eec0:	4619      	mov	r1, r3
 800eec2:	4837      	ldr	r0, [pc, #220]	; (800efa0 <MX_GPIO_Init+0x1b0>)
 800eec4:	f7f3 fa3e 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800eec8:	2320      	movs	r3, #32
 800eeca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eecc:	2301      	movs	r3, #1
 800eece:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eed0:	2300      	movs	r3, #0
 800eed2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eed4:	2300      	movs	r3, #0
 800eed6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800eed8:	f107 0314 	add.w	r3, r7, #20
 800eedc:	4619      	mov	r1, r3
 800eede:	482f      	ldr	r0, [pc, #188]	; (800ef9c <MX_GPIO_Init+0x1ac>)
 800eee0:	f7f3 fa30 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : VonalGetData_Pin */
  GPIO_InitStruct.Pin = VonalGetData_Pin;
 800eee4:	2320      	movs	r3, #32
 800eee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eee8:	2301      	movs	r3, #1
 800eeea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eeec:	2300      	movs	r3, #0
 800eeee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eef0:	2300      	movs	r3, #0
 800eef2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VonalGetData_GPIO_Port, &GPIO_InitStruct);
 800eef4:	f107 0314 	add.w	r3, r7, #20
 800eef8:	4619      	mov	r1, r3
 800eefa:	4829      	ldr	r0, [pc, #164]	; (800efa0 <MX_GPIO_Init+0x1b0>)
 800eefc:	f7f3 fa22 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800ef00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ef06:	4b29      	ldr	r3, [pc, #164]	; (800efac <MX_GPIO_Init+0x1bc>)
 800ef08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ef0e:	f107 0314 	add.w	r3, r7, #20
 800ef12:	4619      	mov	r1, r3
 800ef14:	4823      	ldr	r0, [pc, #140]	; (800efa4 <MX_GPIO_Init+0x1b4>)
 800ef16:	f7f3 fa15 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_NSS_Pin */
  GPIO_InitStruct.Pin = MEMS_NSS_Pin;
 800ef1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ef1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ef20:	2301      	movs	r3, #1
 800ef22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef24:	2300      	movs	r3, #0
 800ef26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ef28:	2300      	movs	r3, #0
 800ef2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MEMS_NSS_GPIO_Port, &GPIO_InitStruct);
 800ef2c:	f107 0314 	add.w	r3, r7, #20
 800ef30:	4619      	mov	r1, r3
 800ef32:	481c      	ldr	r0, [pc, #112]	; (800efa4 <MX_GPIO_Init+0x1b4>)
 800ef34:	f7f3 fa06 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : Vonal_NSS_Pin */
  GPIO_InitStruct.Pin = Vonal_NSS_Pin;
 800ef38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ef3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ef3e:	2301      	movs	r3, #1
 800ef40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef42:	2300      	movs	r3, #0
 800ef44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ef46:	2303      	movs	r3, #3
 800ef48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Vonal_NSS_GPIO_Port, &GPIO_InitStruct);
 800ef4a:	f107 0314 	add.w	r3, r7, #20
 800ef4e:	4619      	mov	r1, r3
 800ef50:	4812      	ldr	r0, [pc, #72]	; (800ef9c <MX_GPIO_Init+0x1ac>)
 800ef52:	f7f3 f9f7 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800ef56:	2304      	movs	r3, #4
 800ef58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ef5a:	4b14      	ldr	r3, [pc, #80]	; (800efac <MX_GPIO_Init+0x1bc>)
 800ef5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef5e:	2300      	movs	r3, #0
 800ef60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ef62:	f107 0314 	add.w	r3, r7, #20
 800ef66:	4619      	mov	r1, r3
 800ef68:	4811      	ldr	r0, [pc, #68]	; (800efb0 <MX_GPIO_Init+0x1c0>)
 800ef6a:	f7f3 f9eb 	bl	8002344 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800ef6e:	2200      	movs	r2, #0
 800ef70:	2105      	movs	r1, #5
 800ef72:	2008      	movs	r0, #8
 800ef74:	f7f2 fdfb 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800ef78:	2008      	movs	r0, #8
 800ef7a:	f7f2 fe14 	bl	8001ba6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800ef7e:	2200      	movs	r2, #0
 800ef80:	2105      	movs	r1, #5
 800ef82:	2028      	movs	r0, #40	; 0x28
 800ef84:	f7f2 fdf3 	bl	8001b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800ef88:	2028      	movs	r0, #40	; 0x28
 800ef8a:	f7f2 fe0c 	bl	8001ba6 <HAL_NVIC_EnableIRQ>

}
 800ef8e:	bf00      	nop
 800ef90:	3728      	adds	r7, #40	; 0x28
 800ef92:	46bd      	mov	sp, r7
 800ef94:	bd80      	pop	{r7, pc}
 800ef96:	bf00      	nop
 800ef98:	40023800 	.word	0x40023800
 800ef9c:	40020000 	.word	0x40020000
 800efa0:	40020800 	.word	0x40020800
 800efa4:	40020400 	.word	0x40020400
 800efa8:	10210000 	.word	0x10210000
 800efac:	10110000 	.word	0x10110000
 800efb0:	40020c00 	.word	0x40020c00

0800efb4 <TimerCallback>:

/* USER CODE BEGIN 4 */
void TimerCallback(TimerHandle_t xTimer )
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b084      	sub	sp, #16
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]

	/* Optionally do something if the pxTimer parameter is NULL. */
	configASSERT( xTimer );
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d109      	bne.n	800efd6 <TimerCallback+0x22>
 800efc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efc6:	f383 8811 	msr	BASEPRI, r3
 800efca:	f3bf 8f6f 	isb	sy
 800efce:	f3bf 8f4f 	dsb	sy
 800efd2:	60bb      	str	r3, [r7, #8]
 800efd4:	e7fe      	b.n	800efd4 <TimerCallback+0x20>

	uint32_t timID =  ( uint32_t ) pvTimerGetTimerID( xTimer );
 800efd6:	6878      	ldr	r0, [r7, #4]
 800efd8:	f7fc fa12 	bl	800b400 <pvTimerGetTimerID>
 800efdc:	4603      	mov	r3, r0
 800efde:	60fb      	str	r3, [r7, #12]

	CarCounterTimerElapsedFlag = 1;
 800efe0:	4b03      	ldr	r3, [pc, #12]	; (800eff0 <TimerCallback+0x3c>)
 800efe2:	2201      	movs	r2, #1
 800efe4:	601a      	str	r2, [r3, #0]
}
 800efe6:	bf00      	nop
 800efe8:	3710      	adds	r7, #16
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}
 800efee:	bf00      	nop
 800eff0:	20018bb4 	.word	0x20018bb4

0800eff4 <InitTimers>:

void InitTimers()
{
 800eff4:	b590      	push	{r4, r7, lr}
 800eff6:	b085      	sub	sp, #20
 800eff8:	af02      	add	r7, sp, #8
 /* Create then start some timers.  Starting the timers before
	 the RTOS scheduler has been started means the timers will start
	 running immediately that the RTOS scheduler starts. */
	 for( int x = 0; x < NUM_OF_TIMERS; x++ )
 800effa:	2300      	movs	r3, #0
 800effc:	607b      	str	r3, [r7, #4]
 800effe:	e024      	b.n	800f04a <InitTimers+0x56>
	 {
		 xTimers[x] = xTimerCreate
 800f000:	4b15      	ldr	r3, [pc, #84]	; (800f058 <InitTimers+0x64>)
 800f002:	9300      	str	r3, [sp, #0]
 800f004:	2300      	movs	r3, #0
 800f006:	2200      	movs	r2, #0
 800f008:	f242 7110 	movw	r1, #10000	; 0x2710
 800f00c:	4813      	ldr	r0, [pc, #76]	; (800f05c <InitTimers+0x68>)
 800f00e:	f7fb fef7 	bl	800ae00 <xTimerCreate>
 800f012:	4601      	mov	r1, r0
 800f014:	4a12      	ldr	r2, [pc, #72]	; (800f060 <InitTimers+0x6c>)
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 /* Each timer calls the same callback when
			 it expires. */
			 TimerCallback
		   );

		 if( xTimers[ x ] == NULL )
 800f01c:	4a10      	ldr	r2, [pc, #64]	; (800f060 <InitTimers+0x6c>)
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d00d      	beq.n	800f044 <InitTimers+0x50>
		 else
		 {
			 /* Start the timer.  No block time is specified, and
			 even if one was it would be ignored because the RTOS
			 scheduler has not yet been started. */
			 if( xTimerStart( xTimers[ x ], 0 ) != pdPASS )
 800f028:	4a0d      	ldr	r2, [pc, #52]	; (800f060 <InitTimers+0x6c>)
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f030:	f7fb f93c 	bl	800a2ac <xTaskGetTickCount>
 800f034:	4602      	mov	r2, r0
 800f036:	2300      	movs	r3, #0
 800f038:	9300      	str	r3, [sp, #0]
 800f03a:	2300      	movs	r3, #0
 800f03c:	2101      	movs	r1, #1
 800f03e:	4620      	mov	r0, r4
 800f040:	f7fb ff2c 	bl	800ae9c <xTimerGenericCommand>
	 for( int x = 0; x < NUM_OF_TIMERS; x++ )
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	3301      	adds	r3, #1
 800f048:	607b      	str	r3, [r7, #4]
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	ddd7      	ble.n	800f000 <InitTimers+0xc>
				 /* The timer could not be set into the Active
				 state. */
			 }
		 }
	 }
}
 800f050:	bf00      	nop
 800f052:	370c      	adds	r7, #12
 800f054:	46bd      	mov	sp, r7
 800f056:	bd90      	pop	{r4, r7, pc}
 800f058:	0800efb5 	.word	0x0800efb5
 800f05c:	08013dac 	.word	0x08013dac
 800f060:	20019838 	.word	0x20019838

0800f064 <SetTasks>:

void SetTasks(){
 800f064:	b580      	push	{r7, lr}
 800f066:	af00      	add	r7, sp, #0
	if(Mode == UGYESSEGI)
 800f068:	4b21      	ldr	r3, [pc, #132]	; (800f0f0 <SetTasks+0x8c>)
 800f06a:	781b      	ldrb	r3, [r3, #0]
 800f06c:	b2db      	uxtb	r3, r3
 800f06e:	2b01      	cmp	r3, #1
 800f070:	d11e      	bne.n	800f0b0 <SetTasks+0x4c>
	{
		osThreadResume(RemotecontrolTaskHandle);
 800f072:	4b20      	ldr	r3, [pc, #128]	; (800f0f4 <SetTasks+0x90>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	4618      	mov	r0, r3
 800f078:	f7f9 f8c0 	bl	80081fc <osThreadResume>
		osThreadResume(ReadDistanceSensorsTaskHandle);
 800f07c:	4b1e      	ldr	r3, [pc, #120]	; (800f0f8 <SetTasks+0x94>)
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	4618      	mov	r0, r3
 800f082:	f7f9 f8bb 	bl	80081fc <osThreadResume>
		osThreadResume(ReadMotorCurrentTaskHandle);
 800f086:	4b1d      	ldr	r3, [pc, #116]	; (800f0fc <SetTasks+0x98>)
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	4618      	mov	r0, r3
 800f08c:	f7f9 f8b6 	bl	80081fc <osThreadResume>
		osThreadResume(InfraReceiveTaskHandle);
 800f090:	4b1b      	ldr	r3, [pc, #108]	; (800f100 <SetTasks+0x9c>)
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	4618      	mov	r0, r3
 800f096:	f7f9 f8b1 	bl	80081fc <osThreadResume>
		osThreadResume(ReadMEMSTaskHandle);
 800f09a:	4b1a      	ldr	r3, [pc, #104]	; (800f104 <SetTasks+0xa0>)
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	4618      	mov	r0, r3
 800f0a0:	f7f9 f8ac 	bl	80081fc <osThreadResume>
		osThreadResume(StateMachineTaskHandle);
 800f0a4:	4b18      	ldr	r3, [pc, #96]	; (800f108 <SetTasks+0xa4>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f7f9 f8a7 	bl	80081fc <osThreadResume>
		osThreadSuspend(InfraReceiveTaskHandle);
		osThreadSuspend(ReadMEMSTaskHandle);
		osThreadSuspend(StateMachineTaskHandle);
	}

}
 800f0ae:	e01d      	b.n	800f0ec <SetTasks+0x88>
		osThreadSuspend(RemotecontrolTaskHandle);
 800f0b0:	4b10      	ldr	r3, [pc, #64]	; (800f0f4 <SetTasks+0x90>)
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	f7f9 f894 	bl	80081e2 <osThreadSuspend>
		osThreadSuspend(ReadDistanceSensorsTaskHandle);
 800f0ba:	4b0f      	ldr	r3, [pc, #60]	; (800f0f8 <SetTasks+0x94>)
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f7f9 f88f 	bl	80081e2 <osThreadSuspend>
		osThreadSuspend(ReadMotorCurrentTaskHandle);
 800f0c4:	4b0d      	ldr	r3, [pc, #52]	; (800f0fc <SetTasks+0x98>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	f7f9 f88a 	bl	80081e2 <osThreadSuspend>
		osThreadSuspend(InfraReceiveTaskHandle);
 800f0ce:	4b0c      	ldr	r3, [pc, #48]	; (800f100 <SetTasks+0x9c>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f7f9 f885 	bl	80081e2 <osThreadSuspend>
		osThreadSuspend(ReadMEMSTaskHandle);
 800f0d8:	4b0a      	ldr	r3, [pc, #40]	; (800f104 <SetTasks+0xa0>)
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	4618      	mov	r0, r3
 800f0de:	f7f9 f880 	bl	80081e2 <osThreadSuspend>
		osThreadSuspend(StateMachineTaskHandle);
 800f0e2:	4b09      	ldr	r3, [pc, #36]	; (800f108 <SetTasks+0xa4>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	f7f9 f87b 	bl	80081e2 <osThreadSuspend>
}
 800f0ec:	bf00      	nop
 800f0ee:	bd80      	pop	{r7, pc}
 800f0f0:	20018a77 	.word	0x20018a77
 800f0f4:	200199a0 	.word	0x200199a0
 800f0f8:	20019840 	.word	0x20019840
 800f0fc:	20019a04 	.word	0x20019a04
 800f100:	20019b78 	.word	0x20019b78
 800f104:	20019bbc 	.word	0x20019bbc
 800f108:	20019390 	.word	0x20019390

0800f10c <InitTask>:

void InitTask(void const * argument)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b082      	sub	sp, #8
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
	while(1)
	{
		Semaphore_ADC_batteries = xSemaphoreCreateBinary();
 800f114:	2203      	movs	r2, #3
 800f116:	2100      	movs	r1, #0
 800f118:	2001      	movs	r0, #1
 800f11a:	f7f9 ff69 	bl	8008ff0 <xQueueGenericCreate>
 800f11e:	4602      	mov	r2, r0
 800f120:	4b60      	ldr	r3, [pc, #384]	; (800f2a4 <InitTask+0x198>)
 800f122:	601a      	str	r2, [r3, #0]
		Semaphore_linesensor_ready = xSemaphoreCreateBinary();
 800f124:	2203      	movs	r2, #3
 800f126:	2100      	movs	r1, #0
 800f128:	2001      	movs	r0, #1
 800f12a:	f7f9 ff61 	bl	8008ff0 <xQueueGenericCreate>
 800f12e:	4602      	mov	r2, r0
 800f130:	4b5d      	ldr	r3, [pc, #372]	; (800f2a8 <InitTask+0x19c>)
 800f132:	601a      	str	r2, [r3, #0]
		Semaphore_SPI_vonal_buffer = xSemaphoreCreateBinary();
 800f134:	2203      	movs	r2, #3
 800f136:	2100      	movs	r1, #0
 800f138:	2001      	movs	r0, #1
 800f13a:	f7f9 ff59 	bl	8008ff0 <xQueueGenericCreate>
 800f13e:	4602      	mov	r2, r0
 800f140:	4b5a      	ldr	r3, [pc, #360]	; (800f2ac <InitTask+0x1a0>)
 800f142:	601a      	str	r2, [r3, #0]
		Semaphore_ADC_dist_sensors = xSemaphoreCreateBinary();
 800f144:	2203      	movs	r2, #3
 800f146:	2100      	movs	r1, #0
 800f148:	2001      	movs	r0, #1
 800f14a:	f7f9 ff51 	bl	8008ff0 <xQueueGenericCreate>
 800f14e:	4602      	mov	r2, r0
 800f150:	4b57      	ldr	r3, [pc, #348]	; (800f2b0 <InitTask+0x1a4>)
 800f152:	601a      	str	r2, [r3, #0]
		Semaphore_ADC_motor_curr = xSemaphoreCreateBinary();
 800f154:	2203      	movs	r2, #3
 800f156:	2100      	movs	r1, #0
 800f158:	2001      	movs	r0, #1
 800f15a:	f7f9 ff49 	bl	8008ff0 <xQueueGenericCreate>
 800f15e:	4602      	mov	r2, r0
 800f160:	4b54      	ldr	r3, [pc, #336]	; (800f2b4 <InitTask+0x1a8>)
 800f162:	601a      	str	r2, [r3, #0]
		Semaphore_MEMS_ready = xSemaphoreCreateBinary();
 800f164:	2203      	movs	r2, #3
 800f166:	2100      	movs	r1, #0
 800f168:	2001      	movs	r0, #1
 800f16a:	f7f9 ff41 	bl	8008ff0 <xQueueGenericCreate>
 800f16e:	4602      	mov	r2, r0
 800f170:	4b51      	ldr	r3, [pc, #324]	; (800f2b8 <InitTask+0x1ac>)
 800f172:	601a      	str	r2, [r3, #0]
		Semaphore_Uthossz_Achieved  = xSemaphoreCreateBinary();
 800f174:	2203      	movs	r2, #3
 800f176:	2100      	movs	r1, #0
 800f178:	2001      	movs	r0, #1
 800f17a:	f7f9 ff39 	bl	8008ff0 <xQueueGenericCreate>
 800f17e:	4602      	mov	r2, r0
 800f180:	4b4e      	ldr	r3, [pc, #312]	; (800f2bc <InitTask+0x1b0>)
 800f182:	601a      	str	r2, [r3, #0]
		Eventgroup_inputCaptures = xEventGroupCreate();
 800f184:	f7f9 f85c 	bl	8008240 <xEventGroupCreate>
 800f188:	4602      	mov	r2, r0
 800f18a:	4b4d      	ldr	r3, [pc, #308]	; (800f2c0 <InitTask+0x1b4>)
 800f18c:	601a      	str	r2, [r3, #0]
		Eventgroup_Triggers = xEventGroupCreate();
 800f18e:	f7f9 f857 	bl	8008240 <xEventGroupCreate>
 800f192:	4602      	mov	r2, r0
 800f194:	4b4b      	ldr	r3, [pc, #300]	; (800f2c4 <InitTask+0x1b8>)
 800f196:	601a      	str	r2, [r3, #0]

		BluetoothInit(&huart1);
 800f198:	484b      	ldr	r0, [pc, #300]	; (800f2c8 <InitTask+0x1bc>)
 800f19a:	f7fc fe11 	bl	800bdc0 <BluetoothInit>
		LineInit(&hspi3);
 800f19e:	484b      	ldr	r0, [pc, #300]	; (800f2cc <InitTask+0x1c0>)
 800f1a0:	f7fe fb46 	bl	800d830 <LineInit>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800f1a4:	2100      	movs	r1, #0
 800f1a6:	484a      	ldr	r0, [pc, #296]	; (800f2d0 <InitTask+0x1c4>)
 800f1a8:	f7f6 fd7a 	bl	8005ca0 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800f1ac:	2100      	movs	r1, #0
 800f1ae:	4849      	ldr	r0, [pc, #292]	; (800f2d4 <InitTask+0x1c8>)
 800f1b0:	f7f6 fd76 	bl	8005ca0 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800f1b4:	2104      	movs	r1, #4
 800f1b6:	4847      	ldr	r0, [pc, #284]	; (800f2d4 <InitTask+0x1c8>)
 800f1b8:	f7f6 fd72 	bl	8005ca0 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800f1bc:	210c      	movs	r1, #12
 800f1be:	4844      	ldr	r0, [pc, #272]	; (800f2d0 <InitTask+0x1c4>)
 800f1c0:	f7f6 fd6e 	bl	8005ca0 <HAL_TIM_PWM_Start>
		HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 800f1c4:	2118      	movs	r1, #24
 800f1c6:	4844      	ldr	r0, [pc, #272]	; (800f2d8 <InitTask+0x1cc>)
 800f1c8:	f7f6 fed8 	bl	8005f7c <HAL_TIM_Encoder_Start_IT>
		//HAL_TIM_IC_Start(&htim4 , TIM_CHANNEL_1);	//RC-PWM fogadsa
		//HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);		//RC-PWM fogadsa
		HAL_TIM_IC_Start(&htim12 , TIM_CHANNEL_1);	//RC-PWM fogadsa
 800f1cc:	2100      	movs	r1, #0
 800f1ce:	4843      	ldr	r0, [pc, #268]	; (800f2dc <InitTask+0x1d0>)
 800f1d0:	f7f6 fdc5 	bl	8005d5e <HAL_TIM_IC_Start>
		HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_2);		//RC-PWM fogadsa
 800f1d4:	2104      	movs	r1, #4
 800f1d6:	4841      	ldr	r0, [pc, #260]	; (800f2dc <InitTask+0x1d0>)
 800f1d8:	f7f6 fdda 	bl	8005d90 <HAL_TIM_IC_Start_IT>
		//HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
		osDelay(500);
 800f1dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f1e0:	f7f8 ffe0 	bl	80081a4 <osDelay>
		osThreadResume(LineDataTaskHandle);
 800f1e4:	4b3e      	ldr	r3, [pc, #248]	; (800f2e0 <InitTask+0x1d4>)
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	4618      	mov	r0, r3
 800f1ea:	f7f9 f807 	bl	80081fc <osThreadResume>
		osThreadResume(SendBTTaskHandle);
 800f1ee:	4b3d      	ldr	r3, [pc, #244]	; (800f2e4 <InitTask+0x1d8>)
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	f7f9 f802 	bl	80081fc <osThreadResume>
		osThreadResume(DetectTaskHandle);
 800f1f8:	4b3b      	ldr	r3, [pc, #236]	; (800f2e8 <InitTask+0x1dc>)
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f7f8 fffd 	bl	80081fc <osThreadResume>
		osThreadResume(defaultTaskHandle);
 800f202:	4b3a      	ldr	r3, [pc, #232]	; (800f2ec <InitTask+0x1e0>)
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	4618      	mov	r0, r3
 800f208:	f7f8 fff8 	bl	80081fc <osThreadResume>
		osThreadResume(RemotecontrolTaskHandle);
 800f20c:	4b38      	ldr	r3, [pc, #224]	; (800f2f0 <InitTask+0x1e4>)
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	4618      	mov	r0, r3
 800f212:	f7f8 fff3 	bl	80081fc <osThreadResume>
		osThreadResume(CheckBatteriesTaskHandle);
 800f216:	4b37      	ldr	r3, [pc, #220]	; (800f2f4 <InitTask+0x1e8>)
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	4618      	mov	r0, r3
 800f21c:	f7f8 ffee 	bl	80081fc <osThreadResume>
		osThreadResume(ReadDistanceSensorsTaskHandle);
 800f220:	4b35      	ldr	r3, [pc, #212]	; (800f2f8 <InitTask+0x1ec>)
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	4618      	mov	r0, r3
 800f226:	f7f8 ffe9 	bl	80081fc <osThreadResume>
		osThreadResume(ReadMotorCurrentTaskHandle);
 800f22a:	4b34      	ldr	r3, [pc, #208]	; (800f2fc <InitTask+0x1f0>)
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	4618      	mov	r0, r3
 800f230:	f7f8 ffe4 	bl	80081fc <osThreadResume>
		osThreadResume(InfraReceiveTaskHandle);
 800f234:	4b32      	ldr	r3, [pc, #200]	; (800f300 <InitTask+0x1f4>)
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	4618      	mov	r0, r3
 800f23a:	f7f8 ffdf 	bl	80081fc <osThreadResume>
		osThreadResume(ReadMEMSTaskHandle);
 800f23e:	4b31      	ldr	r3, [pc, #196]	; (800f304 <InitTask+0x1f8>)
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	4618      	mov	r0, r3
 800f244:	f7f8 ffda 	bl	80081fc <osThreadResume>
		osThreadResume(SpeedControllerTaskHandle);
 800f248:	4b2f      	ldr	r3, [pc, #188]	; (800f308 <InitTask+0x1fc>)
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	4618      	mov	r0, r3
 800f24e:	f7f8 ffd5 	bl	80081fc <osThreadResume>
		osThreadResume(UthosszTaskHandle);
 800f252:	4b2e      	ldr	r3, [pc, #184]	; (800f30c <InitTask+0x200>)
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	4618      	mov	r0, r3
 800f258:	f7f8 ffd0 	bl	80081fc <osThreadResume>
		osThreadResume(SteeringStateSpaceControllerHandle);
 800f25c:	4b2c      	ldr	r3, [pc, #176]	; (800f310 <InitTask+0x204>)
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	4618      	mov	r0, r3
 800f262:	f7f8 ffcb 	bl	80081fc <osThreadResume>
		osThreadResume(ServoSetterTaskHandle);
 800f266:	4b2b      	ldr	r3, [pc, #172]	; (800f314 <InitTask+0x208>)
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	4618      	mov	r0, r3
 800f26c:	f7f8 ffc6 	bl	80081fc <osThreadResume>
		osThreadResume(LineDetectorTaskHandle);
 800f270:	4b29      	ldr	r3, [pc, #164]	; (800f318 <InitTask+0x20c>)
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	4618      	mov	r0, r3
 800f276:	f7f8 ffc1 	bl	80081fc <osThreadResume>
		osThreadResume(StateMachineTaskHandle);
 800f27a:	4b28      	ldr	r3, [pc, #160]	; (800f31c <InitTask+0x210>)
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	4618      	mov	r0, r3
 800f280:	f7f8 ffbc 	bl	80081fc <osThreadResume>
		//osThreadResume(ControllerTaskHandle);
		osThreadResume(CarTrackerTaskHandle);
 800f284:	4b26      	ldr	r3, [pc, #152]	; (800f320 <InitTask+0x214>)
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	4618      	mov	r0, r3
 800f28a:	f7f8 ffb7 	bl	80081fc <osThreadResume>
		BluetoothReceive();
 800f28e:	f7fc fdcb 	bl	800be28 <BluetoothReceive>
		//HMIReceive();
		StarterInit();
 800f292:	f000 ffc3 	bl	801021c <StarterInit>
		SetTasks();
 800f296:	f7ff fee5 	bl	800f064 <SetTasks>
		osThreadTerminate(NULL);
 800f29a:	2000      	movs	r0, #0
 800f29c:	f7f8 ff76 	bl	800818c <osThreadTerminate>
		Semaphore_ADC_batteries = xSemaphoreCreateBinary();
 800f2a0:	e738      	b.n	800f114 <InitTask+0x8>
 800f2a2:	bf00      	nop
 800f2a4:	2001938c 	.word	0x2001938c
 800f2a8:	200197f0 	.word	0x200197f0
 800f2ac:	20019b7c 	.word	0x20019b7c
 800f2b0:	20019698 	.word	0x20019698
 800f2b4:	200192c8 	.word	0x200192c8
 800f2b8:	20019634 	.word	0x20019634
 800f2bc:	20019acc 	.word	0x20019acc
 800f2c0:	20019b70 	.word	0x20019b70
 800f2c4:	2001959c 	.word	0x2001959c
 800f2c8:	200197f8 	.word	0x200197f8
 800f2cc:	200195dc 	.word	0x200195dc
 800f2d0:	20019964 	.word	0x20019964
 800f2d4:	200195a0 	.word	0x200195a0
 800f2d8:	20019a4c 	.word	0x20019a4c
 800f2dc:	20019b34 	.word	0x20019b34
 800f2e0:	20019388 	.word	0x20019388
 800f2e4:	20019440 	.word	0x20019440
 800f2e8:	20019744 	.word	0x20019744
 800f2ec:	2001932c 	.word	0x2001932c
 800f2f0:	200199a0 	.word	0x200199a0
 800f2f4:	20019c20 	.word	0x20019c20
 800f2f8:	20019840 	.word	0x20019840
 800f2fc:	20019a04 	.word	0x20019a04
 800f300:	20019b78 	.word	0x20019b78
 800f304:	20019bbc 	.word	0x20019bbc
 800f308:	20019a08 	.word	0x20019a08
 800f30c:	2001983c 	.word	0x2001983c
 800f310:	2001943c 	.word	0x2001943c
 800f314:	20019ad0 	.word	0x20019ad0
 800f318:	20019ac8 	.word	0x20019ac8
 800f31c:	20019390 	.word	0x20019390
 800f320:	20019b74 	.word	0x20019b74

0800f324 <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b082      	sub	sp, #8
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);		//three short
 800f32c:	2120      	movs	r1, #32
 800f32e:	4803      	ldr	r0, [pc, #12]	; (800f33c <StartDefaultTask+0x18>)
 800f330:	f7f3 f9cb 	bl	80026ca <HAL_GPIO_TogglePin>
    osDelay(150);
 800f334:	2096      	movs	r0, #150	; 0x96
 800f336:	f7f8 ff35 	bl	80081a4 <osDelay>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);		//three short
 800f33a:	e7f7      	b.n	800f32c <StartDefaultTask+0x8>
 800f33c:	40020000 	.word	0x40020000

0800f340 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800f340:	b480      	push	{r7}
 800f342:	b083      	sub	sp, #12
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
 800f348:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 800f34a:	e7fe      	b.n	800f34a <_Error_Handler+0xa>

0800f34c <FlushMemsRx>:
#define MEMS_RX_SIZE 2
#define MEMS_TX_SIZE 2
uint8_t MEMS_RX[MEMS_RX_SIZE];
uint8_t MEMS_TX[MEMS_TX_SIZE];

void FlushMemsRx(){
 800f34c:	b480      	push	{r7}
 800f34e:	b083      	sub	sp, #12
 800f350:	af00      	add	r7, sp, #0
	for(int i = 0; i < MEMS_RX_SIZE ; i++)
 800f352:	2300      	movs	r3, #0
 800f354:	607b      	str	r3, [r7, #4]
 800f356:	e007      	b.n	800f368 <FlushMemsRx+0x1c>
	{
		MEMS_RX[i] = 0;
 800f358:	4a08      	ldr	r2, [pc, #32]	; (800f37c <FlushMemsRx+0x30>)
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	4413      	add	r3, r2
 800f35e:	2200      	movs	r2, #0
 800f360:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < MEMS_RX_SIZE ; i++)
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	3301      	adds	r3, #1
 800f366:	607b      	str	r3, [r7, #4]
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	2b01      	cmp	r3, #1
 800f36c:	ddf4      	ble.n	800f358 <FlushMemsRx+0xc>
	}
}
 800f36e:	bf00      	nop
 800f370:	370c      	adds	r7, #12
 800f372:	46bd      	mov	sp, r7
 800f374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f378:	4770      	bx	lr
 800f37a:	bf00      	nop
 800f37c:	20019c24 	.word	0x20019c24

0800f380 <FlushMemsTx>:

void FlushMemsTx(){
 800f380:	b480      	push	{r7}
 800f382:	b083      	sub	sp, #12
 800f384:	af00      	add	r7, sp, #0
	for(int i = 0; i < MEMS_TX_SIZE ; i++)
 800f386:	2300      	movs	r3, #0
 800f388:	607b      	str	r3, [r7, #4]
 800f38a:	e007      	b.n	800f39c <FlushMemsTx+0x1c>
	{
		MEMS_TX[i] = 0;
 800f38c:	4a08      	ldr	r2, [pc, #32]	; (800f3b0 <FlushMemsTx+0x30>)
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	4413      	add	r3, r2
 800f392:	2200      	movs	r2, #0
 800f394:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < MEMS_TX_SIZE ; i++)
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	3301      	adds	r3, #1
 800f39a:	607b      	str	r3, [r7, #4]
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	ddf4      	ble.n	800f38c <FlushMemsTx+0xc>
	}
}
 800f3a2:	bf00      	nop
 800f3a4:	370c      	adds	r7, #12
 800f3a6:	46bd      	mov	sp, r7
 800f3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ac:	4770      	bx	lr
 800f3ae:	bf00      	nop
 800f3b0:	20019c28 	.word	0x20019c28

0800f3b4 <MemsTXRXCallback>:




void MemsTXRXCallback()
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_SET);
 800f3b8:	2201      	movs	r2, #1
 800f3ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f3be:	4804      	ldr	r0, [pc, #16]	; (800f3d0 <MemsTXRXCallback+0x1c>)
 800f3c0:	f7f3 f96a 	bl	8002698 <HAL_GPIO_WritePin>
	FlushMemsRx();
 800f3c4:	f7ff ffc2 	bl	800f34c <FlushMemsRx>
	FlushMemsTx();
 800f3c8:	f7ff ffda 	bl	800f380 <FlushMemsTx>
}
 800f3cc:	bf00      	nop
 800f3ce:	bd80      	pop	{r7, pc}
 800f3d0:	40020000 	.word	0x40020000

0800f3d4 <HAL_I2C_MasterTxCpltCallback>:
uint8_t GyroDataRaw [6];

const float deltaTsec = 0.01;

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f3d4:	b480      	push	{r7}
 800f3d6:	b085      	sub	sp, #20
 800f3d8:	af00      	add	r7, sp, #0
 800f3da:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == I2C1)
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	4a05      	ldr	r2, [pc, #20]	; (800f3f8 <HAL_I2C_MasterTxCpltCallback+0x24>)
 800f3e2:	4293      	cmp	r3, r2
 800f3e4:	d101      	bne.n	800f3ea <HAL_I2C_MasterTxCpltCallback+0x16>
	{
		int fasza = 1;
 800f3e6:	2301      	movs	r3, #1
 800f3e8:	60fb      	str	r3, [r7, #12]
	}
}
 800f3ea:	bf00      	nop
 800f3ec:	3714      	adds	r7, #20
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f4:	4770      	bx	lr
 800f3f6:	bf00      	nop
 800f3f8:	40005400 	.word	0x40005400

0800f3fc <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b082      	sub	sp, #8
 800f400:	af00      	add	r7, sp, #0
 800f402:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == I2C1)
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	4a06      	ldr	r2, [pc, #24]	; (800f424 <HAL_I2C_MasterRxCpltCallback+0x28>)
 800f40a:	4293      	cmp	r3, r2
 800f40c:	d105      	bne.n	800f41a <HAL_I2C_MasterRxCpltCallback+0x1e>
	{
		xSemaphoreGiveFromISR( Semaphore_MEMS_ready , NULL );
 800f40e:	4b06      	ldr	r3, [pc, #24]	; (800f428 <HAL_I2C_MasterRxCpltCallback+0x2c>)
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	2100      	movs	r1, #0
 800f414:	4618      	mov	r0, r3
 800f416:	f7f9 ffd1 	bl	80093bc <xQueueGiveFromISR>
	}
}
 800f41a:	bf00      	nop
 800f41c:	3708      	adds	r7, #8
 800f41e:	46bd      	mov	sp, r7
 800f420:	bd80      	pop	{r7, pc}
 800f422:	bf00      	nop
 800f424:	40005400 	.word	0x40005400
 800f428:	20019634 	.word	0x20019634

0800f42c <IMU_Init>:

void IMU_Init(void)
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	af00      	add	r7, sp, #0
	//HAL_I2C_ClearBusyFlagErrata_2_14_7(&hi2c1);	//bugos az stmen az i2c ezrt kell egy fggvny ami kitrli a busy flaget. csak az a helyzet hogy ez a fggvny se segt xd

	if( i2c_read_byte(WHO_AM_I ) != MEMS_ID)
 800f430:	2075      	movs	r0, #117	; 0x75
 800f432:	f000 f8b1 	bl	800f598 <i2c_read_byte>
	{
		//asm("bkpt");
	}

	//reset
	if( i2c_write_byte(PWR_MGMT_1, PWR_MGMT_1_DEFAULT) != HAL_OK )		//kopmplett eszkz reset, indtshoz kell.
 800f436:	2100      	movs	r1, #0
 800f438:	206b      	movs	r0, #107	; 0x6b
 800f43a:	f000 f891 	bl	800f560 <i2c_write_byte>
	//i2c_write(INT_PIN_CFG, INT_PIN_CFG_INT_RD_CLR); //trldik az IT status minden olvassi mveletkor, nem csak az INT_STATUS olvassakor
	//i2c_write_byte(SMPRT_DIV, SMPRT_DIV_VAL)	;			//leosztjuk a gyro sample ratejt ami 8khZ, az acc- 1 kHZ. Most nem osztjuk  le, 0 az rtk, szal nem is kne ez
	//i2c_write(INT_ENABLE, INT_ENABLE_DATA_RDY_EN);	//Data_ready IT, amikor van j data IT-t dob az IMU
	//i2c_write(CONFIG, CONFIG_VAL);

	if( i2c_write_byte(GYRO_CONFIG, GYRO_FS500) != HAL_OK )
 800f43e:	2108      	movs	r1, #8
 800f440:	201b      	movs	r0, #27
 800f442:	f000 f88d 	bl	800f560 <i2c_write_byte>
	{
		//asm("bkpt");
	}
	if( i2c_write_byte(ACCEL_CONFIG, ACCEL_FS8g) != HAL_OK )
 800f446:	2110      	movs	r1, #16
 800f448:	201c      	movs	r0, #28
 800f44a:	f000 f889 	bl	800f560 <i2c_write_byte>
	}

	//i2c_write(FIFO_EN, FIFO_EN_GYRO_ACCEL_EN);	//engedlyezi a fifoba az accelero s a gyro rst
	//i2c_write_byte(FIFO_EN, 0);							//fifo disable

	xSemaphoreGive( Semaphore_MEMS_ready );
 800f44e:	4b04      	ldr	r3, [pc, #16]	; (800f460 <IMU_Init+0x34>)
 800f450:	6818      	ldr	r0, [r3, #0]
 800f452:	2300      	movs	r3, #0
 800f454:	2200      	movs	r2, #0
 800f456:	2100      	movs	r1, #0
 800f458:	f7f9 fe22 	bl	80090a0 <xQueueGenericSend>
}
 800f45c:	bf00      	nop
 800f45e:	bd80      	pop	{r7, pc}
 800f460:	20019634 	.word	0x20019634

0800f464 <IMU_Calibrate>:

void IMU_Calibrate()
{
 800f464:	b590      	push	{r4, r7, lr}
 800f466:	b085      	sub	sp, #20
 800f468:	af00      	add	r7, sp, #0
	long GyroXAccu = 0;
 800f46a:	2300      	movs	r3, #0
 800f46c:	60fb      	str	r3, [r7, #12]
	long GyroYAccu = 0;
 800f46e:	2300      	movs	r3, #0
 800f470:	60bb      	str	r3, [r7, #8]
	long GyroZAccu = 0;
 800f472:	2300      	movs	r3, #0
 800f474:	607b      	str	r3, [r7, #4]

	for (int cal_int = 0; cal_int < 100 ; cal_int ++){                  //Read the raw acc and gyro data from the MPU-6050 for 1000 times
 800f476:	2300      	movs	r3, #0
 800f478:	603b      	str	r3, [r7, #0]
 800f47a:	e025      	b.n	800f4c8 <IMU_Calibrate+0x64>
		getSensorValuesSlow();
 800f47c:	f000 f8b2 	bl	800f5e4 <getSensorValuesSlow>
		GyroXAccu += GyroX;                                              //Add the gyro x offset to the GyroXCalib variable
 800f480:	4b2e      	ldr	r3, [pc, #184]	; (800f53c <IMU_Calibrate+0xd8>)
 800f482:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f486:	461a      	mov	r2, r3
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	4413      	add	r3, r2
 800f48c:	60fb      	str	r3, [r7, #12]
		GyroYAccu += GyroY;                                              //Add the gyro y offset to the GyroYCalib variable
 800f48e:	4b2c      	ldr	r3, [pc, #176]	; (800f540 <IMU_Calibrate+0xdc>)
 800f490:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f494:	461a      	mov	r2, r3
 800f496:	68bb      	ldr	r3, [r7, #8]
 800f498:	4413      	add	r3, r2
 800f49a:	60bb      	str	r3, [r7, #8]
		GyroZAccu += GyroZ;                                              //Add the gyro z offset to the GyroZCalib variable
 800f49c:	4b29      	ldr	r3, [pc, #164]	; (800f544 <IMU_Calibrate+0xe0>)
 800f49e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f4a2:	461a      	mov	r2, r3
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	4413      	add	r3, r2
 800f4a8:	607b      	str	r3, [r7, #4]
		osDelay(deltaTsec*1000);
 800f4aa:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800f548 <IMU_Calibrate+0xe4>
 800f4ae:	eddf 7a27 	vldr	s15, [pc, #156]	; 800f54c <IMU_Calibrate+0xe8>
 800f4b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f4ba:	ee17 0a90 	vmov	r0, s15
 800f4be:	f7f8 fe71 	bl	80081a4 <osDelay>
	for (int cal_int = 0; cal_int < 100 ; cal_int ++){                  //Read the raw acc and gyro data from the MPU-6050 for 1000 times
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	3301      	adds	r3, #1
 800f4c6:	603b      	str	r3, [r7, #0]
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	2b63      	cmp	r3, #99	; 0x63
 800f4cc:	ddd6      	ble.n	800f47c <IMU_Calibrate+0x18>
	}

	// divide by 1000 to get avarage offset
	GyroXCalib = GyroXAccu / 100.0;
 800f4ce:	68f8      	ldr	r0, [r7, #12]
 800f4d0:	f7f0 fff0 	bl	80004b4 <__aeabi_i2d>
 800f4d4:	f04f 0200 	mov.w	r2, #0
 800f4d8:	4b1d      	ldr	r3, [pc, #116]	; (800f550 <IMU_Calibrate+0xec>)
 800f4da:	f7f1 f97b 	bl	80007d4 <__aeabi_ddiv>
 800f4de:	4603      	mov	r3, r0
 800f4e0:	460c      	mov	r4, r1
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	4621      	mov	r1, r4
 800f4e6:	f7f1 fb23 	bl	8000b30 <__aeabi_d2f>
 800f4ea:	4602      	mov	r2, r0
 800f4ec:	4b19      	ldr	r3, [pc, #100]	; (800f554 <IMU_Calibrate+0xf0>)
 800f4ee:	601a      	str	r2, [r3, #0]
	GyroYCalib = GyroYAccu / 100.0;
 800f4f0:	68b8      	ldr	r0, [r7, #8]
 800f4f2:	f7f0 ffdf 	bl	80004b4 <__aeabi_i2d>
 800f4f6:	f04f 0200 	mov.w	r2, #0
 800f4fa:	4b15      	ldr	r3, [pc, #84]	; (800f550 <IMU_Calibrate+0xec>)
 800f4fc:	f7f1 f96a 	bl	80007d4 <__aeabi_ddiv>
 800f500:	4603      	mov	r3, r0
 800f502:	460c      	mov	r4, r1
 800f504:	4618      	mov	r0, r3
 800f506:	4621      	mov	r1, r4
 800f508:	f7f1 fb12 	bl	8000b30 <__aeabi_d2f>
 800f50c:	4602      	mov	r2, r0
 800f50e:	4b12      	ldr	r3, [pc, #72]	; (800f558 <IMU_Calibrate+0xf4>)
 800f510:	601a      	str	r2, [r3, #0]
	GyroZCalib = GyroZAccu / 100.0;
 800f512:	6878      	ldr	r0, [r7, #4]
 800f514:	f7f0 ffce 	bl	80004b4 <__aeabi_i2d>
 800f518:	f04f 0200 	mov.w	r2, #0
 800f51c:	4b0c      	ldr	r3, [pc, #48]	; (800f550 <IMU_Calibrate+0xec>)
 800f51e:	f7f1 f959 	bl	80007d4 <__aeabi_ddiv>
 800f522:	4603      	mov	r3, r0
 800f524:	460c      	mov	r4, r1
 800f526:	4618      	mov	r0, r3
 800f528:	4621      	mov	r1, r4
 800f52a:	f7f1 fb01 	bl	8000b30 <__aeabi_d2f>
 800f52e:	4602      	mov	r2, r0
 800f530:	4b0a      	ldr	r3, [pc, #40]	; (800f55c <IMU_Calibrate+0xf8>)
 800f532:	601a      	str	r2, [r3, #0]

}
 800f534:	bf00      	nop
 800f536:	3714      	adds	r7, #20
 800f538:	46bd      	mov	sp, r7
 800f53a:	bd90      	pop	{r4, r7, pc}
 800f53c:	20019c36 	.word	0x20019c36
 800f540:	20019c48 	.word	0x20019c48
 800f544:	20019c4c 	.word	0x20019c4c
 800f548:	3c23d70a 	.word	0x3c23d70a
 800f54c:	447a0000 	.word	0x447a0000
 800f550:	40590000 	.word	0x40590000
 800f554:	20018924 	.word	0x20018924
 800f558:	20018928 	.word	0x20018928
 800f55c:	2001892c 	.word	0x2001892c

0800f560 <i2c_write_byte>:

uint8_t i2c_write_byte(uint8_t addr, uint8_t data)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b086      	sub	sp, #24
 800f564:	af02      	add	r7, sp, #8
 800f566:	4603      	mov	r3, r0
 800f568:	460a      	mov	r2, r1
 800f56a:	71fb      	strb	r3, [r7, #7]
 800f56c:	4613      	mov	r3, r2
 800f56e:	71bb      	strb	r3, [r7, #6]
	uint8_t pData[2];
	pData[0] = addr;
 800f570:	79fb      	ldrb	r3, [r7, #7]
 800f572:	733b      	strb	r3, [r7, #12]
	pData[1] = data;
 800f574:	79bb      	ldrb	r3, [r7, #6]
 800f576:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(&hi2c1, IMU_ADDR<<1, pData, 2 , 50);
 800f578:	f107 020c 	add.w	r2, r7, #12
 800f57c:	2332      	movs	r3, #50	; 0x32
 800f57e:	9300      	str	r3, [sp, #0]
 800f580:	2302      	movs	r3, #2
 800f582:	21d0      	movs	r1, #208	; 0xd0
 800f584:	4803      	ldr	r0, [pc, #12]	; (800f594 <i2c_write_byte+0x34>)
 800f586:	f7f3 f9ab 	bl	80028e0 <HAL_I2C_Master_Transmit>
 800f58a:	4603      	mov	r3, r0
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	3710      	adds	r7, #16
 800f590:	46bd      	mov	sp, r7
 800f592:	bd80      	pop	{r7, pc}
 800f594:	20019448 	.word	0x20019448

0800f598 <i2c_read_byte>:


uint8_t i2c_read_byte(uint8_t addr)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b088      	sub	sp, #32
 800f59c:	af02      	add	r7, sp, #8
 800f59e:	4603      	mov	r3, r0
 800f5a0:	71fb      	strb	r3, [r7, #7]
	uint8_t pData[2];
	pData[0] = addr;
 800f5a2:	79fb      	ldrb	r3, [r7, #7]
 800f5a4:	733b      	strb	r3, [r7, #12]
	pData[1] = 0;
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	737b      	strb	r3, [r7, #13]

	int retval = HAL_I2C_Master_Transmit(&hi2c1, IMU_ADDR<<1, pData, 1 , 50);
 800f5aa:	f107 020c 	add.w	r2, r7, #12
 800f5ae:	2332      	movs	r3, #50	; 0x32
 800f5b0:	9300      	str	r3, [sp, #0]
 800f5b2:	2301      	movs	r3, #1
 800f5b4:	21d0      	movs	r1, #208	; 0xd0
 800f5b6:	480a      	ldr	r0, [pc, #40]	; (800f5e0 <i2c_read_byte+0x48>)
 800f5b8:	f7f3 f992 	bl	80028e0 <HAL_I2C_Master_Transmit>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	617b      	str	r3, [r7, #20]
	int retval2 = HAL_I2C_Master_Receive(&hi2c1, IMU_ADDR<<1, pData, 1 , 50);
 800f5c0:	f107 020c 	add.w	r2, r7, #12
 800f5c4:	2332      	movs	r3, #50	; 0x32
 800f5c6:	9300      	str	r3, [sp, #0]
 800f5c8:	2301      	movs	r3, #1
 800f5ca:	21d0      	movs	r1, #208	; 0xd0
 800f5cc:	4804      	ldr	r0, [pc, #16]	; (800f5e0 <i2c_read_byte+0x48>)
 800f5ce:	f7f3 fa95 	bl	8002afc <HAL_I2C_Master_Receive>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	613b      	str	r3, [r7, #16]
	if( retval2 != HAL_OK)
	{
		//asm("bkpt");
	}

	return pData[0];
 800f5d6:	7b3b      	ldrb	r3, [r7, #12]
}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	3718      	adds	r7, #24
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	bd80      	pop	{r7, pc}
 800f5e0:	20019448 	.word	0x20019448

0800f5e4 <getSensorValuesSlow>:
		}
	}
}

void getSensorValuesSlow()	//kiolvassa a gyorsulsmr regisztereit.
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	af00      	add	r7, sp, #0
	AccX = i2c_read_byte(ACCEL_XOUT_H)<<8;
 800f5e8:	203b      	movs	r0, #59	; 0x3b
 800f5ea:	f7ff ffd5 	bl	800f598 <i2c_read_byte>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	021b      	lsls	r3, r3, #8
 800f5f2:	b21a      	sxth	r2, r3
 800f5f4:	4b3f      	ldr	r3, [pc, #252]	; (800f6f4 <getSensorValuesSlow+0x110>)
 800f5f6:	801a      	strh	r2, [r3, #0]
	AccX += i2c_read_byte(ACCEL_XOUT_L);
 800f5f8:	203c      	movs	r0, #60	; 0x3c
 800f5fa:	f7ff ffcd 	bl	800f598 <i2c_read_byte>
 800f5fe:	4603      	mov	r3, r0
 800f600:	b29a      	uxth	r2, r3
 800f602:	4b3c      	ldr	r3, [pc, #240]	; (800f6f4 <getSensorValuesSlow+0x110>)
 800f604:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f608:	b29b      	uxth	r3, r3
 800f60a:	4413      	add	r3, r2
 800f60c:	b29b      	uxth	r3, r3
 800f60e:	b21a      	sxth	r2, r3
 800f610:	4b38      	ldr	r3, [pc, #224]	; (800f6f4 <getSensorValuesSlow+0x110>)
 800f612:	801a      	strh	r2, [r3, #0]
	AccY = i2c_read_byte(ACCEL_YOUT_H)<<8;
 800f614:	203d      	movs	r0, #61	; 0x3d
 800f616:	f7ff ffbf 	bl	800f598 <i2c_read_byte>
 800f61a:	4603      	mov	r3, r0
 800f61c:	021b      	lsls	r3, r3, #8
 800f61e:	b21a      	sxth	r2, r3
 800f620:	4b35      	ldr	r3, [pc, #212]	; (800f6f8 <getSensorValuesSlow+0x114>)
 800f622:	801a      	strh	r2, [r3, #0]
	AccY += i2c_read_byte(ACCEL_YOUT_L);
 800f624:	203e      	movs	r0, #62	; 0x3e
 800f626:	f7ff ffb7 	bl	800f598 <i2c_read_byte>
 800f62a:	4603      	mov	r3, r0
 800f62c:	b29a      	uxth	r2, r3
 800f62e:	4b32      	ldr	r3, [pc, #200]	; (800f6f8 <getSensorValuesSlow+0x114>)
 800f630:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f634:	b29b      	uxth	r3, r3
 800f636:	4413      	add	r3, r2
 800f638:	b29b      	uxth	r3, r3
 800f63a:	b21a      	sxth	r2, r3
 800f63c:	4b2e      	ldr	r3, [pc, #184]	; (800f6f8 <getSensorValuesSlow+0x114>)
 800f63e:	801a      	strh	r2, [r3, #0]
	AccZ = i2c_read_byte(ACCEL_ZOUT_H)<<8;
 800f640:	203f      	movs	r0, #63	; 0x3f
 800f642:	f7ff ffa9 	bl	800f598 <i2c_read_byte>
 800f646:	4603      	mov	r3, r0
 800f648:	021b      	lsls	r3, r3, #8
 800f64a:	b21a      	sxth	r2, r3
 800f64c:	4b2b      	ldr	r3, [pc, #172]	; (800f6fc <getSensorValuesSlow+0x118>)
 800f64e:	801a      	strh	r2, [r3, #0]
	AccZ += i2c_read_byte(ACCEL_ZOUT_L);
 800f650:	2040      	movs	r0, #64	; 0x40
 800f652:	f7ff ffa1 	bl	800f598 <i2c_read_byte>
 800f656:	4603      	mov	r3, r0
 800f658:	b29a      	uxth	r2, r3
 800f65a:	4b28      	ldr	r3, [pc, #160]	; (800f6fc <getSensorValuesSlow+0x118>)
 800f65c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f660:	b29b      	uxth	r3, r3
 800f662:	4413      	add	r3, r2
 800f664:	b29b      	uxth	r3, r3
 800f666:	b21a      	sxth	r2, r3
 800f668:	4b24      	ldr	r3, [pc, #144]	; (800f6fc <getSensorValuesSlow+0x118>)
 800f66a:	801a      	strh	r2, [r3, #0]

	GyroX = i2c_read_byte(GYRO_XOUT_H)<<8;
 800f66c:	2043      	movs	r0, #67	; 0x43
 800f66e:	f7ff ff93 	bl	800f598 <i2c_read_byte>
 800f672:	4603      	mov	r3, r0
 800f674:	021b      	lsls	r3, r3, #8
 800f676:	b21a      	sxth	r2, r3
 800f678:	4b21      	ldr	r3, [pc, #132]	; (800f700 <getSensorValuesSlow+0x11c>)
 800f67a:	801a      	strh	r2, [r3, #0]
	GyroX += i2c_read_byte(GYRO_XOUT_L);
 800f67c:	2044      	movs	r0, #68	; 0x44
 800f67e:	f7ff ff8b 	bl	800f598 <i2c_read_byte>
 800f682:	4603      	mov	r3, r0
 800f684:	b29a      	uxth	r2, r3
 800f686:	4b1e      	ldr	r3, [pc, #120]	; (800f700 <getSensorValuesSlow+0x11c>)
 800f688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f68c:	b29b      	uxth	r3, r3
 800f68e:	4413      	add	r3, r2
 800f690:	b29b      	uxth	r3, r3
 800f692:	b21a      	sxth	r2, r3
 800f694:	4b1a      	ldr	r3, [pc, #104]	; (800f700 <getSensorValuesSlow+0x11c>)
 800f696:	801a      	strh	r2, [r3, #0]
	GyroY = i2c_read_byte(GYRO_YOUT_H)<<8;
 800f698:	2045      	movs	r0, #69	; 0x45
 800f69a:	f7ff ff7d 	bl	800f598 <i2c_read_byte>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	021b      	lsls	r3, r3, #8
 800f6a2:	b21a      	sxth	r2, r3
 800f6a4:	4b17      	ldr	r3, [pc, #92]	; (800f704 <getSensorValuesSlow+0x120>)
 800f6a6:	801a      	strh	r2, [r3, #0]
	GyroY += i2c_read_byte(GYRO_YOUT_L);
 800f6a8:	2046      	movs	r0, #70	; 0x46
 800f6aa:	f7ff ff75 	bl	800f598 <i2c_read_byte>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	b29a      	uxth	r2, r3
 800f6b2:	4b14      	ldr	r3, [pc, #80]	; (800f704 <getSensorValuesSlow+0x120>)
 800f6b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f6b8:	b29b      	uxth	r3, r3
 800f6ba:	4413      	add	r3, r2
 800f6bc:	b29b      	uxth	r3, r3
 800f6be:	b21a      	sxth	r2, r3
 800f6c0:	4b10      	ldr	r3, [pc, #64]	; (800f704 <getSensorValuesSlow+0x120>)
 800f6c2:	801a      	strh	r2, [r3, #0]
	GyroZ = i2c_read_byte(GYRO_ZOUT_H)<<8;
 800f6c4:	2047      	movs	r0, #71	; 0x47
 800f6c6:	f7ff ff67 	bl	800f598 <i2c_read_byte>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	021b      	lsls	r3, r3, #8
 800f6ce:	b21a      	sxth	r2, r3
 800f6d0:	4b0d      	ldr	r3, [pc, #52]	; (800f708 <getSensorValuesSlow+0x124>)
 800f6d2:	801a      	strh	r2, [r3, #0]
	GyroZ += i2c_read_byte(GYRO_ZOUT_L);
 800f6d4:	2048      	movs	r0, #72	; 0x48
 800f6d6:	f7ff ff5f 	bl	800f598 <i2c_read_byte>
 800f6da:	4603      	mov	r3, r0
 800f6dc:	b29a      	uxth	r2, r3
 800f6de:	4b0a      	ldr	r3, [pc, #40]	; (800f708 <getSensorValuesSlow+0x124>)
 800f6e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f6e4:	b29b      	uxth	r3, r3
 800f6e6:	4413      	add	r3, r2
 800f6e8:	b29b      	uxth	r3, r3
 800f6ea:	b21a      	sxth	r2, r3
 800f6ec:	4b06      	ldr	r3, [pc, #24]	; (800f708 <getSensorValuesSlow+0x124>)
 800f6ee:	801a      	strh	r2, [r3, #0]
}
 800f6f0:	bf00      	nop
 800f6f2:	bd80      	pop	{r7, pc}
 800f6f4:	20019c4a 	.word	0x20019c4a
 800f6f8:	20019c2c 	.word	0x20019c2c
 800f6fc:	20019c46 	.word	0x20019c46
 800f700:	20019c36 	.word	0x20019c36
 800f704:	20019c48 	.word	0x20019c48
 800f708:	20019c4c 	.word	0x20019c4c
 800f70c:	00000000 	.word	0x00000000

0800f710 <ProcessData>:
	GyroY = (GyroDataRaw[2] << 8)  + GyroDataRaw[3];
	GyroZ = (GyroDataRaw[4] << 8)  + GyroDataRaw[5];
}

void ProcessData()
{
 800f710:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f714:	b088      	sub	sp, #32
 800f716:	af00      	add	r7, sp, #0
	static float angle_pitch = 0;
	static float angle_roll = 0;
	static float angle_yaw = 0;

	//Subtract the offset values from the raw gyro values
	GyroX -= GyroXCalib;
 800f718:	4bd7      	ldr	r3, [pc, #860]	; (800fa78 <ProcessData+0x368>)
 800f71a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f71e:	ee07 3a90 	vmov	s15, r3
 800f722:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f726:	4bd5      	ldr	r3, [pc, #852]	; (800fa7c <ProcessData+0x36c>)
 800f728:	edd3 7a00 	vldr	s15, [r3]
 800f72c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f730:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f734:	edc7 7a01 	vstr	s15, [r7, #4]
 800f738:	88bb      	ldrh	r3, [r7, #4]
 800f73a:	b21a      	sxth	r2, r3
 800f73c:	4bce      	ldr	r3, [pc, #824]	; (800fa78 <ProcessData+0x368>)
 800f73e:	801a      	strh	r2, [r3, #0]
	GyroY -= GyroYCalib;
 800f740:	4bcf      	ldr	r3, [pc, #828]	; (800fa80 <ProcessData+0x370>)
 800f742:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f746:	ee07 3a90 	vmov	s15, r3
 800f74a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f74e:	4bcd      	ldr	r3, [pc, #820]	; (800fa84 <ProcessData+0x374>)
 800f750:	edd3 7a00 	vldr	s15, [r3]
 800f754:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f758:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f75c:	edc7 7a01 	vstr	s15, [r7, #4]
 800f760:	88bb      	ldrh	r3, [r7, #4]
 800f762:	b21a      	sxth	r2, r3
 800f764:	4bc6      	ldr	r3, [pc, #792]	; (800fa80 <ProcessData+0x370>)
 800f766:	801a      	strh	r2, [r3, #0]
	GyroZ -= GyroZCalib;
 800f768:	4bc7      	ldr	r3, [pc, #796]	; (800fa88 <ProcessData+0x378>)
 800f76a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f76e:	ee07 3a90 	vmov	s15, r3
 800f772:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f776:	4bc5      	ldr	r3, [pc, #788]	; (800fa8c <ProcessData+0x37c>)
 800f778:	edd3 7a00 	vldr	s15, [r3]
 800f77c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f780:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f784:	edc7 7a01 	vstr	s15, [r7, #4]
 800f788:	88bb      	ldrh	r3, [r7, #4]
 800f78a:	b21a      	sxth	r2, r3
 800f78c:	4bbe      	ldr	r3, [pc, #760]	; (800fa88 <ProcessData+0x378>)
 800f78e:	801a      	strh	r2, [r3, #0]

	//Gyro angle calculations. Integrate angular velocity by sampling time to get angle.
	angle_pitch += deltaTsec * GyroX / GYRO_SENS_FS500;                                   //Calculate the traveled pitch angle and add this to the angle_pitch variable
 800f790:	4bb9      	ldr	r3, [pc, #740]	; (800fa78 <ProcessData+0x368>)
 800f792:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f796:	ee07 3a90 	vmov	s15, r3
 800f79a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f79e:	ed9f 7abc 	vldr	s14, [pc, #752]	; 800fa90 <ProcessData+0x380>
 800f7a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f7a6:	eddf 6abb 	vldr	s13, [pc, #748]	; 800fa94 <ProcessData+0x384>
 800f7aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800f7ae:	4bba      	ldr	r3, [pc, #744]	; (800fa98 <ProcessData+0x388>)
 800f7b0:	edd3 7a00 	vldr	s15, [r3]
 800f7b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f7b8:	4bb7      	ldr	r3, [pc, #732]	; (800fa98 <ProcessData+0x388>)
 800f7ba:	edc3 7a00 	vstr	s15, [r3]
	angle_roll += deltaTsec * GyroY / GYRO_SENS_FS500;                                    //Calculate the traveled roll angle and add this to the angle_roll variable
 800f7be:	4bb0      	ldr	r3, [pc, #704]	; (800fa80 <ProcessData+0x370>)
 800f7c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f7c4:	ee07 3a90 	vmov	s15, r3
 800f7c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f7cc:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 800fa90 <ProcessData+0x380>
 800f7d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f7d4:	eddf 6aaf 	vldr	s13, [pc, #700]	; 800fa94 <ProcessData+0x384>
 800f7d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800f7dc:	4baf      	ldr	r3, [pc, #700]	; (800fa9c <ProcessData+0x38c>)
 800f7de:	edd3 7a00 	vldr	s15, [r3]
 800f7e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f7e6:	4bad      	ldr	r3, [pc, #692]	; (800fa9c <ProcessData+0x38c>)
 800f7e8:	edc3 7a00 	vstr	s15, [r3]
	angle_yaw += deltaTsec * GyroZ / GYRO_SENS_FS500;
 800f7ec:	4ba6      	ldr	r3, [pc, #664]	; (800fa88 <ProcessData+0x378>)
 800f7ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f7f2:	ee07 3a90 	vmov	s15, r3
 800f7f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f7fa:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 800fa90 <ProcessData+0x380>
 800f7fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f802:	eddf 6aa4 	vldr	s13, [pc, #656]	; 800fa94 <ProcessData+0x384>
 800f806:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800f80a:	4ba5      	ldr	r3, [pc, #660]	; (800faa0 <ProcessData+0x390>)
 800f80c:	edd3 7a00 	vldr	s15, [r3]
 800f810:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f814:	4ba2      	ldr	r3, [pc, #648]	; (800faa0 <ProcessData+0x390>)
 800f816:	edc3 7a00 	vstr	s15, [r3]

	//Gyro compensate with yaw.
	angle_pitch += angle_roll * sin((float)GyroZ * (deltaTsec / GYRO_SENS_FS500) * (PI / 180.0));               //If the IMU has yawed transfer the roll angle to the pitch angel
 800f81a:	4b9f      	ldr	r3, [pc, #636]	; (800fa98 <ProcessData+0x388>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	4618      	mov	r0, r3
 800f820:	f7f0 fe5a 	bl	80004d8 <__aeabi_f2d>
 800f824:	4604      	mov	r4, r0
 800f826:	460d      	mov	r5, r1
 800f828:	4b9c      	ldr	r3, [pc, #624]	; (800fa9c <ProcessData+0x38c>)
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	4618      	mov	r0, r3
 800f82e:	f7f0 fe53 	bl	80004d8 <__aeabi_f2d>
 800f832:	4680      	mov	r8, r0
 800f834:	4689      	mov	r9, r1
 800f836:	4b94      	ldr	r3, [pc, #592]	; (800fa88 <ProcessData+0x378>)
 800f838:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f83c:	ee07 3a90 	vmov	s15, r3
 800f840:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f844:	ed9f 6a92 	vldr	s12, [pc, #584]	; 800fa90 <ProcessData+0x380>
 800f848:	eddf 6a92 	vldr	s13, [pc, #584]	; 800fa94 <ProcessData+0x384>
 800f84c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800f850:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f854:	ee17 0a90 	vmov	r0, s15
 800f858:	f7f0 fe3e 	bl	80004d8 <__aeabi_f2d>
 800f85c:	a380      	add	r3, pc, #512	; (adr r3, 800fa60 <ProcessData+0x350>)
 800f85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f862:	f7f0 fe8d 	bl	8000580 <__aeabi_dmul>
 800f866:	4602      	mov	r2, r0
 800f868:	460b      	mov	r3, r1
 800f86a:	ec43 2b17 	vmov	d7, r2, r3
 800f86e:	eeb0 0a47 	vmov.f32	s0, s14
 800f872:	eef0 0a67 	vmov.f32	s1, s15
 800f876:	f002 fab3 	bl	8011de0 <sin>
 800f87a:	ec53 2b10 	vmov	r2, r3, d0
 800f87e:	4640      	mov	r0, r8
 800f880:	4649      	mov	r1, r9
 800f882:	f7f0 fe7d 	bl	8000580 <__aeabi_dmul>
 800f886:	4602      	mov	r2, r0
 800f888:	460b      	mov	r3, r1
 800f88a:	4620      	mov	r0, r4
 800f88c:	4629      	mov	r1, r5
 800f88e:	f7f0 fcc5 	bl	800021c <__adddf3>
 800f892:	4603      	mov	r3, r0
 800f894:	460c      	mov	r4, r1
 800f896:	4618      	mov	r0, r3
 800f898:	4621      	mov	r1, r4
 800f89a:	f7f1 f949 	bl	8000b30 <__aeabi_d2f>
 800f89e:	4602      	mov	r2, r0
 800f8a0:	4b7d      	ldr	r3, [pc, #500]	; (800fa98 <ProcessData+0x388>)
 800f8a2:	601a      	str	r2, [r3, #0]
	angle_roll -= angle_pitch * sin((float)GyroZ * (deltaTsec / GYRO_SENS_FS500) * (PI / 180.0));               //If the IMU has yawed transfer the pitch angle to the roll angel
 800f8a4:	4b7d      	ldr	r3, [pc, #500]	; (800fa9c <ProcessData+0x38c>)
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f7f0 fe15 	bl	80004d8 <__aeabi_f2d>
 800f8ae:	4604      	mov	r4, r0
 800f8b0:	460d      	mov	r5, r1
 800f8b2:	4b79      	ldr	r3, [pc, #484]	; (800fa98 <ProcessData+0x388>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	f7f0 fe0e 	bl	80004d8 <__aeabi_f2d>
 800f8bc:	4680      	mov	r8, r0
 800f8be:	4689      	mov	r9, r1
 800f8c0:	4b71      	ldr	r3, [pc, #452]	; (800fa88 <ProcessData+0x378>)
 800f8c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f8c6:	ee07 3a90 	vmov	s15, r3
 800f8ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f8ce:	ed9f 6a70 	vldr	s12, [pc, #448]	; 800fa90 <ProcessData+0x380>
 800f8d2:	eddf 6a70 	vldr	s13, [pc, #448]	; 800fa94 <ProcessData+0x384>
 800f8d6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800f8da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8de:	ee17 0a90 	vmov	r0, s15
 800f8e2:	f7f0 fdf9 	bl	80004d8 <__aeabi_f2d>
 800f8e6:	a35e      	add	r3, pc, #376	; (adr r3, 800fa60 <ProcessData+0x350>)
 800f8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ec:	f7f0 fe48 	bl	8000580 <__aeabi_dmul>
 800f8f0:	4602      	mov	r2, r0
 800f8f2:	460b      	mov	r3, r1
 800f8f4:	ec43 2b17 	vmov	d7, r2, r3
 800f8f8:	eeb0 0a47 	vmov.f32	s0, s14
 800f8fc:	eef0 0a67 	vmov.f32	s1, s15
 800f900:	f002 fa6e 	bl	8011de0 <sin>
 800f904:	ec53 2b10 	vmov	r2, r3, d0
 800f908:	4640      	mov	r0, r8
 800f90a:	4649      	mov	r1, r9
 800f90c:	f7f0 fe38 	bl	8000580 <__aeabi_dmul>
 800f910:	4602      	mov	r2, r0
 800f912:	460b      	mov	r3, r1
 800f914:	4620      	mov	r0, r4
 800f916:	4629      	mov	r1, r5
 800f918:	f7f0 fc7e 	bl	8000218 <__aeabi_dsub>
 800f91c:	4603      	mov	r3, r0
 800f91e:	460c      	mov	r4, r1
 800f920:	4618      	mov	r0, r3
 800f922:	4621      	mov	r1, r4
 800f924:	f7f1 f904 	bl	8000b30 <__aeabi_d2f>
 800f928:	4602      	mov	r2, r0
 800f92a:	4b5c      	ldr	r3, [pc, #368]	; (800fa9c <ProcessData+0x38c>)
 800f92c:	601a      	str	r2, [r3, #0]

	//Calculate angles by accelerometer measurements
	double acc_vector_squaresum = ((float)AccX * (float)AccX) + ((float)AccY * (float)AccY) + ((float)AccZ * (float)AccZ);
 800f92e:	4b5d      	ldr	r3, [pc, #372]	; (800faa4 <ProcessData+0x394>)
 800f930:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f934:	ee07 3a90 	vmov	s15, r3
 800f938:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f93c:	4b59      	ldr	r3, [pc, #356]	; (800faa4 <ProcessData+0x394>)
 800f93e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f942:	ee07 3a90 	vmov	s15, r3
 800f946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f94a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f94e:	4b56      	ldr	r3, [pc, #344]	; (800faa8 <ProcessData+0x398>)
 800f950:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f954:	ee07 3a90 	vmov	s15, r3
 800f958:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f95c:	4b52      	ldr	r3, [pc, #328]	; (800faa8 <ProcessData+0x398>)
 800f95e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f962:	ee07 3a90 	vmov	s15, r3
 800f966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f96a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f96e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f972:	4b4e      	ldr	r3, [pc, #312]	; (800faac <ProcessData+0x39c>)
 800f974:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f978:	ee07 3a90 	vmov	s15, r3
 800f97c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f980:	4b4a      	ldr	r3, [pc, #296]	; (800faac <ProcessData+0x39c>)
 800f982:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f986:	ee07 3a90 	vmov	s15, r3
 800f98a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f98e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f992:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f996:	ee17 0a90 	vmov	r0, s15
 800f99a:	f7f0 fd9d 	bl	80004d8 <__aeabi_f2d>
 800f99e:	4603      	mov	r3, r0
 800f9a0:	460c      	mov	r4, r1
 800f9a2:	e9c7 3406 	strd	r3, r4, [r7, #24]
	acc_total_vector = sqrt(acc_vector_squaresum);		//Calculate the total accelerometer vector
 800f9a6:	ed97 0b06 	vldr	d0, [r7, #24]
 800f9aa:	f002 fb35 	bl	8012018 <sqrt>
 800f9ae:	ed87 0b04 	vstr	d0, [r7, #16]

	//calculate pitch and roll angles, from the total gravity vector
	angle_pitch_acc = asin((float)AccY/acc_total_vector)* (180/PI);       //Calculate the pitch angle and convert to degrees
 800f9b2:	4b3d      	ldr	r3, [pc, #244]	; (800faa8 <ProcessData+0x398>)
 800f9b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f9b8:	ee07 3a90 	vmov	s15, r3
 800f9bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f9c0:	ee17 0a90 	vmov	r0, s15
 800f9c4:	f7f0 fd88 	bl	80004d8 <__aeabi_f2d>
 800f9c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f9cc:	f7f0 ff02 	bl	80007d4 <__aeabi_ddiv>
 800f9d0:	4603      	mov	r3, r0
 800f9d2:	460c      	mov	r4, r1
 800f9d4:	ec44 3b17 	vmov	d7, r3, r4
 800f9d8:	eeb0 0a47 	vmov.f32	s0, s14
 800f9dc:	eef0 0a67 	vmov.f32	s1, s15
 800f9e0:	f002 fa46 	bl	8011e70 <asin>
 800f9e4:	ec51 0b10 	vmov	r0, r1, d0
 800f9e8:	a31f      	add	r3, pc, #124	; (adr r3, 800fa68 <ProcessData+0x358>)
 800f9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ee:	f7f0 fdc7 	bl	8000580 <__aeabi_dmul>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	460c      	mov	r4, r1
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	4621      	mov	r1, r4
 800f9fa:	f7f1 f899 	bl	8000b30 <__aeabi_d2f>
 800f9fe:	4603      	mov	r3, r0
 800fa00:	60fb      	str	r3, [r7, #12]
	angle_roll_acc = asin((float)AccX/acc_total_vector)* (-180/PI);       //Calculate the roll angle and convert to degrees
 800fa02:	4b28      	ldr	r3, [pc, #160]	; (800faa4 <ProcessData+0x394>)
 800fa04:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fa08:	ee07 3a90 	vmov	s15, r3
 800fa0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa10:	ee17 0a90 	vmov	r0, s15
 800fa14:	f7f0 fd60 	bl	80004d8 <__aeabi_f2d>
 800fa18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800fa1c:	f7f0 feda 	bl	80007d4 <__aeabi_ddiv>
 800fa20:	4603      	mov	r3, r0
 800fa22:	460c      	mov	r4, r1
 800fa24:	ec44 3b17 	vmov	d7, r3, r4
 800fa28:	eeb0 0a47 	vmov.f32	s0, s14
 800fa2c:	eef0 0a67 	vmov.f32	s1, s15
 800fa30:	f002 fa1e 	bl	8011e70 <asin>
 800fa34:	ec51 0b10 	vmov	r0, r1, d0
 800fa38:	a30d      	add	r3, pc, #52	; (adr r3, 800fa70 <ProcessData+0x360>)
 800fa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa3e:	f7f0 fd9f 	bl	8000580 <__aeabi_dmul>
 800fa42:	4603      	mov	r3, r0
 800fa44:	460c      	mov	r4, r1
 800fa46:	4618      	mov	r0, r3
 800fa48:	4621      	mov	r1, r4
 800fa4a:	f7f1 f871 	bl	8000b30 <__aeabi_d2f>
 800fa4e:	4603      	mov	r3, r0
 800fa50:	60bb      	str	r3, [r7, #8]

	angle_pitch_acc -= 0.0;                                              //Accelerometer calibration value for pitch
	angle_roll_acc -= 0.0;                                               //Accelerometer calibration value for roll

	//use complementary filter to weigh gyro and accelerometer data
	angle_pitch = angle_pitch * 0.98 + angle_pitch_acc * 0.02;     //Correct the drift of the gyro pitch angle with the accelerometer pitch angle with complementary filter
 800fa52:	4b11      	ldr	r3, [pc, #68]	; (800fa98 <ProcessData+0x388>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	4618      	mov	r0, r3
 800fa58:	f7f0 fd3e 	bl	80004d8 <__aeabi_f2d>
 800fa5c:	e028      	b.n	800fab0 <ProcessData+0x3a0>
 800fa5e:	bf00      	nop
 800fa60:	a2529e84 	.word	0xa2529e84
 800fa64:	3f91df46 	.word	0x3f91df46
 800fa68:	1a63bfe5 	.word	0x1a63bfe5
 800fa6c:	404ca5dc 	.word	0x404ca5dc
 800fa70:	1a63bfe5 	.word	0x1a63bfe5
 800fa74:	c04ca5dc 	.word	0xc04ca5dc
 800fa78:	20019c36 	.word	0x20019c36
 800fa7c:	20018924 	.word	0x20018924
 800fa80:	20019c48 	.word	0x20019c48
 800fa84:	20018928 	.word	0x20018928
 800fa88:	20019c4c 	.word	0x20019c4c
 800fa8c:	2001892c 	.word	0x2001892c
 800fa90:	3c23d70a 	.word	0x3c23d70a
 800fa94:	42830000 	.word	0x42830000
 800fa98:	20018930 	.word	0x20018930
 800fa9c:	20018934 	.word	0x20018934
 800faa0:	20018938 	.word	0x20018938
 800faa4:	20019c4a 	.word	0x20019c4a
 800faa8:	20019c2c 	.word	0x20019c2c
 800faac:	20019c46 	.word	0x20019c46
 800fab0:	a32b      	add	r3, pc, #172	; (adr r3, 800fb60 <ProcessData+0x450>)
 800fab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab6:	f7f0 fd63 	bl	8000580 <__aeabi_dmul>
 800faba:	4603      	mov	r3, r0
 800fabc:	460c      	mov	r4, r1
 800fabe:	4625      	mov	r5, r4
 800fac0:	461c      	mov	r4, r3
 800fac2:	68f8      	ldr	r0, [r7, #12]
 800fac4:	f7f0 fd08 	bl	80004d8 <__aeabi_f2d>
 800fac8:	a327      	add	r3, pc, #156	; (adr r3, 800fb68 <ProcessData+0x458>)
 800faca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800face:	f7f0 fd57 	bl	8000580 <__aeabi_dmul>
 800fad2:	4602      	mov	r2, r0
 800fad4:	460b      	mov	r3, r1
 800fad6:	4620      	mov	r0, r4
 800fad8:	4629      	mov	r1, r5
 800fada:	f7f0 fb9f 	bl	800021c <__adddf3>
 800fade:	4603      	mov	r3, r0
 800fae0:	460c      	mov	r4, r1
 800fae2:	4618      	mov	r0, r3
 800fae4:	4621      	mov	r1, r4
 800fae6:	f7f1 f823 	bl	8000b30 <__aeabi_d2f>
 800faea:	4602      	mov	r2, r0
 800faec:	4b20      	ldr	r3, [pc, #128]	; (800fb70 <ProcessData+0x460>)
 800faee:	601a      	str	r2, [r3, #0]
	angle_roll = angle_roll * 0.98 + angle_roll_acc * 0.02;        //Correct the drift of the gyro roll angle with the accelerometer roll angle with complementary filter
 800faf0:	4b20      	ldr	r3, [pc, #128]	; (800fb74 <ProcessData+0x464>)
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	4618      	mov	r0, r3
 800faf6:	f7f0 fcef 	bl	80004d8 <__aeabi_f2d>
 800fafa:	a319      	add	r3, pc, #100	; (adr r3, 800fb60 <ProcessData+0x450>)
 800fafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb00:	f7f0 fd3e 	bl	8000580 <__aeabi_dmul>
 800fb04:	4603      	mov	r3, r0
 800fb06:	460c      	mov	r4, r1
 800fb08:	4625      	mov	r5, r4
 800fb0a:	461c      	mov	r4, r3
 800fb0c:	68b8      	ldr	r0, [r7, #8]
 800fb0e:	f7f0 fce3 	bl	80004d8 <__aeabi_f2d>
 800fb12:	a315      	add	r3, pc, #84	; (adr r3, 800fb68 <ProcessData+0x458>)
 800fb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb18:	f7f0 fd32 	bl	8000580 <__aeabi_dmul>
 800fb1c:	4602      	mov	r2, r0
 800fb1e:	460b      	mov	r3, r1
 800fb20:	4620      	mov	r0, r4
 800fb22:	4629      	mov	r1, r5
 800fb24:	f7f0 fb7a 	bl	800021c <__adddf3>
 800fb28:	4603      	mov	r3, r0
 800fb2a:	460c      	mov	r4, r1
 800fb2c:	4618      	mov	r0, r3
 800fb2e:	4621      	mov	r1, r4
 800fb30:	f7f0 fffe 	bl	8000b30 <__aeabi_d2f>
 800fb34:	4602      	mov	r2, r0
 800fb36:	4b0f      	ldr	r3, [pc, #60]	; (800fb74 <ProcessData+0x464>)
 800fb38:	601a      	str	r2, [r3, #0]

	AngularX = angle_roll;
 800fb3a:	4b0e      	ldr	r3, [pc, #56]	; (800fb74 <ProcessData+0x464>)
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	4a0e      	ldr	r2, [pc, #56]	; (800fb78 <ProcessData+0x468>)
 800fb40:	6013      	str	r3, [r2, #0]
	AngularY = angle_pitch;
 800fb42:	4b0b      	ldr	r3, [pc, #44]	; (800fb70 <ProcessData+0x460>)
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	4a0d      	ldr	r2, [pc, #52]	; (800fb7c <ProcessData+0x46c>)
 800fb48:	6013      	str	r3, [r2, #0]
	AngularZ = angle_yaw;
 800fb4a:	4b0d      	ldr	r3, [pc, #52]	; (800fb80 <ProcessData+0x470>)
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	4a0d      	ldr	r2, [pc, #52]	; (800fb84 <ProcessData+0x474>)
 800fb50:	6013      	str	r3, [r2, #0]
}
 800fb52:	bf00      	nop
 800fb54:	3720      	adds	r7, #32
 800fb56:	46bd      	mov	sp, r7
 800fb58:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800fb5c:	f3af 8000 	nop.w
 800fb60:	f5c28f5c 	.word	0xf5c28f5c
 800fb64:	3fef5c28 	.word	0x3fef5c28
 800fb68:	47ae147b 	.word	0x47ae147b
 800fb6c:	3f947ae1 	.word	0x3f947ae1
 800fb70:	20018930 	.word	0x20018930
 800fb74:	20018934 	.word	0x20018934
 800fb78:	200189b0 	.word	0x200189b0
 800fb7c:	20018c98 	.word	0x20018c98
 800fb80:	20018938 	.word	0x20018938
 800fb84:	20018bb0 	.word	0x20018bb0

0800fb88 <ReadMEMSTask>:

void ReadMEMSTask(void const * argument)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b082      	sub	sp, #8
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
	osDelay(200);
 800fb90:	20c8      	movs	r0, #200	; 0xc8
 800fb92:	f7f8 fb07 	bl	80081a4 <osDelay>
	IMU_Init();
 800fb96:	f7ff fc49 	bl	800f42c <IMU_Init>
	IMU_Calibrate();
 800fb9a:	f7ff fc63 	bl	800f464 <IMU_Calibrate>
	while(1)
	{
		getSensorValuesSlow();
 800fb9e:	f7ff fd21 	bl	800f5e4 <getSensorValuesSlow>
		ProcessData();
 800fba2:	f7ff fdb5 	bl	800f710 <ProcessData>

		osDelay(deltaTsec*1000);
 800fba6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800fbc0 <ReadMEMSTask+0x38>
 800fbaa:	eddf 7a06 	vldr	s15, [pc, #24]	; 800fbc4 <ReadMEMSTask+0x3c>
 800fbae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fbb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fbb6:	ee17 0a90 	vmov	r0, s15
 800fbba:	f7f8 faf3 	bl	80081a4 <osDelay>
		getSensorValuesSlow();
 800fbbe:	e7ee      	b.n	800fb9e <ReadMEMSTask+0x16>
 800fbc0:	3c23d70a 	.word	0x3c23d70a
 800fbc4:	447a0000 	.word	0x447a0000

0800fbc8 <InitRegisters>:

#include "register_map.h"
#include "statemachine.h"

void InitRegisters(void)
{
 800fbc8:	b490      	push	{r4, r7}
 800fbca:	b082      	sub	sp, #8
 800fbcc:	af00      	add	r7, sp, #0
	Mode = UGYESSEGI;
 800fbce:	4b7d      	ldr	r3, [pc, #500]	; (800fdc4 <InitRegisters+0x1fc>)
 800fbd0:	2201      	movs	r2, #1
 800fbd2:	701a      	strb	r2, [r3, #0]

	LinePositionFront = 0.0;
 800fbd4:	4b7c      	ldr	r3, [pc, #496]	; (800fdc8 <InitRegisters+0x200>)
 800fbd6:	f04f 0200 	mov.w	r2, #0
 800fbda:	601a      	str	r2, [r3, #0]
	LinePositionBack = 0.0;
 800fbdc:	4b7b      	ldr	r3, [pc, #492]	; (800fdcc <InitRegisters+0x204>)
 800fbde:	f04f 0200 	mov.w	r2, #0
 800fbe2:	601a      	str	r2, [r3, #0]
	LineAngle = 0.0;
 800fbe4:	4b7a      	ldr	r3, [pc, #488]	; (800fdd0 <InitRegisters+0x208>)
 800fbe6:	f04f 0200 	mov.w	r2, #0
 800fbea:	601a      	str	r2, [r3, #0]
	LineNumFront = 0;
 800fbec:	4b79      	ldr	r3, [pc, #484]	; (800fdd4 <InitRegisters+0x20c>)
 800fbee:	2200      	movs	r2, #0
 800fbf0:	701a      	strb	r2, [r3, #0]
	LineNumBack = 0;
 800fbf2:	4b79      	ldr	r3, [pc, #484]	; (800fdd8 <InitRegisters+0x210>)
 800fbf4:	2200      	movs	r2, #0
 800fbf6:	701a      	strb	r2, [r3, #0]
	SELFTEST = 0x00;
 800fbf8:	4b78      	ldr	r3, [pc, #480]	; (800fddc <InitRegisters+0x214>)
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	701a      	strb	r2, [r3, #0]
	DebugFirstRun = 0xFF;
 800fbfe:	4b78      	ldr	r3, [pc, #480]	; (800fde0 <InitRegisters+0x218>)
 800fc00:	22ff      	movs	r2, #255	; 0xff
 800fc02:	701a      	strb	r2, [r3, #0]
	CalibRequestState = 0;
 800fc04:	4b77      	ldr	r3, [pc, #476]	; (800fde4 <InitRegisters+0x21c>)
 800fc06:	2200      	movs	r2, #0
 800fc08:	701a      	strb	r2, [r3, #0]

	BatteryLogic = 0;
 800fc0a:	4b77      	ldr	r3, [pc, #476]	; (800fde8 <InitRegisters+0x220>)
 800fc0c:	f04f 0200 	mov.w	r2, #0
 800fc10:	601a      	str	r2, [r3, #0]
	BatteryMotor = 0;
 800fc12:	4b76      	ldr	r3, [pc, #472]	; (800fdec <InitRegisters+0x224>)
 800fc14:	f04f 0200 	mov.w	r2, #0
 800fc18:	601a      	str	r2, [r3, #0]

	DebugState = 0x00;
 800fc1a:	4b75      	ldr	r3, [pc, #468]	; (800fdf0 <InitRegisters+0x228>)
 800fc1c:	2200      	movs	r2, #0
 800fc1e:	701a      	strb	r2, [r3, #0]
	DebugMode = 0x00;
 800fc20:	4b74      	ldr	r3, [pc, #464]	; (800fdf4 <InitRegisters+0x22c>)
 800fc22:	2200      	movs	r2, #0
 800fc24:	701a      	strb	r2, [r3, #0]
	Running = RUN_STOP;
 800fc26:	4b74      	ldr	r3, [pc, #464]	; (800fdf8 <InitRegisters+0x230>)
 800fc28:	2201      	movs	r2, #1
 800fc2a:	701a      	strb	r2, [r3, #0]
	Timestamp = 0x00;
 800fc2c:	4a73      	ldr	r2, [pc, #460]	; (800fdfc <InitRegisters+0x234>)
 800fc2e:	f04f 0300 	mov.w	r3, #0
 800fc32:	f04f 0400 	mov.w	r4, #0
 800fc36:	e882 0018 	stmia.w	r2, {r3, r4}
	LinePositionFront = 4.4;
 800fc3a:	4b63      	ldr	r3, [pc, #396]	; (800fdc8 <InitRegisters+0x200>)
 800fc3c:	4a70      	ldr	r2, [pc, #448]	; (800fe00 <InitRegisters+0x238>)
 800fc3e:	601a      	str	r2, [r3, #0]
	LinePositionBack = 3.3;
 800fc40:	4b62      	ldr	r3, [pc, #392]	; (800fdcc <InitRegisters+0x204>)
 800fc42:	4a70      	ldr	r2, [pc, #448]	; (800fe04 <InitRegisters+0x23c>)
 800fc44:	601a      	str	r2, [r3, #0]
	LineAngle = 2.1;
 800fc46:	4b62      	ldr	r3, [pc, #392]	; (800fdd0 <InitRegisters+0x208>)
 800fc48:	4a6f      	ldr	r2, [pc, #444]	; (800fe08 <InitRegisters+0x240>)
 800fc4a:	601a      	str	r2, [r3, #0]
	LineNumFront = 0x00;
 800fc4c:	4b61      	ldr	r3, [pc, #388]	; (800fdd4 <InitRegisters+0x20c>)
 800fc4e:	2200      	movs	r2, #0
 800fc50:	701a      	strb	r2, [r3, #0]
	LineNumBack = 0x00;
 800fc52:	4b61      	ldr	r3, [pc, #388]	; (800fdd8 <InitRegisters+0x210>)
 800fc54:	2200      	movs	r2, #0
 800fc56:	701a      	strb	r2, [r3, #0]
	ActiveInfraFront = 0;
 800fc58:	4b6c      	ldr	r3, [pc, #432]	; (800fe0c <InitRegisters+0x244>)
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	701a      	strb	r2, [r3, #0]
	ActiveInfraBack = 0;
 800fc5e:	4b6c      	ldr	r3, [pc, #432]	; (800fe10 <InitRegisters+0x248>)
 800fc60:	2200      	movs	r2, #0
 800fc62:	701a      	strb	r2, [r3, #0]
	LinearX = 0x00;
 800fc64:	4b6b      	ldr	r3, [pc, #428]	; (800fe14 <InitRegisters+0x24c>)
 800fc66:	f04f 0200 	mov.w	r2, #0
 800fc6a:	601a      	str	r2, [r3, #0]
	LinearY = 0x00;
 800fc6c:	4b6a      	ldr	r3, [pc, #424]	; (800fe18 <InitRegisters+0x250>)
 800fc6e:	f04f 0200 	mov.w	r2, #0
 800fc72:	601a      	str	r2, [r3, #0]
	LinearZ = 0x00;
 800fc74:	4b69      	ldr	r3, [pc, #420]	; (800fe1c <InitRegisters+0x254>)
 800fc76:	f04f 0200 	mov.w	r2, #0
 800fc7a:	601a      	str	r2, [r3, #0]
	AngularX = 0x00;
 800fc7c:	4b68      	ldr	r3, [pc, #416]	; (800fe20 <InitRegisters+0x258>)
 800fc7e:	f04f 0200 	mov.w	r2, #0
 800fc82:	601a      	str	r2, [r3, #0]
	AngularY = 0x00;
 800fc84:	4b67      	ldr	r3, [pc, #412]	; (800fe24 <InitRegisters+0x25c>)
 800fc86:	f04f 0200 	mov.w	r2, #0
 800fc8a:	601a      	str	r2, [r3, #0]
	AngularZ = 0x00;
 800fc8c:	4b66      	ldr	r3, [pc, #408]	; (800fe28 <InitRegisters+0x260>)
 800fc8e:	f04f 0200 	mov.w	r2, #0
 800fc92:	601a      	str	r2, [r3, #0]
	DistanceFront = 0;
 800fc94:	4b65      	ldr	r3, [pc, #404]	; (800fe2c <InitRegisters+0x264>)
 800fc96:	f04f 0200 	mov.w	r2, #0
 800fc9a:	601a      	str	r2, [r3, #0]
	DistanceLeft = 0;
 800fc9c:	4b64      	ldr	r3, [pc, #400]	; (800fe30 <InitRegisters+0x268>)
 800fc9e:	f04f 0200 	mov.w	r2, #0
 800fca2:	601a      	str	r2, [r3, #0]
	DistanceRight = 0;
 800fca4:	4b63      	ldr	r3, [pc, #396]	; (800fe34 <InitRegisters+0x26c>)
 800fca6:	f04f 0200 	mov.w	r2, #0
 800fcaa:	601a      	str	r2, [r3, #0]
	Speed = 0x00;
 800fcac:	4b62      	ldr	r3, [pc, #392]	; (800fe38 <InitRegisters+0x270>)
 800fcae:	f04f 0200 	mov.w	r2, #0
 800fcb2:	601a      	str	r2, [r3, #0]
	MotorCurrent = 0;
 800fcb4:	4b61      	ldr	r3, [pc, #388]	; (800fe3c <InitRegisters+0x274>)
 800fcb6:	f04f 0200 	mov.w	r2, #0
 800fcba:	601a      	str	r2, [r3, #0]
	Uthossz = 0;
 800fcbc:	4b60      	ldr	r3, [pc, #384]	; (800fe40 <InitRegisters+0x278>)
 800fcbe:	f04f 0200 	mov.w	r2, #0
 800fcc2:	601a      	str	r2, [r3, #0]
	UthosszTarget = 0;
 800fcc4:	4b5f      	ldr	r3, [pc, #380]	; (800fe44 <InitRegisters+0x27c>)
 800fcc6:	f04f 0200 	mov.w	r2, #0
 800fcca:	601a      	str	r2, [r3, #0]

	TclMotor = 200;
 800fccc:	4b5e      	ldr	r3, [pc, #376]	; (800fe48 <InitRegisters+0x280>)
 800fcce:	22c8      	movs	r2, #200	; 0xc8
 800fcd0:	801a      	strh	r2, [r3, #0]
	OutputDivisor = 1;
 800fcd2:	4b5e      	ldr	r3, [pc, #376]	; (800fe4c <InitRegisters+0x284>)
 800fcd4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fcd8:	601a      	str	r2, [r3, #0]
	kszi = 1.1;
 800fcda:	4b5d      	ldr	r3, [pc, #372]	; (800fe50 <InitRegisters+0x288>)
 800fcdc:	4a5d      	ldr	r2, [pc, #372]	; (800fe54 <InitRegisters+0x28c>)
 800fcde:	601a      	str	r2, [r3, #0]
	D5percent = 2;
 800fce0:	4b5d      	ldr	r3, [pc, #372]	; (800fe58 <InitRegisters+0x290>)
 800fce2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800fce6:	601a      	str	r2, [r3, #0]
	D5Mul = 0.35;
 800fce8:	4b5c      	ldr	r3, [pc, #368]	; (800fe5c <InitRegisters+0x294>)
 800fcea:	4a5d      	ldr	r2, [pc, #372]	; (800fe60 <InitRegisters+0x298>)
 800fcec:	601a      	str	r2, [r3, #0]
	D5Add = 0.1;
 800fcee:	4b5d      	ldr	r3, [pc, #372]	; (800fe64 <InitRegisters+0x29c>)
 800fcf0:	4a5d      	ldr	r2, [pc, #372]	; (800fe68 <InitRegisters+0x2a0>)
 800fcf2:	601a      	str	r2, [r3, #0]
	KpWeight = 1;
 800fcf4:	4b5d      	ldr	r3, [pc, #372]	; (800fe6c <InitRegisters+0x2a4>)
 800fcf6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fcfa:	601a      	str	r2, [r3, #0]
	KdeltaWeight = 1;
 800fcfc:	4b5c      	ldr	r3, [pc, #368]	; (800fe70 <InitRegisters+0x2a8>)
 800fcfe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fd02:	601a      	str	r2, [r3, #0]

	SpeedSP = 0;
 800fd04:	4b5b      	ldr	r3, [pc, #364]	; (800fe74 <InitRegisters+0x2ac>)
 800fd06:	f04f 0200 	mov.w	r2, #0
 800fd0a:	601a      	str	r2, [r3, #0]
	SpeedSPGyors = 2;
 800fd0c:	4b5a      	ldr	r3, [pc, #360]	; (800fe78 <InitRegisters+0x2b0>)
 800fd0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800fd12:	601a      	str	r2, [r3, #0]
	SpeedSPFek = 0;
 800fd14:	4b59      	ldr	r3, [pc, #356]	; (800fe7c <InitRegisters+0x2b4>)
 800fd16:	f04f 0200 	mov.w	r2, #0
 800fd1a:	601a      	str	r2, [r3, #0]
	SpeedSPKanyar = 1.2;
 800fd1c:	4b58      	ldr	r3, [pc, #352]	; (800fe80 <InitRegisters+0x2b8>)
 800fd1e:	4a59      	ldr	r2, [pc, #356]	; (800fe84 <InitRegisters+0x2bc>)
 800fd20:	601a      	str	r2, [r3, #0]

	KpGyors=2.75;
 800fd22:	4b59      	ldr	r3, [pc, #356]	; (800fe88 <InitRegisters+0x2c0>)
 800fd24:	4a59      	ldr	r2, [pc, #356]	; (800fe8c <InitRegisters+0x2c4>)
 800fd26:	601a      	str	r2, [r3, #0]
	KpKanyar=9;
 800fd28:	4b59      	ldr	r3, [pc, #356]	; (800fe90 <InitRegisters+0x2c8>)
 800fd2a:	4a5a      	ldr	r2, [pc, #360]	; (800fe94 <InitRegisters+0x2cc>)
 800fd2c:	601a      	str	r2, [r3, #0]
	KdGyors=0.6;
 800fd2e:	4b5a      	ldr	r3, [pc, #360]	; (800fe98 <InitRegisters+0x2d0>)
 800fd30:	4a5a      	ldr	r2, [pc, #360]	; (800fe9c <InitRegisters+0x2d4>)
 800fd32:	601a      	str	r2, [r3, #0]
	KdKanyar=0;
 800fd34:	4b5a      	ldr	r3, [pc, #360]	; (800fea0 <InitRegisters+0x2d8>)
 800fd36:	f04f 0200 	mov.w	r2, #0
 800fd3a:	601a      	str	r2, [r3, #0]

	BatteryMotor = 0;
 800fd3c:	4b2b      	ldr	r3, [pc, #172]	; (800fdec <InitRegisters+0x224>)
 800fd3e:	f04f 0200 	mov.w	r2, #0
 800fd42:	601a      	str	r2, [r3, #0]
	BatteryLogic = 0;
 800fd44:	4b28      	ldr	r3, [pc, #160]	; (800fde8 <InitRegisters+0x220>)
 800fd46:	f04f 0200 	mov.w	r2, #0
 800fd4a:	601a      	str	r2, [r3, #0]
	ServoPos = 0x00;
 800fd4c:	4b55      	ldr	r3, [pc, #340]	; (800fea4 <InitRegisters+0x2dc>)
 800fd4e:	f04f 0200 	mov.w	r2, #0
 800fd52:	601a      	str	r2, [r3, #0]
	Kp = KpKanyar;
 800fd54:	4b4e      	ldr	r3, [pc, #312]	; (800fe90 <InitRegisters+0x2c8>)
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4a53      	ldr	r2, [pc, #332]	; (800fea8 <InitRegisters+0x2e0>)
 800fd5a:	6013      	str	r3, [r2, #0]
	Ki = 1;		//Jelenleg nem hasznljuk
 800fd5c:	4b53      	ldr	r3, [pc, #332]	; (800feac <InitRegisters+0x2e4>)
 800fd5e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fd62:	601a      	str	r2, [r3, #0]
	Kd = KdKanyar;
 800fd64:	4b4e      	ldr	r3, [pc, #312]	; (800fea0 <InitRegisters+0x2d8>)
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	4a51      	ldr	r2, [pc, #324]	; (800feb0 <InitRegisters+0x2e8>)
 800fd6a:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < 64 ; i++)
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	71fb      	strb	r3, [r7, #7]
 800fd70:	e00b      	b.n	800fd8a <InitRegisters+0x1c2>
	{
		LineInfra[i] = i%2;
 800fd72:	79fb      	ldrb	r3, [r7, #7]
 800fd74:	79fa      	ldrb	r2, [r7, #7]
 800fd76:	b292      	uxth	r2, r2
 800fd78:	f002 0201 	and.w	r2, r2, #1
 800fd7c:	b291      	uxth	r1, r2
 800fd7e:	4a4d      	ldr	r2, [pc, #308]	; (800feb4 <InitRegisters+0x2ec>)
 800fd80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i = 0; i < 64 ; i++)
 800fd84:	79fb      	ldrb	r3, [r7, #7]
 800fd86:	3301      	adds	r3, #1
 800fd88:	71fb      	strb	r3, [r7, #7]
 800fd8a:	79fb      	ldrb	r3, [r7, #7]
 800fd8c:	2b3f      	cmp	r3, #63	; 0x3f
 800fd8e:	d9f0      	bls.n	800fd72 <InitRegisters+0x1aa>
	}

	//ugyessegi palya allapotgep
	UgyessegiState = DETECT_OBSTACLE;
 800fd90:	4b49      	ldr	r3, [pc, #292]	; (800feb8 <InitRegisters+0x2f0>)
 800fd92:	2200      	movs	r2, #0
 800fd94:	701a      	strb	r2, [r3, #0]
	GyorsasagiState = 0 ;	//tmenetileg amig nemtudom a hipotzer brachet idemergelni.
 800fd96:	4b49      	ldr	r3, [pc, #292]	; (800febc <InitRegisters+0x2f4>)
 800fd98:	2200      	movs	r2, #0
 800fd9a:	701a      	strb	r2, [r3, #0]
	StarterReady = 0;
 800fd9c:	4b48      	ldr	r3, [pc, #288]	; (800fec0 <InitRegisters+0x2f8>)
 800fd9e:	2200      	movs	r2, #0
 800fda0:	701a      	strb	r2, [r3, #0]
	StarterBegin = 0;
 800fda2:	4b48      	ldr	r3, [pc, #288]	; (800fec4 <InitRegisters+0x2fc>)
 800fda4:	2200      	movs	r2, #0
 800fda6:	701a      	strb	r2, [r3, #0]
	DroneDetected = 0;
 800fda8:	4b47      	ldr	r3, [pc, #284]	; (800fec8 <InitRegisters+0x300>)
 800fdaa:	2200      	movs	r2, #0
 800fdac:	701a      	strb	r2, [r3, #0]
	KorforgalomData = 0;
 800fdae:	4b47      	ldr	r3, [pc, #284]	; (800fecc <InitRegisters+0x304>)
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	701a      	strb	r2, [r3, #0]
	MovAvgFrontEnabled = 1;
 800fdb4:	4b46      	ldr	r3, [pc, #280]	; (800fed0 <InitRegisters+0x308>)
 800fdb6:	2201      	movs	r2, #1
 800fdb8:	701a      	strb	r2, [r3, #0]

	return;
 800fdba:	bf00      	nop
}
 800fdbc:	3708      	adds	r7, #8
 800fdbe:	46bd      	mov	sp, r7
 800fdc0:	bc90      	pop	{r4, r7}
 800fdc2:	4770      	bx	lr
 800fdc4:	20018a77 	.word	0x20018a77
 800fdc8:	20018c80 	.word	0x20018c80
 800fdcc:	20018c70 	.word	0x20018c70
 800fdd0:	200189b4 	.word	0x200189b4
 800fdd4:	20018c7d 	.word	0x20018c7d
 800fdd8:	200189ac 	.word	0x200189ac
 800fddc:	20018988 	.word	0x20018988
 800fde0:	200189bc 	.word	0x200189bc
 800fde4:	20018c7c 	.word	0x20018c7c
 800fde8:	20018c64 	.word	0x20018c64
 800fdec:	20018c78 	.word	0x20018c78
 800fdf0:	20018c68 	.word	0x20018c68
 800fdf4:	20019134 	.word	0x20019134
 800fdf8:	200190a0 	.word	0x200190a0
 800fdfc:	20018c48 	.word	0x20018c48
 800fe00:	408ccccd 	.word	0x408ccccd
 800fe04:	40533333 	.word	0x40533333
 800fe08:	40066666 	.word	0x40066666
 800fe0c:	2001899d 	.word	0x2001899d
 800fe10:	20018a94 	.word	0x20018a94
 800fe14:	20018a54 	.word	0x20018a54
 800fe18:	20018a6c 	.word	0x20018a6c
 800fe1c:	20018a50 	.word	0x20018a50
 800fe20:	200189b0 	.word	0x200189b0
 800fe24:	20018c98 	.word	0x20018c98
 800fe28:	20018bb0 	.word	0x20018bb0
 800fe2c:	200189c4 	.word	0x200189c4
 800fe30:	20018c84 	.word	0x20018c84
 800fe34:	20018c5c 	.word	0x20018c5c
 800fe38:	20018994 	.word	0x20018994
 800fe3c:	2001912c 	.word	0x2001912c
 800fe40:	20018a70 	.word	0x20018a70
 800fe44:	200190a4 	.word	0x200190a4
 800fe48:	20018a60 	.word	0x20018a60
 800fe4c:	200191b8 	.word	0x200191b8
 800fe50:	20018b28 	.word	0x20018b28
 800fe54:	3f8ccccd 	.word	0x3f8ccccd
 800fe58:	200189a8 	.word	0x200189a8
 800fe5c:	20018a9c 	.word	0x20018a9c
 800fe60:	3eb33333 	.word	0x3eb33333
 800fe64:	200189cc 	.word	0x200189cc
 800fe68:	3dcccccd 	.word	0x3dcccccd
 800fe6c:	2001898c 	.word	0x2001898c
 800fe70:	200189b8 	.word	0x200189b8
 800fe74:	20018a98 	.word	0x20018a98
 800fe78:	200189c8 	.word	0x200189c8
 800fe7c:	20018c50 	.word	0x20018c50
 800fe80:	20018a90 	.word	0x20018a90
 800fe84:	3f99999a 	.word	0x3f99999a
 800fe88:	20018aa0 	.word	0x20018aa0
 800fe8c:	40300000 	.word	0x40300000
 800fe90:	20018c60 	.word	0x20018c60
 800fe94:	41100000 	.word	0x41100000
 800fe98:	20018998 	.word	0x20018998
 800fe9c:	3f19999a 	.word	0x3f19999a
 800fea0:	20018c58 	.word	0x20018c58
 800fea4:	20019130 	.word	0x20019130
 800fea8:	20018c94 	.word	0x20018c94
 800feac:	200189a4 	.word	0x200189a4
 800feb0:	20018c74 	.word	0x20018c74
 800feb4:	20018b30 	.word	0x20018b30
 800feb8:	20018c40 	.word	0x20018c40
 800febc:	200189ad 	.word	0x200189ad
 800fec0:	20018990 	.word	0x20018990
 800fec4:	20018a74 	.word	0x20018a74
 800fec8:	20018bb8 	.word	0x20018bb8
 800fecc:	20018a75 	.word	0x20018a75
 800fed0:	20018c54 	.word	0x20018c54

0800fed4 <HAL_TIM_IC_CaptureCallback>:
const float MOTOR_RCPWM_MIN = 0.0553;	// 1ms
const float MOTOR_RCPWM_MAX = 0.1264;	// 2ms
const float MOTOR_RCPWM_CENTER = 0.0922;	// 1,5ms

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b082      	sub	sp, #8
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
	if( htim->Instance == TIM4)
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	4a22      	ldr	r2, [pc, #136]	; (800ff6c <HAL_TIM_IC_CaptureCallback+0x98>)
 800fee2:	4293      	cmp	r3, r2
 800fee4:	d115      	bne.n	800ff12 <HAL_TIM_IC_CaptureCallback+0x3e>
	{
		pulse_motor = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800fee6:	2104      	movs	r1, #4
 800fee8:	6878      	ldr	r0, [r7, #4]
 800feea:	f7f6 fc19 	bl	8006720 <HAL_TIM_ReadCapturedValue>
 800feee:	4602      	mov	r2, r0
 800fef0:	4b1f      	ldr	r3, [pc, #124]	; (800ff70 <HAL_TIM_IC_CaptureCallback+0x9c>)
 800fef2:	601a      	str	r2, [r3, #0]
		period_motor = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800fef4:	2100      	movs	r1, #0
 800fef6:	6878      	ldr	r0, [r7, #4]
 800fef8:	f7f6 fc12 	bl	8006720 <HAL_TIM_ReadCapturedValue>
 800fefc:	4602      	mov	r2, r0
 800fefe:	4b1d      	ldr	r3, [pc, #116]	; (800ff74 <HAL_TIM_IC_CaptureCallback+0xa0>)
 800ff00:	601a      	str	r2, [r3, #0]
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_kanyar , pdFALSE);
 800ff02:	4b1d      	ldr	r3, [pc, #116]	; (800ff78 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800ff04:	6819      	ldr	r1, [r3, #0]
 800ff06:	2300      	movs	r3, #0
 800ff08:	2201      	movs	r2, #1
 800ff0a:	481c      	ldr	r0, [pc, #112]	; (800ff7c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800ff0c:	f7fb fa98 	bl	800b440 <xTimerPendFunctionCallFromISR>
	else if(htim->Instance == TIM8)
	{
		InfraReceiverInputCaptureCallback();
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_infra , pdFALSE);
	}
}
 800ff10:	e028      	b.n	800ff64 <HAL_TIM_IC_CaptureCallback+0x90>
	else if(htim->Instance == TIM12)
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	4a1a      	ldr	r2, [pc, #104]	; (800ff80 <HAL_TIM_IC_CaptureCallback+0xac>)
 800ff18:	4293      	cmp	r3, r2
 800ff1a:	d115      	bne.n	800ff48 <HAL_TIM_IC_CaptureCallback+0x74>
		pulse_kanyar = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800ff1c:	2104      	movs	r1, #4
 800ff1e:	6878      	ldr	r0, [r7, #4]
 800ff20:	f7f6 fbfe 	bl	8006720 <HAL_TIM_ReadCapturedValue>
 800ff24:	4602      	mov	r2, r0
 800ff26:	4b17      	ldr	r3, [pc, #92]	; (800ff84 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800ff28:	601a      	str	r2, [r3, #0]
		period_kanyar = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800ff2a:	2100      	movs	r1, #0
 800ff2c:	6878      	ldr	r0, [r7, #4]
 800ff2e:	f7f6 fbf7 	bl	8006720 <HAL_TIM_ReadCapturedValue>
 800ff32:	4602      	mov	r2, r0
 800ff34:	4b14      	ldr	r3, [pc, #80]	; (800ff88 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800ff36:	601a      	str	r2, [r3, #0]
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_motor , pdFALSE);
 800ff38:	4b0f      	ldr	r3, [pc, #60]	; (800ff78 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800ff3a:	6819      	ldr	r1, [r3, #0]
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	2202      	movs	r2, #2
 800ff40:	480e      	ldr	r0, [pc, #56]	; (800ff7c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800ff42:	f7fb fa7d 	bl	800b440 <xTimerPendFunctionCallFromISR>
}
 800ff46:	e00d      	b.n	800ff64 <HAL_TIM_IC_CaptureCallback+0x90>
	else if(htim->Instance == TIM8)
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	4a0f      	ldr	r2, [pc, #60]	; (800ff8c <HAL_TIM_IC_CaptureCallback+0xb8>)
 800ff4e:	4293      	cmp	r3, r2
 800ff50:	d108      	bne.n	800ff64 <HAL_TIM_IC_CaptureCallback+0x90>
		InfraReceiverInputCaptureCallback();
 800ff52:	f7fd fabb 	bl	800d4cc <InfraReceiverInputCaptureCallback>
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_infra , pdFALSE);
 800ff56:	4b08      	ldr	r3, [pc, #32]	; (800ff78 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800ff58:	6819      	ldr	r1, [r3, #0]
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	2204      	movs	r2, #4
 800ff5e:	4807      	ldr	r0, [pc, #28]	; (800ff7c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800ff60:	f7fb fa6e 	bl	800b440 <xTimerPendFunctionCallFromISR>
}
 800ff64:	bf00      	nop
 800ff66:	3708      	adds	r7, #8
 800ff68:	46bd      	mov	sp, r7
 800ff6a:	bd80      	pop	{r7, pc}
 800ff6c:	40000800 	.word	0x40000800
 800ff70:	20019c58 	.word	0x20019c58
 800ff74:	20019c50 	.word	0x20019c50
 800ff78:	20019b70 	.word	0x20019b70
 800ff7c:	0800857f 	.word	0x0800857f
 800ff80:	40001800 	.word	0x40001800
 800ff84:	20019c5c 	.word	0x20019c5c
 800ff88:	20019c54 	.word	0x20019c54
 800ff8c:	40010400 	.word	0x40010400

0800ff90 <RemoteControllerTask>:

void RemoteControllerTask(void const * argument)
{
 800ff90:	b5b0      	push	{r4, r5, r7, lr}
 800ff92:	b08a      	sub	sp, #40	; 0x28
 800ff94:	af02      	add	r7, sp, #8
 800ff96:	6078      	str	r0, [r7, #4]
	EventBits_t setBits;
	while(1)
	{
		setBits = xEventGroupWaitBits(
 800ff98:	4b61      	ldr	r3, [pc, #388]	; (8010120 <RemoteControllerTask+0x190>)
 800ff9a:	6818      	ldr	r0, [r3, #0]
 800ff9c:	f04f 33ff 	mov.w	r3, #4294967295
 800ffa0:	9300      	str	r3, [sp, #0]
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	2201      	movs	r2, #1
 800ffa6:	2103      	movs	r1, #3
 800ffa8:	f7f8 f962 	bl	8008270 <xEventGroupWaitBits>
 800ffac:	6178      	str	r0, [r7, #20]
				BIT_kanyar | BIT_motor,
				pdTRUE,
				pdFALSE,
				portMAX_DELAY);

		if( ( ( setBits & BIT_kanyar ) != 0 ) )
 800ffae:	697b      	ldr	r3, [r7, #20]
 800ffb0:	f003 0301 	and.w	r3, r3, #1
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d050      	beq.n	801005a <RemoteControllerTask+0xca>
		{
			if ( Running == RUN_FULL_MANUAL || Running == RUN_MANUAL_STEERING  )
 800ffb8:	4b5a      	ldr	r3, [pc, #360]	; (8010124 <RemoteControllerTask+0x194>)
 800ffba:	781b      	ldrb	r3, [r3, #0]
 800ffbc:	b2db      	uxtb	r3, r3
 800ffbe:	2b03      	cmp	r3, #3
 800ffc0:	d004      	beq.n	800ffcc <RemoteControllerTask+0x3c>
 800ffc2:	4b58      	ldr	r3, [pc, #352]	; (8010124 <RemoteControllerTask+0x194>)
 800ffc4:	781b      	ldrb	r3, [r3, #0]
 800ffc6:	b2db      	uxtb	r3, r3
 800ffc8:	2b05      	cmp	r3, #5
 800ffca:	d1e5      	bne.n	800ff98 <RemoteControllerTask+0x8>
			{
				float ratio_kanyar = (float)pulse_kanyar/(float)period_kanyar;
 800ffcc:	4b56      	ldr	r3, [pc, #344]	; (8010128 <RemoteControllerTask+0x198>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	ee07 3a90 	vmov	s15, r3
 800ffd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ffd8:	4b54      	ldr	r3, [pc, #336]	; (801012c <RemoteControllerTask+0x19c>)
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	ee07 3a90 	vmov	s15, r3
 800ffe0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ffe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ffe8:	edc7 7a07 	vstr	s15, [r7, #28]
				if( ratio_kanyar > KANYAR_RCPWM_MAX )
 800ffec:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8010130 <RemoteControllerTask+0x1a0>
 800fff0:	edd7 7a07 	vldr	s15, [r7, #28]
 800fff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fffc:	dd02      	ble.n	8010004 <RemoteControllerTask+0x74>
					ratio_kanyar = KANYAR_RCPWM_MAX;
 800fffe:	4b4d      	ldr	r3, [pc, #308]	; (8010134 <RemoteControllerTask+0x1a4>)
 8010000:	61fb      	str	r3, [r7, #28]
 8010002:	e00a      	b.n	801001a <RemoteControllerTask+0x8a>
				else if( ratio_kanyar < KANYAR_RCPWM_MIN )
 8010004:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8010138 <RemoteControllerTask+0x1a8>
 8010008:	edd7 7a07 	vldr	s15, [r7, #28]
 801000c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010014:	d501      	bpl.n	801001a <RemoteControllerTask+0x8a>
					ratio_kanyar = KANYAR_RCPWM_MIN;
 8010016:	4b49      	ldr	r3, [pc, #292]	; (801013c <RemoteControllerTask+0x1ac>)
 8010018:	61fb      	str	r3, [r7, #28]
				int ServoSP = (ratio_kanyar-KANYAR_RCPWM_CENTER)/((KANYAR_RCPWM_MAX-KANYAR_RCPWM_CENTER)/1200);
 801001a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8010140 <RemoteControllerTask+0x1b0>
 801001e:	edd7 7a07 	vldr	s15, [r7, #28]
 8010022:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8010026:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8010130 <RemoteControllerTask+0x1a0>
 801002a:	eddf 7a45 	vldr	s15, [pc, #276]	; 8010140 <RemoteControllerTask+0x1b0>
 801002e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010032:	ed9f 6a44 	vldr	s12, [pc, #272]	; 8010144 <RemoteControllerTask+0x1b4>
 8010036:	ee87 7a86 	vdiv.f32	s14, s15, s12
 801003a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801003e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010042:	ee17 3a90 	vmov	r3, s15
 8010046:	613b      	str	r3, [r7, #16]
				ServoPos = ServoSP;
 8010048:	693b      	ldr	r3, [r7, #16]
 801004a:	ee07 3a90 	vmov	s15, r3
 801004e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010052:	4b3d      	ldr	r3, [pc, #244]	; (8010148 <RemoteControllerTask+0x1b8>)
 8010054:	edc3 7a00 	vstr	s15, [r3]
 8010058:	e79e      	b.n	800ff98 <RemoteControllerTask+0x8>
			}
		}
		else if( ( ( setBits & BIT_motor ) != 0 ) )
 801005a:	697b      	ldr	r3, [r7, #20]
 801005c:	f003 0302 	and.w	r3, r3, #2
 8010060:	2b00      	cmp	r3, #0
 8010062:	d099      	beq.n	800ff98 <RemoteControllerTask+0x8>
		{
			if ( Running == RUN_FULL_MANUAL || Running == RUN_MANUAL_THROTTLE  )
 8010064:	4b2f      	ldr	r3, [pc, #188]	; (8010124 <RemoteControllerTask+0x194>)
 8010066:	781b      	ldrb	r3, [r3, #0]
 8010068:	b2db      	uxtb	r3, r3
 801006a:	2b03      	cmp	r3, #3
 801006c:	d004      	beq.n	8010078 <RemoteControllerTask+0xe8>
 801006e:	4b2d      	ldr	r3, [pc, #180]	; (8010124 <RemoteControllerTask+0x194>)
 8010070:	781b      	ldrb	r3, [r3, #0]
 8010072:	b2db      	uxtb	r3, r3
 8010074:	2b04      	cmp	r3, #4
 8010076:	d18f      	bne.n	800ff98 <RemoteControllerTask+0x8>
			{
				float ratio_motor = (float)pulse_motor/(float)period_motor;
 8010078:	4b34      	ldr	r3, [pc, #208]	; (801014c <RemoteControllerTask+0x1bc>)
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	ee07 3a90 	vmov	s15, r3
 8010080:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010084:	4b32      	ldr	r3, [pc, #200]	; (8010150 <RemoteControllerTask+0x1c0>)
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	ee07 3a90 	vmov	s15, r3
 801008c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8010090:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010094:	edc7 7a06 	vstr	s15, [r7, #24]
				if( ratio_motor > MOTOR_RCPWM_MAX )
 8010098:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8010154 <RemoteControllerTask+0x1c4>
 801009c:	edd7 7a06 	vldr	s15, [r7, #24]
 80100a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80100a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100a8:	dd02      	ble.n	80100b0 <RemoteControllerTask+0x120>
					ratio_motor = MOTOR_RCPWM_MAX;
 80100aa:	4b2b      	ldr	r3, [pc, #172]	; (8010158 <RemoteControllerTask+0x1c8>)
 80100ac:	61bb      	str	r3, [r7, #24]
 80100ae:	e00a      	b.n	80100c6 <RemoteControllerTask+0x136>
				else if( ratio_motor < MOTOR_RCPWM_MIN )
 80100b0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8010138 <RemoteControllerTask+0x1a8>
 80100b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80100b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80100bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100c0:	d501      	bpl.n	80100c6 <RemoteControllerTask+0x136>
					ratio_motor = MOTOR_RCPWM_MIN;
 80100c2:	4b1e      	ldr	r3, [pc, #120]	; (801013c <RemoteControllerTask+0x1ac>)
 80100c4:	61bb      	str	r3, [r7, #24]
				int motorSpeed = (ratio_motor-MOTOR_RCPWM_CENTER)/((MOTOR_RCPWM_MAX-MOTOR_RCPWM_CENTER)/100.0);
 80100c6:	ed9f 7a25 	vldr	s14, [pc, #148]	; 801015c <RemoteControllerTask+0x1cc>
 80100ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80100ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80100d2:	ee17 0a90 	vmov	r0, s15
 80100d6:	f7f0 f9ff 	bl	80004d8 <__aeabi_f2d>
 80100da:	4604      	mov	r4, r0
 80100dc:	460d      	mov	r5, r1
 80100de:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8010154 <RemoteControllerTask+0x1c4>
 80100e2:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801015c <RemoteControllerTask+0x1cc>
 80100e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80100ea:	ee17 0a90 	vmov	r0, s15
 80100ee:	f7f0 f9f3 	bl	80004d8 <__aeabi_f2d>
 80100f2:	f04f 0200 	mov.w	r2, #0
 80100f6:	4b1a      	ldr	r3, [pc, #104]	; (8010160 <RemoteControllerTask+0x1d0>)
 80100f8:	f7f0 fb6c 	bl	80007d4 <__aeabi_ddiv>
 80100fc:	4602      	mov	r2, r0
 80100fe:	460b      	mov	r3, r1
 8010100:	4620      	mov	r0, r4
 8010102:	4629      	mov	r1, r5
 8010104:	f7f0 fb66 	bl	80007d4 <__aeabi_ddiv>
 8010108:	4603      	mov	r3, r0
 801010a:	460c      	mov	r4, r1
 801010c:	4618      	mov	r0, r3
 801010e:	4621      	mov	r1, r4
 8010110:	f7f0 fce6 	bl	8000ae0 <__aeabi_d2iz>
 8010114:	4603      	mov	r3, r0
 8010116:	60fb      	str	r3, [r7, #12]
				SetMotor(motorSpeed);
 8010118:	68f8      	ldr	r0, [r7, #12]
 801011a:	f7fd f881 	bl	800d220 <SetMotor>
		setBits = xEventGroupWaitBits(
 801011e:	e73b      	b.n	800ff98 <RemoteControllerTask+0x8>
 8010120:	20019b70 	.word	0x20019b70
 8010124:	200190a0 	.word	0x200190a0
 8010128:	20019c5c 	.word	0x20019c5c
 801012c:	20019c54 	.word	0x20019c54
 8010130:	3decf41f 	.word	0x3decf41f
 8010134:	3decf41f 	.word	0x3decf41f
 8010138:	3d628241 	.word	0x3d628241
 801013c:	3d628241 	.word	0x3d628241
 8010140:	3dad42c4 	.word	0x3dad42c4
 8010144:	44960000 	.word	0x44960000
 8010148:	20019130 	.word	0x20019130
 801014c:	20019c58 	.word	0x20019c58
 8010150:	20019c50 	.word	0x20019c50
 8010154:	3e016f00 	.word	0x3e016f00
 8010158:	3e016f00 	.word	0x3e016f00
 801015c:	3dbcd35b 	.word	0x3dbcd35b
 8010160:	40590000 	.word	0x40590000

08010164 <StarterUartRxCallback>:
volatile uint8_t starter_rx[10];
volatile uint8_t starter_tx[10];
volatile uint8_t RX_buf;

void StarterUartRxCallback()
{
 8010164:	b480      	push	{r7}
 8010166:	af00      	add	r7, sp, #0
	if( StarterBegin == 0)
 8010168:	4b0a      	ldr	r3, [pc, #40]	; (8010194 <StarterUartRxCallback+0x30>)
 801016a:	781b      	ldrb	r3, [r3, #0]
 801016c:	b2db      	uxtb	r3, r3
 801016e:	2b00      	cmp	r3, #0
 8010170:	d102      	bne.n	8010178 <StarterUartRxCallback+0x14>
	{
		StarterBegin = 1;
 8010172:	4b08      	ldr	r3, [pc, #32]	; (8010194 <StarterUartRxCallback+0x30>)
 8010174:	2201      	movs	r2, #1
 8010176:	701a      	strb	r2, [r3, #0]
	}
	if( RX_buf == '0')
 8010178:	4b07      	ldr	r3, [pc, #28]	; (8010198 <StarterUartRxCallback+0x34>)
 801017a:	781b      	ldrb	r3, [r3, #0]
 801017c:	b2db      	uxtb	r3, r3
 801017e:	2b30      	cmp	r3, #48	; 0x30
 8010180:	d102      	bne.n	8010188 <StarterUartRxCallback+0x24>
	{
		StarterReady = 1;
 8010182:	4b06      	ldr	r3, [pc, #24]	; (801019c <StarterUartRxCallback+0x38>)
 8010184:	2201      	movs	r2, #1
 8010186:	701a      	strb	r2, [r3, #0]
	}
}
 8010188:	bf00      	nop
 801018a:	46bd      	mov	sp, r7
 801018c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010190:	4770      	bx	lr
 8010192:	bf00      	nop
 8010194:	20018a74 	.word	0x20018a74
 8010198:	20019c76 	.word	0x20019c76
 801019c:	20018990 	.word	0x20018990

080101a0 <StarterEXTICallback>:

void StarterEXTICallback(){
 80101a0:	b580      	push	{r7, lr}
 80101a2:	af00      	add	r7, sp, #0
	if( Mode == GYORSASAGI)
 80101a4:	4b15      	ldr	r3, [pc, #84]	; (80101fc <StarterEXTICallback+0x5c>)
 80101a6:	781b      	ldrb	r3, [r3, #0]
 80101a8:	b2db      	uxtb	r3, r3
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d107      	bne.n	80101be <StarterEXTICallback+0x1e>
	{
		Running = RUN_STOP;
 80101ae:	4b14      	ldr	r3, [pc, #80]	; (8010200 <StarterEXTICallback+0x60>)
 80101b0:	2201      	movs	r2, #1
 80101b2:	701a      	strb	r2, [r3, #0]
		SpeedSP = 0;
 80101b4:	4b13      	ldr	r3, [pc, #76]	; (8010204 <StarterEXTICallback+0x64>)
 80101b6:	f04f 0200 	mov.w	r2, #0
 80101ba:	601a      	str	r2, [r3, #0]
		{
			StarterReady = 1;
			num_exti_int = 0;
		}
	}
}
 80101bc:	e01c      	b.n	80101f8 <StarterEXTICallback+0x58>
		num_exti_int++;
 80101be:	4b12      	ldr	r3, [pc, #72]	; (8010208 <StarterEXTICallback+0x68>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	3301      	adds	r3, #1
 80101c4:	4a10      	ldr	r2, [pc, #64]	; (8010208 <StarterEXTICallback+0x68>)
 80101c6:	6013      	str	r3, [r2, #0]
		if( num_exti_int == 1 )
 80101c8:	4b0f      	ldr	r3, [pc, #60]	; (8010208 <StarterEXTICallback+0x68>)
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	2b01      	cmp	r3, #1
 80101ce:	d109      	bne.n	80101e4 <StarterEXTICallback+0x44>
			StarterBegin = 1;
 80101d0:	4b0e      	ldr	r3, [pc, #56]	; (801020c <StarterEXTICallback+0x6c>)
 80101d2:	2201      	movs	r2, #1
 80101d4:	701a      	strb	r2, [r3, #0]
			xEventGroupSetBitsFromISR(Eventgroup_Triggers , BIT_STARTER , pdFALSE );
 80101d6:	4b0e      	ldr	r3, [pc, #56]	; (8010210 <StarterEXTICallback+0x70>)
 80101d8:	6819      	ldr	r1, [r3, #0]
 80101da:	2300      	movs	r3, #0
 80101dc:	2201      	movs	r2, #1
 80101de:	480d      	ldr	r0, [pc, #52]	; (8010214 <StarterEXTICallback+0x74>)
 80101e0:	f7fb f92e 	bl	800b440 <xTimerPendFunctionCallFromISR>
		if( num_exti_int == 18)
 80101e4:	4b08      	ldr	r3, [pc, #32]	; (8010208 <StarterEXTICallback+0x68>)
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	2b12      	cmp	r3, #18
 80101ea:	d105      	bne.n	80101f8 <StarterEXTICallback+0x58>
			StarterReady = 1;
 80101ec:	4b0a      	ldr	r3, [pc, #40]	; (8010218 <StarterEXTICallback+0x78>)
 80101ee:	2201      	movs	r2, #1
 80101f0:	701a      	strb	r2, [r3, #0]
			num_exti_int = 0;
 80101f2:	4b05      	ldr	r3, [pc, #20]	; (8010208 <StarterEXTICallback+0x68>)
 80101f4:	2200      	movs	r2, #0
 80101f6:	601a      	str	r2, [r3, #0]
}
 80101f8:	bf00      	nop
 80101fa:	bd80      	pop	{r7, pc}
 80101fc:	20018a77 	.word	0x20018a77
 8010200:	200190a0 	.word	0x200190a0
 8010204:	20018a98 	.word	0x20018a98
 8010208:	2001893c 	.word	0x2001893c
 801020c:	20018a74 	.word	0x20018a74
 8010210:	2001959c 	.word	0x2001959c
 8010214:	0800857f 	.word	0x0800857f
 8010218:	20018990 	.word	0x20018990

0801021c <StarterInit>:

void StarterInit(void)
{
 801021c:	b480      	push	{r7}
 801021e:	af00      	add	r7, sp, #0
	if( hibakod != HAL_OK)
	{
		int hiba = 1;
	}
	*/
	return;
 8010220:	bf00      	nop
}
 8010222:	46bd      	mov	sp, r7
 8010224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010228:	4770      	bx	lr
 801022a:	0000      	movs	r0, r0
 801022c:	0000      	movs	r0, r0
	...

08010230 <StateMachineTask>:
TimerHandle_t xTimers[NUM_OF_TIMERS];

int kijarat;
int negirany;

void StateMachineTask(){
 8010230:	b5b0      	push	{r4, r5, r7, lr}
 8010232:	b084      	sub	sp, #16
 8010234:	af02      	add	r7, sp, #8
	EventBits_t setBits;
	EventBits_t clearBits;
	while(1)
	{
		switch(UgyessegiState)
 8010236:	4bbf      	ldr	r3, [pc, #764]	; (8010534 <StateMachineTask+0x304>)
 8010238:	781b      	ldrb	r3, [r3, #0]
 801023a:	b2db      	uxtb	r3, r3
 801023c:	2b51      	cmp	r3, #81	; 0x51
 801023e:	f200 853c 	bhi.w	8010cba <StateMachineTask+0xa8a>
 8010242:	a201      	add	r2, pc, #4	; (adr r2, 8010248 <StateMachineTask+0x18>)
 8010244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010248:	08010391 	.word	0x08010391
 801024c:	08010cbb 	.word	0x08010cbb
 8010250:	08010cbb 	.word	0x08010cbb
 8010254:	08010cbb 	.word	0x08010cbb
 8010258:	08010cbb 	.word	0x08010cbb
 801025c:	08010cbb 	.word	0x08010cbb
 8010260:	08010cbb 	.word	0x08010cbb
 8010264:	08010cbb 	.word	0x08010cbb
 8010268:	08010cbb 	.word	0x08010cbb
 801026c:	08010cbb 	.word	0x08010cbb
 8010270:	08010449 	.word	0x08010449
 8010274:	08010475 	.word	0x08010475
 8010278:	08010cbb 	.word	0x08010cbb
 801027c:	08010cbb 	.word	0x08010cbb
 8010280:	08010cbb 	.word	0x08010cbb
 8010284:	08010cbb 	.word	0x08010cbb
 8010288:	08010cbb 	.word	0x08010cbb
 801028c:	08010cbb 	.word	0x08010cbb
 8010290:	08010cbb 	.word	0x08010cbb
 8010294:	08010cbb 	.word	0x08010cbb
 8010298:	080104a5 	.word	0x080104a5
 801029c:	080104d3 	.word	0x080104d3
 80102a0:	08010509 	.word	0x08010509
 80102a4:	08010cbb 	.word	0x08010cbb
 80102a8:	08010cbb 	.word	0x08010cbb
 80102ac:	08010cbb 	.word	0x08010cbb
 80102b0:	08010cbb 	.word	0x08010cbb
 80102b4:	08010cbb 	.word	0x08010cbb
 80102b8:	08010cbb 	.word	0x08010cbb
 80102bc:	08010cbb 	.word	0x08010cbb
 80102c0:	08010555 	.word	0x08010555
 80102c4:	0801059f 	.word	0x0801059f
 80102c8:	080105f5 	.word	0x080105f5
 80102cc:	08010663 	.word	0x08010663
 80102d0:	080106d1 	.word	0x080106d1
 80102d4:	08010cbb 	.word	0x08010cbb
 80102d8:	08010cbb 	.word	0x08010cbb
 80102dc:	08010cbb 	.word	0x08010cbb
 80102e0:	08010cbb 	.word	0x08010cbb
 80102e4:	08010cbb 	.word	0x08010cbb
 80102e8:	08010705 	.word	0x08010705
 80102ec:	08010733 	.word	0x08010733
 80102f0:	08010761 	.word	0x08010761
 80102f4:	080107b5 	.word	0x080107b5
 80102f8:	08010861 	.word	0x08010861
 80102fc:	080108a9 	.word	0x080108a9
 8010300:	080108fb 	.word	0x080108fb
 8010304:	0801091f 	.word	0x0801091f
 8010308:	08010945 	.word	0x08010945
 801030c:	08010cbb 	.word	0x08010cbb
 8010310:	08010cbb 	.word	0x08010cbb
 8010314:	08010cbb 	.word	0x08010cbb
 8010318:	08010cbb 	.word	0x08010cbb
 801031c:	08010cbb 	.word	0x08010cbb
 8010320:	08010cbb 	.word	0x08010cbb
 8010324:	08010cbb 	.word	0x08010cbb
 8010328:	08010cbb 	.word	0x08010cbb
 801032c:	08010cbb 	.word	0x08010cbb
 8010330:	08010cbb 	.word	0x08010cbb
 8010334:	08010cbb 	.word	0x08010cbb
 8010338:	08010971 	.word	0x08010971
 801033c:	08010989 	.word	0x08010989
 8010340:	080109b5 	.word	0x080109b5
 8010344:	080109f5 	.word	0x080109f5
 8010348:	08010a51 	.word	0x08010a51
 801034c:	08010a77 	.word	0x08010a77
 8010350:	08010b05 	.word	0x08010b05
 8010354:	08010b61 	.word	0x08010b61
 8010358:	08010cbb 	.word	0x08010cbb
 801035c:	08010cbb 	.word	0x08010cbb
 8010360:	08010bd7 	.word	0x08010bd7
 8010364:	08010be7 	.word	0x08010be7
 8010368:	08010c2b 	.word	0x08010c2b
 801036c:	08010c61 	.word	0x08010c61
 8010370:	08010cbb 	.word	0x08010cbb
 8010374:	08010cbb 	.word	0x08010cbb
 8010378:	08010cbb 	.word	0x08010cbb
 801037c:	08010cbb 	.word	0x08010cbb
 8010380:	08010cbb 	.word	0x08010cbb
 8010384:	08010cbb 	.word	0x08010cbb
 8010388:	08010b8d 	.word	0x08010b8d
 801038c:	08010b9d 	.word	0x08010b9d
		{
		case DETECT_OBSTACLE:
			setBits = xEventGroupWaitBits(
 8010390:	4b69      	ldr	r3, [pc, #420]	; (8010538 <StateMachineTask+0x308>)
 8010392:	6818      	ldr	r0, [r3, #0]
 8010394:	f04f 33ff 	mov.w	r3, #4294967295
 8010398:	9300      	str	r3, [sp, #0]
 801039a:	2300      	movs	r3, #0
 801039c:	2201      	movs	r2, #1
 801039e:	21ff      	movs	r1, #255	; 0xff
 80103a0:	f7f7 ff66 	bl	8008270 <xEventGroupWaitBits>
 80103a4:	6078      	str	r0, [r7, #4]
								Eventgroup_Triggers ,
								BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO ,
								pdTRUE,
								pdFALSE,
								portMAX_DELAY);
			if( ( setBits & BIT_STARTER ) != 0  )
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	f003 0301 	and.w	r3, r3, #1
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d004      	beq.n	80103ba <StateMachineTask+0x18a>
			{
				UgyessegiState = STARTKAPU;
 80103b0:	4b60      	ldr	r3, [pc, #384]	; (8010534 <StateMachineTask+0x304>)
 80103b2:	220a      	movs	r2, #10
 80103b4:	701a      	strb	r2, [r3, #0]
			}
			else if( ( setBits & BIT_FORGOHORDO ) != 0  )
			{
				UgyessegiState = FORGOHORDO;
			}
			break;
 80103b6:	f000 bc69 	b.w	8010c8c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_DRONE ) != 0  )
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	f003 0302 	and.w	r3, r3, #2
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d004      	beq.n	80103ce <StateMachineTask+0x19e>
				UgyessegiState = DRONE;
 80103c4:	4b5b      	ldr	r3, [pc, #364]	; (8010534 <StateMachineTask+0x304>)
 80103c6:	2214      	movs	r2, #20
 80103c8:	701a      	strb	r2, [r3, #0]
			break;
 80103ca:	f000 bc5f 	b.w	8010c8c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_KORFORGALOM ) != 0  )
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f003 0304 	and.w	r3, r3, #4
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d004      	beq.n	80103e2 <StateMachineTask+0x1b2>
				UgyessegiState = KORFORGALOM;
 80103d8:	4b56      	ldr	r3, [pc, #344]	; (8010534 <StateMachineTask+0x304>)
 80103da:	221e      	movs	r2, #30
 80103dc:	701a      	strb	r2, [r3, #0]
			break;
 80103de:	f000 bc55 	b.w	8010c8c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_UTCASAROK ) != 0  )
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	f003 0308 	and.w	r3, r3, #8
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d004      	beq.n	80103f6 <StateMachineTask+0x1c6>
				UgyessegiState = UTCASAROK;
 80103ec:	4b51      	ldr	r3, [pc, #324]	; (8010534 <StateMachineTask+0x304>)
 80103ee:	2228      	movs	r2, #40	; 0x28
 80103f0:	701a      	strb	r2, [r3, #0]
			break;
 80103f2:	f000 bc4b 	b.w	8010c8c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_VASUTIATJARO ) != 0  )
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	f003 0310 	and.w	r3, r3, #16
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d004      	beq.n	801040a <StateMachineTask+0x1da>
				UgyessegiState = VASUTIATJARO;
 8010400:	4b4c      	ldr	r3, [pc, #304]	; (8010534 <StateMachineTask+0x304>)
 8010402:	223c      	movs	r2, #60	; 0x3c
 8010404:	701a      	strb	r2, [r3, #0]
			break;
 8010406:	f000 bc41 	b.w	8010c8c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_KONVOJ ) != 0  )
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	f003 0320 	and.w	r3, r3, #32
 8010410:	2b00      	cmp	r3, #0
 8010412:	d004      	beq.n	801041e <StateMachineTask+0x1ee>
				UgyessegiState = KONVOJ;
 8010414:	4b47      	ldr	r3, [pc, #284]	; (8010534 <StateMachineTask+0x304>)
 8010416:	2232      	movs	r2, #50	; 0x32
 8010418:	701a      	strb	r2, [r3, #0]
			break;
 801041a:	f000 bc37 	b.w	8010c8c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_CEL ) != 0  )
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010424:	2b00      	cmp	r3, #0
 8010426:	d004      	beq.n	8010432 <StateMachineTask+0x202>
				UgyessegiState = CEL;
 8010428:	4b42      	ldr	r3, [pc, #264]	; (8010534 <StateMachineTask+0x304>)
 801042a:	2250      	movs	r2, #80	; 0x50
 801042c:	701a      	strb	r2, [r3, #0]
			break;
 801042e:	f000 bc2d 	b.w	8010c8c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_FORGOHORDO ) != 0  )
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010438:	2b00      	cmp	r3, #0
 801043a:	f000 8427 	beq.w	8010c8c <StateMachineTask+0xa5c>
				UgyessegiState = FORGOHORDO;
 801043e:	4b3d      	ldr	r3, [pc, #244]	; (8010534 <StateMachineTask+0x304>)
 8010440:	2246      	movs	r2, #70	; 0x46
 8010442:	701a      	strb	r2, [r3, #0]
			break;
 8010444:	f000 bc22 	b.w	8010c8c <StateMachineTask+0xa5c>


		case STARTKAPU:			//llapot
			//llapotvlts felttele
			if(StarterReady)
 8010448:	4b3c      	ldr	r3, [pc, #240]	; (801053c <StateMachineTask+0x30c>)
 801044a:	781b      	ldrb	r3, [r3, #0]
 801044c:	b2db      	uxtb	r3, r3
 801044e:	2b00      	cmp	r3, #0
 8010450:	f000 841e 	beq.w	8010c90 <StateMachineTask+0xa60>
			{
				//llapot vge
				UgyessegiState = STARTKAPU2;
 8010454:	4b37      	ldr	r3, [pc, #220]	; (8010534 <StateMachineTask+0x304>)
 8010456:	220b      	movs	r2, #11
 8010458:	701a      	strb	r2, [r3, #0]
				StarterReady = 0;
 801045a:	4b38      	ldr	r3, [pc, #224]	; (801053c <StateMachineTask+0x30c>)
 801045c:	2200      	movs	r2, #0
 801045e:	701a      	strb	r2, [r3, #0]

				//Kvetkez llapot eleje
				Uthossz = 0;
 8010460:	4b37      	ldr	r3, [pc, #220]	; (8010540 <StateMachineTask+0x310>)
 8010462:	f04f 0200 	mov.w	r2, #0
 8010466:	601a      	str	r2, [r3, #0]
				SpeedSP = 1;
 8010468:	4b36      	ldr	r3, [pc, #216]	; (8010544 <StateMachineTask+0x314>)
 801046a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 801046e:	601a      	str	r2, [r3, #0]
			}
			break;
 8010470:	f000 bc0e 	b.w	8010c90 <StateMachineTask+0xa60>

		case STARTKAPU2:
			//llapotvlts felttele
			if( Uthossz > 1)
 8010474:	4b32      	ldr	r3, [pc, #200]	; (8010540 <StateMachineTask+0x310>)
 8010476:	edd3 7a00 	vldr	s15, [r3]
 801047a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801047e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010486:	dc01      	bgt.n	801048c <StateMachineTask+0x25c>
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
											      BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
				//Kvetkez llapot eleje
			}
			break;
 8010488:	f000 bc17 	b.w	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 801048c:	4b29      	ldr	r3, [pc, #164]	; (8010534 <StateMachineTask+0x304>)
 801048e:	2200      	movs	r2, #0
 8010490:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 8010492:	4b29      	ldr	r3, [pc, #164]	; (8010538 <StateMachineTask+0x308>)
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	21ff      	movs	r1, #255	; 0xff
 8010498:	4618      	mov	r0, r3
 801049a:	f7f7 ffb1 	bl	8008400 <xEventGroupClearBits>
 801049e:	6038      	str	r0, [r7, #0]
			break;
 80104a0:	f000 bc0b 	b.w	8010cba <StateMachineTask+0xa8a>

		case DRONE:
			//Kezdeti sebessg
			SpeedSP = 0.5;
 80104a4:	4b27      	ldr	r3, [pc, #156]	; (8010544 <StateMachineTask+0x314>)
 80104a6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80104aa:	601a      	str	r2, [r3, #0]
			//llapotvlts felttele
			if( DistanceFront < 60 )
 80104ac:	4b26      	ldr	r3, [pc, #152]	; (8010548 <StateMachineTask+0x318>)
 80104ae:	edd3 7a00 	vldr	s15, [r3]
 80104b2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 801054c <StateMachineTask+0x31c>
 80104b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80104ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104be:	d400      	bmi.n	80104c2 <StateMachineTask+0x292>
				//llapot vge
				UgyessegiState = DRONE2;
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 80104c0:	e3fb      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DRONE2;
 80104c2:	4b1c      	ldr	r3, [pc, #112]	; (8010534 <StateMachineTask+0x304>)
 80104c4:	2215      	movs	r2, #21
 80104c6:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 80104c8:	4b1e      	ldr	r3, [pc, #120]	; (8010544 <StateMachineTask+0x314>)
 80104ca:	f04f 0200 	mov.w	r2, #0
 80104ce:	601a      	str	r2, [r3, #0]
			break;
 80104d0:	e3f3      	b.n	8010cba <StateMachineTask+0xa8a>
		case DRONE2:
			//llapotvlts felttele
			if( DistanceFront > 100 )
 80104d2:	4b1d      	ldr	r3, [pc, #116]	; (8010548 <StateMachineTask+0x318>)
 80104d4:	edd3 7a00 	vldr	s15, [r3]
 80104d8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8010550 <StateMachineTask+0x320>
 80104dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80104e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104e4:	dc00      	bgt.n	80104e8 <StateMachineTask+0x2b8>
				//Kvetkez llapot eleje
				osDelay(2000);
				Uthossz = 0;
				SpeedSP = 0.5;
			}
			break;
 80104e6:	e3e8      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DRONE3;
 80104e8:	4b12      	ldr	r3, [pc, #72]	; (8010534 <StateMachineTask+0x304>)
 80104ea:	2216      	movs	r2, #22
 80104ec:	701a      	strb	r2, [r3, #0]
				osDelay(2000);
 80104ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80104f2:	f7f7 fe57 	bl	80081a4 <osDelay>
				Uthossz = 0;
 80104f6:	4b12      	ldr	r3, [pc, #72]	; (8010540 <StateMachineTask+0x310>)
 80104f8:	f04f 0200 	mov.w	r2, #0
 80104fc:	601a      	str	r2, [r3, #0]
				SpeedSP = 0.5;
 80104fe:	4b11      	ldr	r3, [pc, #68]	; (8010544 <StateMachineTask+0x314>)
 8010500:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8010504:	601a      	str	r2, [r3, #0]
			break;
 8010506:	e3d8      	b.n	8010cba <StateMachineTask+0xa8a>
		case DRONE3:
			//llapotvlts felttele
			if( Uthossz > 1 )
 8010508:	4b0d      	ldr	r3, [pc, #52]	; (8010540 <StateMachineTask+0x310>)
 801050a:	edd3 7a00 	vldr	s15, [r3]
 801050e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010512:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801051a:	dc00      	bgt.n	801051e <StateMachineTask+0x2ee>
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
											   BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
				//Kvetkez llapot eleje
			}
			break;
 801051c:	e3cd      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 801051e:	4b05      	ldr	r3, [pc, #20]	; (8010534 <StateMachineTask+0x304>)
 8010520:	2200      	movs	r2, #0
 8010522:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 8010524:	4b04      	ldr	r3, [pc, #16]	; (8010538 <StateMachineTask+0x308>)
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	21ff      	movs	r1, #255	; 0xff
 801052a:	4618      	mov	r0, r3
 801052c:	f7f7 ff68 	bl	8008400 <xEventGroupClearBits>
 8010530:	6038      	str	r0, [r7, #0]
			break;
 8010532:	e3c2      	b.n	8010cba <StateMachineTask+0xa8a>
 8010534:	20018c40 	.word	0x20018c40
 8010538:	2001959c 	.word	0x2001959c
 801053c:	20018990 	.word	0x20018990
 8010540:	20018a70 	.word	0x20018a70
 8010544:	20018a98 	.word	0x20018a98
 8010548:	200189c4 	.word	0x200189c4
 801054c:	42700000 	.word	0x42700000
 8010550:	42c80000 	.word	0x42c80000
		case KORFORGALOM:
			//Vrakozs helyes adatra
			if(KorforgalomData)
 8010554:	4ba6      	ldr	r3, [pc, #664]	; (80107f0 <StateMachineTask+0x5c0>)
 8010556:	781b      	ldrb	r3, [r3, #0]
 8010558:	b2db      	uxtb	r3, r3
 801055a:	2b00      	cmp	r3, #0
 801055c:	f000 839a 	beq.w	8010c94 <StateMachineTask+0xa64>
			{
				//Hnyadik kijrat
				kijarat = KorforgalomData % 3;
 8010560:	4ba3      	ldr	r3, [pc, #652]	; (80107f0 <StateMachineTask+0x5c0>)
 8010562:	781b      	ldrb	r3, [r3, #0]
 8010564:	b2da      	uxtb	r2, r3
 8010566:	4ba3      	ldr	r3, [pc, #652]	; (80107f4 <StateMachineTask+0x5c4>)
 8010568:	fba3 1302 	umull	r1, r3, r3, r2
 801056c:	0859      	lsrs	r1, r3, #1
 801056e:	460b      	mov	r3, r1
 8010570:	005b      	lsls	r3, r3, #1
 8010572:	440b      	add	r3, r1
 8010574:	1ad3      	subs	r3, r2, r3
 8010576:	b2db      	uxtb	r3, r3
 8010578:	461a      	mov	r2, r3
 801057a:	4b9f      	ldr	r3, [pc, #636]	; (80107f8 <StateMachineTask+0x5c8>)
 801057c:	601a      	str	r2, [r3, #0]
				negirany = KorforgalomData / 4;
 801057e:	4b9c      	ldr	r3, [pc, #624]	; (80107f0 <StateMachineTask+0x5c0>)
 8010580:	781b      	ldrb	r3, [r3, #0]
 8010582:	b2db      	uxtb	r3, r3
 8010584:	089b      	lsrs	r3, r3, #2
 8010586:	b2db      	uxtb	r3, r3
 8010588:	461a      	mov	r2, r3
 801058a:	4b9c      	ldr	r3, [pc, #624]	; (80107fc <StateMachineTask+0x5cc>)
 801058c:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 801058e:	4b9c      	ldr	r3, [pc, #624]	; (8010800 <StateMachineTask+0x5d0>)
 8010590:	f04f 0200 	mov.w	r2, #0
 8010594:	601a      	str	r2, [r3, #0]
				UgyessegiState = KORFORGALOM_BEHAJTAS;
 8010596:	4b9b      	ldr	r3, [pc, #620]	; (8010804 <StateMachineTask+0x5d4>)
 8010598:	221f      	movs	r2, #31
 801059a:	701a      	strb	r2, [r3, #0]
			}
			break;
 801059c:	e37a      	b.n	8010c94 <StateMachineTask+0xa64>
		case KORFORGALOM_BEHAJTAS:
			//Automata vonalkvets lekapcsolsa
			osThreadSuspend(SteeringStateSpaceControllerHandle);
 801059e:	4b9a      	ldr	r3, [pc, #616]	; (8010808 <StateMachineTask+0x5d8>)
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	4618      	mov	r0, r3
 80105a4:	f7f7 fe1d 	bl	80081e2 <osThreadSuspend>

			//Induls elre
			SpeedSP = 0.5;
 80105a8:	4b98      	ldr	r3, [pc, #608]	; (801080c <StateMachineTask+0x5dc>)
 80105aa:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80105ae:	601a      	str	r2, [r3, #0]

			//Szervo bellts
			if (negirany)		//Negatv irnyban kell krbemenni
 80105b0:	4b92      	ldr	r3, [pc, #584]	; (80107fc <StateMachineTask+0x5cc>)
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d003      	beq.n	80105c0 <StateMachineTask+0x390>
				ServoPos = -1;	//Full jobbra
 80105b8:	4b95      	ldr	r3, [pc, #596]	; (8010810 <StateMachineTask+0x5e0>)
 80105ba:	4a96      	ldr	r2, [pc, #600]	; (8010814 <StateMachineTask+0x5e4>)
 80105bc:	601a      	str	r2, [r3, #0]
 80105be:	e003      	b.n	80105c8 <StateMachineTask+0x398>
			else				//Pozitv irnyban kell krbemenni
				ServoPos = 1;	//Full balra
 80105c0:	4b93      	ldr	r3, [pc, #588]	; (8010810 <StateMachineTask+0x5e0>)
 80105c2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80105c6:	601a      	str	r2, [r3, #0]

			if(Uthossz > 0.65 * 3.14 / 3) //1/6 krv, 60-ba beforduls
 80105c8:	4b8d      	ldr	r3, [pc, #564]	; (8010800 <StateMachineTask+0x5d0>)
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	4618      	mov	r0, r3
 80105ce:	f7ef ff83 	bl	80004d8 <__aeabi_f2d>
 80105d2:	a37f      	add	r3, pc, #508	; (adr r3, 80107d0 <StateMachineTask+0x5a0>)
 80105d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105d8:	f7f0 fa62 	bl	8000aa0 <__aeabi_dcmpgt>
 80105dc:	4603      	mov	r3, r0
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d100      	bne.n	80105e4 <StateMachineTask+0x3b4>
			{
				Uthossz = 0;
				UgyessegiState = KORFORGALOM_KORBEMENETEL;
			}
			break;
 80105e2:	e36a      	b.n	8010cba <StateMachineTask+0xa8a>
				Uthossz = 0;
 80105e4:	4b86      	ldr	r3, [pc, #536]	; (8010800 <StateMachineTask+0x5d0>)
 80105e6:	f04f 0200 	mov.w	r2, #0
 80105ea:	601a      	str	r2, [r3, #0]
				UgyessegiState = KORFORGALOM_KORBEMENETEL;
 80105ec:	4b85      	ldr	r3, [pc, #532]	; (8010804 <StateMachineTask+0x5d4>)
 80105ee:	2220      	movs	r2, #32
 80105f0:	701a      	strb	r2, [r3, #0]
			break;
 80105f2:	e362      	b.n	8010cba <StateMachineTask+0xa8a>

		case KORFORGALOM_KORBEMENETEL:
			if (negirany)		//Balra kanyarodunk
 80105f4:	4b81      	ldr	r3, [pc, #516]	; (80107fc <StateMachineTask+0x5cc>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d003      	beq.n	8010604 <StateMachineTask+0x3d4>
				ServoPos = 0.4;	//Ersen balra
 80105fc:	4b84      	ldr	r3, [pc, #528]	; (8010810 <StateMachineTask+0x5e0>)
 80105fe:	4a86      	ldr	r2, [pc, #536]	; (8010818 <StateMachineTask+0x5e8>)
 8010600:	601a      	str	r2, [r3, #0]
 8010602:	e002      	b.n	801060a <StateMachineTask+0x3da>
			else				//Jobbra kanyarodunk
				ServoPos = -0.4;//Ersen jobbra
 8010604:	4b82      	ldr	r3, [pc, #520]	; (8010810 <StateMachineTask+0x5e0>)
 8010606:	4a85      	ldr	r2, [pc, #532]	; (801081c <StateMachineTask+0x5ec>)
 8010608:	601a      	str	r2, [r3, #0]

			if(Uthossz > (0.75 *3.14 /2 * kijarat - 0.65450)) //1/4 krv * kijrat - 2* 25-os vhossz
 801060a:	4b7d      	ldr	r3, [pc, #500]	; (8010800 <StateMachineTask+0x5d0>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	4618      	mov	r0, r3
 8010610:	f7ef ff62 	bl	80004d8 <__aeabi_f2d>
 8010614:	4604      	mov	r4, r0
 8010616:	460d      	mov	r5, r1
 8010618:	4b77      	ldr	r3, [pc, #476]	; (80107f8 <StateMachineTask+0x5c8>)
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	4618      	mov	r0, r3
 801061e:	f7ef ff49 	bl	80004b4 <__aeabi_i2d>
 8010622:	a36d      	add	r3, pc, #436	; (adr r3, 80107d8 <StateMachineTask+0x5a8>)
 8010624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010628:	f7ef ffaa 	bl	8000580 <__aeabi_dmul>
 801062c:	4602      	mov	r2, r0
 801062e:	460b      	mov	r3, r1
 8010630:	4610      	mov	r0, r2
 8010632:	4619      	mov	r1, r3
 8010634:	a36a      	add	r3, pc, #424	; (adr r3, 80107e0 <StateMachineTask+0x5b0>)
 8010636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801063a:	f7ef fded 	bl	8000218 <__aeabi_dsub>
 801063e:	4602      	mov	r2, r0
 8010640:	460b      	mov	r3, r1
 8010642:	4620      	mov	r0, r4
 8010644:	4629      	mov	r1, r5
 8010646:	f7f0 fa2b 	bl	8000aa0 <__aeabi_dcmpgt>
 801064a:	4603      	mov	r3, r0
 801064c:	2b00      	cmp	r3, #0
 801064e:	d100      	bne.n	8010652 <StateMachineTask+0x422>
			{
				Uthossz = 0;
				UgyessegiState = KORFORGALOM_KIHAJTAS;
			}
			break;
 8010650:	e333      	b.n	8010cba <StateMachineTask+0xa8a>
				Uthossz = 0;
 8010652:	4b6b      	ldr	r3, [pc, #428]	; (8010800 <StateMachineTask+0x5d0>)
 8010654:	f04f 0200 	mov.w	r2, #0
 8010658:	601a      	str	r2, [r3, #0]
				UgyessegiState = KORFORGALOM_KIHAJTAS;
 801065a:	4b6a      	ldr	r3, [pc, #424]	; (8010804 <StateMachineTask+0x5d4>)
 801065c:	2221      	movs	r2, #33	; 0x21
 801065e:	701a      	strb	r2, [r3, #0]
			break;
 8010660:	e32b      	b.n	8010cba <StateMachineTask+0xa8a>

		case KORFORGALOM_KIHAJTAS:
			if (negirany)		//Jobbra kihajtunk
 8010662:	4b66      	ldr	r3, [pc, #408]	; (80107fc <StateMachineTask+0x5cc>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	2b00      	cmp	r3, #0
 8010668:	d003      	beq.n	8010672 <StateMachineTask+0x442>
				ServoPos = -1;	//Full jobb
 801066a:	4b69      	ldr	r3, [pc, #420]	; (8010810 <StateMachineTask+0x5e0>)
 801066c:	4a69      	ldr	r2, [pc, #420]	; (8010814 <StateMachineTask+0x5e4>)
 801066e:	601a      	str	r2, [r3, #0]
 8010670:	e003      	b.n	801067a <StateMachineTask+0x44a>
			else				//Balra kihajtunk
				ServoPos = 1;	//Full bal
 8010672:	4b67      	ldr	r3, [pc, #412]	; (8010810 <StateMachineTask+0x5e0>)
 8010674:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8010678:	601a      	str	r2, [r3, #0]

			if(LineNumFront > 0)
 801067a:	4b69      	ldr	r3, [pc, #420]	; (8010820 <StateMachineTask+0x5f0>)
 801067c:	781b      	ldrb	r3, [r3, #0]
 801067e:	b2db      	uxtb	r3, r3
 8010680:	2b00      	cmp	r3, #0
 8010682:	d00e      	beq.n	80106a2 <StateMachineTask+0x472>
			{
				//Simn megtalltuk a vonalat
				osThreadResume(SteeringStateSpaceControllerHandle);
 8010684:	4b60      	ldr	r3, [pc, #384]	; (8010808 <StateMachineTask+0x5d8>)
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	4618      	mov	r0, r3
 801068a:	f7f7 fdb7 	bl	80081fc <osThreadResume>
				UgyessegiState = DETECT_OBSTACLE;
 801068e:	4b5d      	ldr	r3, [pc, #372]	; (8010804 <StateMachineTask+0x5d4>)
 8010690:	2200      	movs	r2, #0
 8010692:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 8010694:	4b63      	ldr	r3, [pc, #396]	; (8010824 <StateMachineTask+0x5f4>)
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	21ff      	movs	r1, #255	; 0xff
 801069a:	4618      	mov	r0, r3
 801069c:	f7f7 feb0 	bl	8008400 <xEventGroupClearBits>
 80106a0:	6038      	str	r0, [r7, #0]
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );

			}
			if(Uthossz > 0.65 * 3.14 / 3) //1/6 krv, 60-ba beforduls
 80106a2:	4b57      	ldr	r3, [pc, #348]	; (8010800 <StateMachineTask+0x5d0>)
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	4618      	mov	r0, r3
 80106a8:	f7ef ff16 	bl	80004d8 <__aeabi_f2d>
 80106ac:	a348      	add	r3, pc, #288	; (adr r3, 80107d0 <StateMachineTask+0x5a0>)
 80106ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106b2:	f7f0 f9f5 	bl	8000aa0 <__aeabi_dcmpgt>
 80106b6:	4603      	mov	r3, r0
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d100      	bne.n	80106be <StateMachineTask+0x48e>
			{
				//Elvileg kne vonalnak lenni, de nincs, gyhogy megynk egyenesen htha lesz vonal
				osThreadResume(SteeringStateSpaceControllerHandle);
				UgyessegiState = KORFORGALOM_VONALKERESES;
			}
			break;
 80106bc:	e2fd      	b.n	8010cba <StateMachineTask+0xa8a>
				osThreadResume(SteeringStateSpaceControllerHandle);
 80106be:	4b52      	ldr	r3, [pc, #328]	; (8010808 <StateMachineTask+0x5d8>)
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	4618      	mov	r0, r3
 80106c4:	f7f7 fd9a 	bl	80081fc <osThreadResume>
				UgyessegiState = KORFORGALOM_VONALKERESES;
 80106c8:	4b4e      	ldr	r3, [pc, #312]	; (8010804 <StateMachineTask+0x5d4>)
 80106ca:	2222      	movs	r2, #34	; 0x22
 80106cc:	701a      	strb	r2, [r3, #0]
			break;
 80106ce:	e2f4      	b.n	8010cba <StateMachineTask+0xa8a>
		case KORFORGALOM_VONALKERESES:
			ServoPos = 0;
 80106d0:	4b4f      	ldr	r3, [pc, #316]	; (8010810 <StateMachineTask+0x5e0>)
 80106d2:	f04f 0200 	mov.w	r2, #0
 80106d6:	601a      	str	r2, [r3, #0]
			if(LineNumFront > 0)
 80106d8:	4b51      	ldr	r3, [pc, #324]	; (8010820 <StateMachineTask+0x5f0>)
 80106da:	781b      	ldrb	r3, [r3, #0]
 80106dc:	b2db      	uxtb	r3, r3
 80106de:	2b00      	cmp	r3, #0
 80106e0:	f000 82da 	beq.w	8010c98 <StateMachineTask+0xa68>
			{
				//Megvan a vonal
				osThreadResume(SteeringStateSpaceControllerHandle);
 80106e4:	4b48      	ldr	r3, [pc, #288]	; (8010808 <StateMachineTask+0x5d8>)
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	4618      	mov	r0, r3
 80106ea:	f7f7 fd87 	bl	80081fc <osThreadResume>
				UgyessegiState = DETECT_OBSTACLE;
 80106ee:	4b45      	ldr	r3, [pc, #276]	; (8010804 <StateMachineTask+0x5d4>)
 80106f0:	2200      	movs	r2, #0
 80106f2:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 80106f4:	4b4b      	ldr	r3, [pc, #300]	; (8010824 <StateMachineTask+0x5f4>)
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	21ff      	movs	r1, #255	; 0xff
 80106fa:	4618      	mov	r0, r3
 80106fc:	f7f7 fe80 	bl	8008400 <xEventGroupClearBits>
 8010700:	6038      	str	r0, [r7, #0]
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 8010702:	e2c9      	b.n	8010c98 <StateMachineTask+0xa68>
		case UTCASAROK:			//addig megynk amig ell nem ltunk mr vonalat
			//Kezdeti sebessg
			SpeedSP = 0.5;
 8010704:	4b41      	ldr	r3, [pc, #260]	; (801080c <StateMachineTask+0x5dc>)
 8010706:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 801070a:	601a      	str	r2, [r3, #0]
			//llapotvlts felttele
			if( LineNumFront == 0 )
 801070c:	4b44      	ldr	r3, [pc, #272]	; (8010820 <StateMachineTask+0x5f0>)
 801070e:	781b      	ldrb	r3, [r3, #0]
 8010710:	b2db      	uxtb	r3, r3
 8010712:	2b00      	cmp	r3, #0
 8010714:	f040 82c2 	bne.w	8010c9c <StateMachineTask+0xa6c>
			{
				//llapot vge
				UgyessegiState = UTCASAROK_ATHAJTAS_SZEMBE;
 8010718:	4b3a      	ldr	r3, [pc, #232]	; (8010804 <StateMachineTask+0x5d4>)
 801071a:	2229      	movs	r2, #41	; 0x29
 801071c:	701a      	strb	r2, [r3, #0]

				//Kvetkez llapot eleje
				osThreadSuspend(SteeringStateSpaceControllerHandle);	//vonalkvetst kikapcsoljuk
 801071e:	4b3a      	ldr	r3, [pc, #232]	; (8010808 <StateMachineTask+0x5d8>)
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	4618      	mov	r0, r3
 8010724:	f7f7 fd5d 	bl	80081e2 <osThreadSuspend>
				Uthossz = 0;
 8010728:	4b35      	ldr	r3, [pc, #212]	; (8010800 <StateMachineTask+0x5d0>)
 801072a:	f04f 0200 	mov.w	r2, #0
 801072e:	601a      	str	r2, [r3, #0]
			}
			break;
 8010730:	e2b4      	b.n	8010c9c <StateMachineTask+0xa6c>
		case UTCASAROK_ATHAJTAS_SZEMBE:		//elremegynk egy adott szakasznyit hogy rzkeljk meliyk irnyban van a fal.
			//llapotvlts felttele
			if( Uthossz > 1 )
 8010732:	4b33      	ldr	r3, [pc, #204]	; (8010800 <StateMachineTask+0x5d0>)
 8010734:	edd3 7a00 	vldr	s15, [r3]
 8010738:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801073c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010744:	dc00      	bgt.n	8010748 <StateMachineTask+0x518>

				//Kvetkez llapot eleje
				SpeedSP = 0;
				osDelay(500);		//vrunk amig megll a kocsi.
			}
			break;
 8010746:	e2b8      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_FALIRANY_DETECT;
 8010748:	4b2e      	ldr	r3, [pc, #184]	; (8010804 <StateMachineTask+0x5d4>)
 801074a:	222a      	movs	r2, #42	; 0x2a
 801074c:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 801074e:	4b2f      	ldr	r3, [pc, #188]	; (801080c <StateMachineTask+0x5dc>)
 8010750:	f04f 0200 	mov.w	r2, #0
 8010754:	601a      	str	r2, [r3, #0]
				osDelay(500);		//vrunk amig megll a kocsi.
 8010756:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801075a:	f7f7 fd23 	bl	80081a4 <osDelay>
			break;
 801075e:	e2ac      	b.n	8010cba <StateMachineTask+0xa8a>
		case UTCASAROK_FALIRANY_DETECT:		//rzkeljk melyik irnyban van a fal
			//llapotvlts felttele
			if( DistanceLeft < 25.0  ) //ha bal oldalon fal van
 8010760:	4b31      	ldr	r3, [pc, #196]	; (8010828 <StateMachineTask+0x5f8>)
 8010762:	edd3 7a00 	vldr	s15, [r3]
 8010766:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 801076a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801076e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010772:	d509      	bpl.n	8010788 <StateMachineTask+0x558>
			{
				//llapot vge
				UgyessegiState = UTCASAROK_BALFAL_ELORE;
 8010774:	4b23      	ldr	r3, [pc, #140]	; (8010804 <StateMachineTask+0x5d4>)
 8010776:	222b      	movs	r2, #43	; 0x2b
 8010778:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				Uthossz = 0;
 801077a:	4b21      	ldr	r3, [pc, #132]	; (8010800 <StateMachineTask+0x5d0>)
 801077c:	f04f 0200 	mov.w	r2, #0
 8010780:	601a      	str	r2, [r3, #0]
				SpeedSP = 0.3;
 8010782:	4b22      	ldr	r3, [pc, #136]	; (801080c <StateMachineTask+0x5dc>)
 8010784:	4a29      	ldr	r2, [pc, #164]	; (801082c <StateMachineTask+0x5fc>)
 8010786:	601a      	str	r2, [r3, #0]

			}
			//llapotvlts felttele
			if( DistanceRight < 25.0  ) //ha jobb oldalon fal van
 8010788:	4b29      	ldr	r3, [pc, #164]	; (8010830 <StateMachineTask+0x600>)
 801078a:	edd3 7a00 	vldr	s15, [r3]
 801078e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8010792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801079a:	d400      	bmi.n	801079e <StateMachineTask+0x56e>
				//Kvetkez llapot eleje
				SpeedSP = 0.3;
				Uthossz = 0;
			}

			break;
 801079c:	e28d      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_JOBBFAL_ELORE;
 801079e:	4b19      	ldr	r3, [pc, #100]	; (8010804 <StateMachineTask+0x5d4>)
 80107a0:	222c      	movs	r2, #44	; 0x2c
 80107a2:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0.3;
 80107a4:	4b19      	ldr	r3, [pc, #100]	; (801080c <StateMachineTask+0x5dc>)
 80107a6:	4a21      	ldr	r2, [pc, #132]	; (801082c <StateMachineTask+0x5fc>)
 80107a8:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 80107aa:	4b15      	ldr	r3, [pc, #84]	; (8010800 <StateMachineTask+0x5d0>)
 80107ac:	f04f 0200 	mov.w	r2, #0
 80107b0:	601a      	str	r2, [r3, #0]
			break;
 80107b2:	e282      	b.n	8010cba <StateMachineTask+0xa8a>
		case UTCASAROK_BALFAL_ELORE:		//Balra volt a fal, elremegynk mg egy kicsit a tolatshoz, s belltjuk a kormnyzst jobbra.
			//llapotvlts felttele
			if( Uthossz > 0.3 )
 80107b4:	4b12      	ldr	r3, [pc, #72]	; (8010800 <StateMachineTask+0x5d0>)
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	4618      	mov	r0, r3
 80107ba:	f7ef fe8d 	bl	80004d8 <__aeabi_f2d>
 80107be:	a30a      	add	r3, pc, #40	; (adr r3, 80107e8 <StateMachineTask+0x5b8>)
 80107c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c4:	f7f0 f96c 	bl	8000aa0 <__aeabi_dcmpgt>
 80107c8:	4603      	mov	r3, r0
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d132      	bne.n	8010834 <StateMachineTask+0x604>
				ServoPos = -0.3;
				osDelay(500);			//vrunk amig megll a kocsi.
				Uthossz = 0;
				SpeedSP = -0.3;
			}
			break;
 80107ce:	e274      	b.n	8010cba <StateMachineTask+0xa8a>
 80107d0:	69217360 	.word	0x69217360
 80107d4:	3fe5c54a 	.word	0x3fe5c54a
 80107d8:	3d70a3d7 	.word	0x3d70a3d7
 80107dc:	3ff2d70a 	.word	0x3ff2d70a
 80107e0:	fbe76c8b 	.word	0xfbe76c8b
 80107e4:	3fe4f1a9 	.word	0x3fe4f1a9
 80107e8:	33333333 	.word	0x33333333
 80107ec:	3fd33333 	.word	0x3fd33333
 80107f0:	20018a75 	.word	0x20018a75
 80107f4:	aaaaaaab 	.word	0xaaaaaaab
 80107f8:	20019c78 	.word	0x20019c78
 80107fc:	20019c7c 	.word	0x20019c7c
 8010800:	20018a70 	.word	0x20018a70
 8010804:	20018c40 	.word	0x20018c40
 8010808:	2001943c 	.word	0x2001943c
 801080c:	20018a98 	.word	0x20018a98
 8010810:	20019130 	.word	0x20019130
 8010814:	bf800000 	.word	0xbf800000
 8010818:	3ecccccd 	.word	0x3ecccccd
 801081c:	becccccd 	.word	0xbecccccd
 8010820:	20018c7d 	.word	0x20018c7d
 8010824:	2001959c 	.word	0x2001959c
 8010828:	20018c84 	.word	0x20018c84
 801082c:	3e99999a 	.word	0x3e99999a
 8010830:	20018c5c 	.word	0x20018c5c
				UgyessegiState = UTCASAROK_TOLATAS;
 8010834:	4ba6      	ldr	r3, [pc, #664]	; (8010ad0 <StateMachineTask+0x8a0>)
 8010836:	222d      	movs	r2, #45	; 0x2d
 8010838:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 801083a:	4ba6      	ldr	r3, [pc, #664]	; (8010ad4 <StateMachineTask+0x8a4>)
 801083c:	f04f 0200 	mov.w	r2, #0
 8010840:	601a      	str	r2, [r3, #0]
				ServoPos = -0.3;
 8010842:	4ba5      	ldr	r3, [pc, #660]	; (8010ad8 <StateMachineTask+0x8a8>)
 8010844:	4aa5      	ldr	r2, [pc, #660]	; (8010adc <StateMachineTask+0x8ac>)
 8010846:	601a      	str	r2, [r3, #0]
				osDelay(500);			//vrunk amig megll a kocsi.
 8010848:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801084c:	f7f7 fcaa 	bl	80081a4 <osDelay>
				Uthossz = 0;
 8010850:	4ba3      	ldr	r3, [pc, #652]	; (8010ae0 <StateMachineTask+0x8b0>)
 8010852:	f04f 0200 	mov.w	r2, #0
 8010856:	601a      	str	r2, [r3, #0]
				SpeedSP = -0.3;
 8010858:	4b9e      	ldr	r3, [pc, #632]	; (8010ad4 <StateMachineTask+0x8a4>)
 801085a:	4aa0      	ldr	r2, [pc, #640]	; (8010adc <StateMachineTask+0x8ac>)
 801085c:	601a      	str	r2, [r3, #0]
			break;
 801085e:	e22c      	b.n	8010cba <StateMachineTask+0xa8a>
		case UTCASAROK_JOBBFAL_ELORE:		//Jobbra volt a fal, elremegynk mg egy kicsit a tolatshoz, s belltjuk a kormnyzst balra.
			//llapotvlts felttele
			if( Uthossz > 0.3 )
 8010860:	4b9f      	ldr	r3, [pc, #636]	; (8010ae0 <StateMachineTask+0x8b0>)
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	4618      	mov	r0, r3
 8010866:	f7ef fe37 	bl	80004d8 <__aeabi_f2d>
 801086a:	a393      	add	r3, pc, #588	; (adr r3, 8010ab8 <StateMachineTask+0x888>)
 801086c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010870:	f7f0 f916 	bl	8000aa0 <__aeabi_dcmpgt>
 8010874:	4603      	mov	r3, r0
 8010876:	2b00      	cmp	r3, #0
 8010878:	d100      	bne.n	801087c <StateMachineTask+0x64c>
				ServoPos = 0.3;
				osDelay(500);			//vrunk amig megll a kocsi.
				Uthossz = 0;
				SpeedSP = -0.3;
			}
			break;
 801087a:	e21e      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_TOLATAS;
 801087c:	4b94      	ldr	r3, [pc, #592]	; (8010ad0 <StateMachineTask+0x8a0>)
 801087e:	222d      	movs	r2, #45	; 0x2d
 8010880:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 8010882:	4b94      	ldr	r3, [pc, #592]	; (8010ad4 <StateMachineTask+0x8a4>)
 8010884:	f04f 0200 	mov.w	r2, #0
 8010888:	601a      	str	r2, [r3, #0]
				ServoPos = 0.3;
 801088a:	4b93      	ldr	r3, [pc, #588]	; (8010ad8 <StateMachineTask+0x8a8>)
 801088c:	4a95      	ldr	r2, [pc, #596]	; (8010ae4 <StateMachineTask+0x8b4>)
 801088e:	601a      	str	r2, [r3, #0]
				osDelay(500);			//vrunk amig megll a kocsi.
 8010890:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010894:	f7f7 fc86 	bl	80081a4 <osDelay>
				Uthossz = 0;
 8010898:	4b91      	ldr	r3, [pc, #580]	; (8010ae0 <StateMachineTask+0x8b0>)
 801089a:	f04f 0200 	mov.w	r2, #0
 801089e:	601a      	str	r2, [r3, #0]
				SpeedSP = -0.3;
 80108a0:	4b8c      	ldr	r3, [pc, #560]	; (8010ad4 <StateMachineTask+0x8a4>)
 80108a2:	4a8e      	ldr	r2, [pc, #568]	; (8010adc <StateMachineTask+0x8ac>)
 80108a4:	601a      	str	r2, [r3, #0]
			break;
 80108a6:	e208      	b.n	8010cba <StateMachineTask+0xa8a>
		case UTCASAROK_TOLATAS:				//Tolatunk egy negyed krvnyit
			//llapotvlts felttele
			if( Uthossz < -1.57 )		//kr sugara
 80108a8:	4b8d      	ldr	r3, [pc, #564]	; (8010ae0 <StateMachineTask+0x8b0>)
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	4618      	mov	r0, r3
 80108ae:	f7ef fe13 	bl	80004d8 <__aeabi_f2d>
 80108b2:	a383      	add	r3, pc, #524	; (adr r3, 8010ac0 <StateMachineTask+0x890>)
 80108b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b8:	f7f0 f8d4 	bl	8000a64 <__aeabi_dcmplt>
 80108bc:	4603      	mov	r3, r0
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d100      	bne.n	80108c4 <StateMachineTask+0x694>
				ServoPos = 0;			//kiegyenestk a kormnyzst
				osDelay(500);
				SpeedSP = 0.3;			//Elindulunk
				Uthossz = 0;
			}
			break;
 80108c2:	e1fa      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_UJRAELINDULAS;
 80108c4:	4b82      	ldr	r3, [pc, #520]	; (8010ad0 <StateMachineTask+0x8a0>)
 80108c6:	222e      	movs	r2, #46	; 0x2e
 80108c8:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 80108ca:	4b82      	ldr	r3, [pc, #520]	; (8010ad4 <StateMachineTask+0x8a4>)
 80108cc:	f04f 0200 	mov.w	r2, #0
 80108d0:	601a      	str	r2, [r3, #0]
				osDelay(500);			//vrunk amig megll a kocsi.
 80108d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80108d6:	f7f7 fc65 	bl	80081a4 <osDelay>
				ServoPos = 0;			//kiegyenestk a kormnyzst
 80108da:	4b7f      	ldr	r3, [pc, #508]	; (8010ad8 <StateMachineTask+0x8a8>)
 80108dc:	f04f 0200 	mov.w	r2, #0
 80108e0:	601a      	str	r2, [r3, #0]
				osDelay(500);
 80108e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80108e6:	f7f7 fc5d 	bl	80081a4 <osDelay>
				SpeedSP = 0.3;			//Elindulunk
 80108ea:	4b7a      	ldr	r3, [pc, #488]	; (8010ad4 <StateMachineTask+0x8a4>)
 80108ec:	4a7d      	ldr	r2, [pc, #500]	; (8010ae4 <StateMachineTask+0x8b4>)
 80108ee:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 80108f0:	4b7b      	ldr	r3, [pc, #492]	; (8010ae0 <StateMachineTask+0x8b0>)
 80108f2:	f04f 0200 	mov.w	r2, #0
 80108f6:	601a      	str	r2, [r3, #0]
			break;
 80108f8:	e1df      	b.n	8010cba <StateMachineTask+0xa8a>
		case UTCASAROK_UJRAELINDULAS:
			//llapotvlts felttele
			if( Uthossz > 0.57 )		//vrunk hogy annyit menjnk hogy ne lssunk zavar dupla vonalakat.
 80108fa:	4b79      	ldr	r3, [pc, #484]	; (8010ae0 <StateMachineTask+0x8b0>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	4618      	mov	r0, r3
 8010900:	f7ef fdea 	bl	80004d8 <__aeabi_f2d>
 8010904:	a370      	add	r3, pc, #448	; (adr r3, 8010ac8 <StateMachineTask+0x898>)
 8010906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801090a:	f7f0 f8c9 	bl	8000aa0 <__aeabi_dcmpgt>
 801090e:	4603      	mov	r3, r0
 8010910:	2b00      	cmp	r3, #0
 8010912:	d100      	bne.n	8010916 <StateMachineTask+0x6e6>
				UgyessegiState = UTCASAROK_VONALVARAS;

				//Kvetkez llapot eleje

			}
			break;
 8010914:	e1d1      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_VONALVARAS;
 8010916:	4b6e      	ldr	r3, [pc, #440]	; (8010ad0 <StateMachineTask+0x8a0>)
 8010918:	222f      	movs	r2, #47	; 0x2f
 801091a:	701a      	strb	r2, [r3, #0]
			break;
 801091c:	e1cd      	b.n	8010cba <StateMachineTask+0xa8a>
		case UTCASAROK_VONALVARAS:
			//llapotvlts felttele
			if( LineNumFront != 0 )		//vrunk hogy jra lssunk vonalat.
 801091e:	4b72      	ldr	r3, [pc, #456]	; (8010ae8 <StateMachineTask+0x8b8>)
 8010920:	781b      	ldrb	r3, [r3, #0]
 8010922:	b2db      	uxtb	r3, r3
 8010924:	2b00      	cmp	r3, #0
 8010926:	f000 81bb 	beq.w	8010ca0 <StateMachineTask+0xa70>
			{
				//llapot vge
				UgyessegiState = UTCASAROK_KIHAJTAS;
 801092a:	4b69      	ldr	r3, [pc, #420]	; (8010ad0 <StateMachineTask+0x8a0>)
 801092c:	2230      	movs	r2, #48	; 0x30
 801092e:	701a      	strb	r2, [r3, #0]

				//Kvetkez llapot eleje
				osThreadResume(SteeringStateSpaceControllerHandle);	//vonalkvetst visszakapcsoljuk
 8010930:	4b6e      	ldr	r3, [pc, #440]	; (8010aec <StateMachineTask+0x8bc>)
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	4618      	mov	r0, r3
 8010936:	f7f7 fc61 	bl	80081fc <osThreadResume>
				Uthossz = 0;
 801093a:	4b69      	ldr	r3, [pc, #420]	; (8010ae0 <StateMachineTask+0x8b0>)
 801093c:	f04f 0200 	mov.w	r2, #0
 8010940:	601a      	str	r2, [r3, #0]
			}
			break;
 8010942:	e1ad      	b.n	8010ca0 <StateMachineTask+0xa70>
		case UTCASAROK_KIHAJTAS:				//megynk elre egy mtert hogy kirjnk az utcasarokbl
			//llapotvlts felttele
			if( Uthossz > 1 )		//vrunk hogy jra lssunk vonalat.
 8010944:	4b66      	ldr	r3, [pc, #408]	; (8010ae0 <StateMachineTask+0x8b0>)
 8010946:	edd3 7a00 	vldr	s15, [r3]
 801094a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801094e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010956:	dc00      	bgt.n	801095a <StateMachineTask+0x72a>
				//llapot vge
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
											   BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 8010958:	e1af      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 801095a:	4b5d      	ldr	r3, [pc, #372]	; (8010ad0 <StateMachineTask+0x8a0>)
 801095c:	2200      	movs	r2, #0
 801095e:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 8010960:	4b63      	ldr	r3, [pc, #396]	; (8010af0 <StateMachineTask+0x8c0>)
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	21ff      	movs	r1, #255	; 0xff
 8010966:	4618      	mov	r0, r3
 8010968:	f7f7 fd4a 	bl	8008400 <xEventGroupClearBits>
 801096c:	6038      	str	r0, [r7, #0]
			break;
 801096e:	e1a4      	b.n	8010cba <StateMachineTask+0xa8a>

			}
			break;
		case VASUTIATJARO:
			//llapotvlts felttele
			SpeedSP = 0.5;
 8010970:	4b58      	ldr	r3, [pc, #352]	; (8010ad4 <StateMachineTask+0x8a4>)
 8010972:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8010976:	601a      	str	r2, [r3, #0]
			//llapot vge
			UgyessegiState = VASUTIATJARO2;
 8010978:	4b55      	ldr	r3, [pc, #340]	; (8010ad0 <StateMachineTask+0x8a0>)
 801097a:	223d      	movs	r2, #61	; 0x3d
 801097c:	701a      	strb	r2, [r3, #0]

			//Kvetkez llapot eleje
			Uthossz = 0;
 801097e:	4b58      	ldr	r3, [pc, #352]	; (8010ae0 <StateMachineTask+0x8b0>)
 8010980:	f04f 0200 	mov.w	r2, #0
 8010984:	601a      	str	r2, [r3, #0]
			break;
 8010986:	e198      	b.n	8010cba <StateMachineTask+0xa8a>
		case VASUTIATJARO2:
			//llapotvlts felttele
			if( Uthossz > 0.3 )
 8010988:	4b55      	ldr	r3, [pc, #340]	; (8010ae0 <StateMachineTask+0x8b0>)
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	4618      	mov	r0, r3
 801098e:	f7ef fda3 	bl	80004d8 <__aeabi_f2d>
 8010992:	a349      	add	r3, pc, #292	; (adr r3, 8010ab8 <StateMachineTask+0x888>)
 8010994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010998:	f7f0 f882 	bl	8000aa0 <__aeabi_dcmpgt>
 801099c:	4603      	mov	r3, r0
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d100      	bne.n	80109a4 <StateMachineTask+0x774>
				//llapot vge
				UgyessegiState = VASUTIATJARO3;
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 80109a2:	e18a      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = VASUTIATJARO3;
 80109a4:	4b4a      	ldr	r3, [pc, #296]	; (8010ad0 <StateMachineTask+0x8a0>)
 80109a6:	223e      	movs	r2, #62	; 0x3e
 80109a8:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 80109aa:	4b4a      	ldr	r3, [pc, #296]	; (8010ad4 <StateMachineTask+0x8a4>)
 80109ac:	f04f 0200 	mov.w	r2, #0
 80109b0:	601a      	str	r2, [r3, #0]
			break;
 80109b2:	e182      	b.n	8010cba <StateMachineTask+0xa8a>
		case VASUTIATJARO3:
			//llapotvlts felttele
			if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 80109b4:	4b4f      	ldr	r3, [pc, #316]	; (8010af4 <StateMachineTask+0x8c4>)
 80109b6:	edd3 7a00 	vldr	s15, [r3]
 80109ba:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8010af8 <StateMachineTask+0x8c8>
 80109be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80109c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109c6:	d400      	bmi.n	80109ca <StateMachineTask+0x79a>
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
				{
					asm("bkpt");
				}
			}
			break;
 80109c8:	e16c      	b.n	8010ca4 <StateMachineTask+0xa74>
				UgyessegiState = VASUTIATJARO4;
 80109ca:	4b41      	ldr	r3, [pc, #260]	; (8010ad0 <StateMachineTask+0x8a0>)
 80109cc:	223f      	movs	r2, #63	; 0x3f
 80109ce:	701a      	strb	r2, [r3, #0]
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
 80109d0:	4b4a      	ldr	r3, [pc, #296]	; (8010afc <StateMachineTask+0x8cc>)
 80109d2:	681c      	ldr	r4, [r3, #0]
 80109d4:	f7f9 fc6a 	bl	800a2ac <xTaskGetTickCount>
 80109d8:	4602      	mov	r2, r0
 80109da:	2300      	movs	r3, #0
 80109dc:	9300      	str	r3, [sp, #0]
 80109de:	2300      	movs	r3, #0
 80109e0:	2101      	movs	r1, #1
 80109e2:	4620      	mov	r0, r4
 80109e4:	f7fa fa5a 	bl	800ae9c <xTimerGenericCommand>
 80109e8:	4603      	mov	r3, r0
 80109ea:	2b01      	cmp	r3, #1
 80109ec:	f000 815a 	beq.w	8010ca4 <StateMachineTask+0xa74>
					asm("bkpt");
 80109f0:	be00      	bkpt	0x0000
			break;
 80109f2:	e157      	b.n	8010ca4 <StateMachineTask+0xa74>
		case VASUTIATJARO4:

			if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 80109f4:	4b3f      	ldr	r3, [pc, #252]	; (8010af4 <StateMachineTask+0x8c4>)
 80109f6:	edd3 7a00 	vldr	s15, [r3]
 80109fa:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8010af8 <StateMachineTask+0x8c8>
 80109fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a06:	d50f      	bpl.n	8010a28 <StateMachineTask+0x7f8>
			{
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
 8010a08:	4b3c      	ldr	r3, [pc, #240]	; (8010afc <StateMachineTask+0x8cc>)
 8010a0a:	681c      	ldr	r4, [r3, #0]
 8010a0c:	f7f9 fc4e 	bl	800a2ac <xTaskGetTickCount>
 8010a10:	4602      	mov	r2, r0
 8010a12:	2300      	movs	r3, #0
 8010a14:	9300      	str	r3, [sp, #0]
 8010a16:	2300      	movs	r3, #0
 8010a18:	2101      	movs	r1, #1
 8010a1a:	4620      	mov	r0, r4
 8010a1c:	f7fa fa3e 	bl	800ae9c <xTimerGenericCommand>
 8010a20:	4603      	mov	r3, r0
 8010a22:	2b01      	cmp	r3, #1
 8010a24:	d000      	beq.n	8010a28 <StateMachineTask+0x7f8>
				{
					asm("bkpt");
 8010a26:	be00      	bkpt	0x0000
				}
			}
			//llapotvlts felttele
			if( CarCounterTimerElapsedFlag == 1 )		//vrunk hogy lejrjon a timer
 8010a28:	4b35      	ldr	r3, [pc, #212]	; (8010b00 <StateMachineTask+0x8d0>)
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	2b01      	cmp	r3, #1
 8010a2e:	f040 813b 	bne.w	8010ca8 <StateMachineTask+0xa78>
			{
				CarCounterTimerElapsedFlag = 0;
 8010a32:	4b33      	ldr	r3, [pc, #204]	; (8010b00 <StateMachineTask+0x8d0>)
 8010a34:	2200      	movs	r2, #0
 8010a36:	601a      	str	r2, [r3, #0]
				//llapot vge
				UgyessegiState = VASUTIATJARO5;
 8010a38:	4b25      	ldr	r3, [pc, #148]	; (8010ad0 <StateMachineTask+0x8a0>)
 8010a3a:	2240      	movs	r2, #64	; 0x40
 8010a3c:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				SpeedSP = 0.5;
 8010a3e:	4b25      	ldr	r3, [pc, #148]	; (8010ad4 <StateMachineTask+0x8a4>)
 8010a40:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8010a44:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 8010a46:	4b26      	ldr	r3, [pc, #152]	; (8010ae0 <StateMachineTask+0x8b0>)
 8010a48:	f04f 0200 	mov.w	r2, #0
 8010a4c:	601a      	str	r2, [r3, #0]
			}
			break;
 8010a4e:	e12b      	b.n	8010ca8 <StateMachineTask+0xa78>
		case VASUTIATJARO5:
			//llapotvlts felttele
			if( Uthossz > 0.5 )
 8010a50:	4b23      	ldr	r3, [pc, #140]	; (8010ae0 <StateMachineTask+0x8b0>)
 8010a52:	edd3 7a00 	vldr	s15, [r3]
 8010a56:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010a5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a62:	dc00      	bgt.n	8010a66 <StateMachineTask+0x836>
				//llapot vge
				UgyessegiState = VASUTIATJARO6;
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 8010a64:	e129      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = VASUTIATJARO6;
 8010a66:	4b1a      	ldr	r3, [pc, #104]	; (8010ad0 <StateMachineTask+0x8a0>)
 8010a68:	2241      	movs	r2, #65	; 0x41
 8010a6a:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 8010a6c:	4b19      	ldr	r3, [pc, #100]	; (8010ad4 <StateMachineTask+0x8a4>)
 8010a6e:	f04f 0200 	mov.w	r2, #0
 8010a72:	601a      	str	r2, [r3, #0]
			break;
 8010a74:	e121      	b.n	8010cba <StateMachineTask+0xa8a>
		case VASUTIATJARO6:
		//llapotvlts felttele
		if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 8010a76:	4b1f      	ldr	r3, [pc, #124]	; (8010af4 <StateMachineTask+0x8c4>)
 8010a78:	edd3 7a00 	vldr	s15, [r3]
 8010a7c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8010af8 <StateMachineTask+0x8c8>
 8010a80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a88:	d400      	bmi.n	8010a8c <StateMachineTask+0x85c>
			if( xTimerStart( xTimers[0] , 0) != pdPASS)
			{
				asm("bkpt");
			}
		}
		break;
 8010a8a:	e10f      	b.n	8010cac <StateMachineTask+0xa7c>
			UgyessegiState = VASUTIATJARO7;
 8010a8c:	4b10      	ldr	r3, [pc, #64]	; (8010ad0 <StateMachineTask+0x8a0>)
 8010a8e:	2242      	movs	r2, #66	; 0x42
 8010a90:	701a      	strb	r2, [r3, #0]
			if( xTimerStart( xTimers[0] , 0) != pdPASS)
 8010a92:	4b1a      	ldr	r3, [pc, #104]	; (8010afc <StateMachineTask+0x8cc>)
 8010a94:	681c      	ldr	r4, [r3, #0]
 8010a96:	f7f9 fc09 	bl	800a2ac <xTaskGetTickCount>
 8010a9a:	4602      	mov	r2, r0
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	9300      	str	r3, [sp, #0]
 8010aa0:	2300      	movs	r3, #0
 8010aa2:	2101      	movs	r1, #1
 8010aa4:	4620      	mov	r0, r4
 8010aa6:	f7fa f9f9 	bl	800ae9c <xTimerGenericCommand>
 8010aaa:	4603      	mov	r3, r0
 8010aac:	2b01      	cmp	r3, #1
 8010aae:	f000 80fd 	beq.w	8010cac <StateMachineTask+0xa7c>
				asm("bkpt");
 8010ab2:	be00      	bkpt	0x0000
		break;
 8010ab4:	e0fa      	b.n	8010cac <StateMachineTask+0xa7c>
 8010ab6:	bf00      	nop
 8010ab8:	33333333 	.word	0x33333333
 8010abc:	3fd33333 	.word	0x3fd33333
 8010ac0:	51eb851f 	.word	0x51eb851f
 8010ac4:	bff91eb8 	.word	0xbff91eb8
 8010ac8:	a3d70a3d 	.word	0xa3d70a3d
 8010acc:	3fe23d70 	.word	0x3fe23d70
 8010ad0:	20018c40 	.word	0x20018c40
 8010ad4:	20018a98 	.word	0x20018a98
 8010ad8:	20019130 	.word	0x20019130
 8010adc:	be99999a 	.word	0xbe99999a
 8010ae0:	20018a70 	.word	0x20018a70
 8010ae4:	3e99999a 	.word	0x3e99999a
 8010ae8:	20018c7d 	.word	0x20018c7d
 8010aec:	2001943c 	.word	0x2001943c
 8010af0:	2001959c 	.word	0x2001959c
 8010af4:	200189c4 	.word	0x200189c4
 8010af8:	42700000 	.word	0x42700000
 8010afc:	20019838 	.word	0x20019838
 8010b00:	20018bb4 	.word	0x20018bb4
		case VASUTIATJARO7:

			if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 8010b04:	4b72      	ldr	r3, [pc, #456]	; (8010cd0 <StateMachineTask+0xaa0>)
 8010b06:	edd3 7a00 	vldr	s15, [r3]
 8010b0a:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8010cd4 <StateMachineTask+0xaa4>
 8010b0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b16:	d50f      	bpl.n	8010b38 <StateMachineTask+0x908>
			{
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
 8010b18:	4b6f      	ldr	r3, [pc, #444]	; (8010cd8 <StateMachineTask+0xaa8>)
 8010b1a:	681c      	ldr	r4, [r3, #0]
 8010b1c:	f7f9 fbc6 	bl	800a2ac <xTaskGetTickCount>
 8010b20:	4602      	mov	r2, r0
 8010b22:	2300      	movs	r3, #0
 8010b24:	9300      	str	r3, [sp, #0]
 8010b26:	2300      	movs	r3, #0
 8010b28:	2101      	movs	r1, #1
 8010b2a:	4620      	mov	r0, r4
 8010b2c:	f7fa f9b6 	bl	800ae9c <xTimerGenericCommand>
 8010b30:	4603      	mov	r3, r0
 8010b32:	2b01      	cmp	r3, #1
 8010b34:	d000      	beq.n	8010b38 <StateMachineTask+0x908>
				{
					asm("bkpt");
 8010b36:	be00      	bkpt	0x0000
				}
			}
			//llapotvlts felttele
			if( CarCounterTimerElapsedFlag == 1 )		//vrunk hogy lejrjon a timer
 8010b38:	4b68      	ldr	r3, [pc, #416]	; (8010cdc <StateMachineTask+0xaac>)
 8010b3a:	681b      	ldr	r3, [r3, #0]
 8010b3c:	2b01      	cmp	r3, #1
 8010b3e:	f040 80b7 	bne.w	8010cb0 <StateMachineTask+0xa80>
			{
				CarCounterTimerElapsedFlag = 0;
 8010b42:	4b66      	ldr	r3, [pc, #408]	; (8010cdc <StateMachineTask+0xaac>)
 8010b44:	2200      	movs	r2, #0
 8010b46:	601a      	str	r2, [r3, #0]
				//llapot vge
				UgyessegiState = VASUTIATJARO8;
 8010b48:	4b65      	ldr	r3, [pc, #404]	; (8010ce0 <StateMachineTask+0xab0>)
 8010b4a:	2243      	movs	r2, #67	; 0x43
 8010b4c:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				SpeedSP = 1;
 8010b4e:	4b65      	ldr	r3, [pc, #404]	; (8010ce4 <StateMachineTask+0xab4>)
 8010b50:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8010b54:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 8010b56:	4b64      	ldr	r3, [pc, #400]	; (8010ce8 <StateMachineTask+0xab8>)
 8010b58:	f04f 0200 	mov.w	r2, #0
 8010b5c:	601a      	str	r2, [r3, #0]
			}
			break;
 8010b5e:	e0a7      	b.n	8010cb0 <StateMachineTask+0xa80>
		case VASUTIATJARO8:
			//llapotvlts felttele
			if( Uthossz > 1 )
 8010b60:	4b61      	ldr	r3, [pc, #388]	; (8010ce8 <StateMachineTask+0xab8>)
 8010b62:	edd3 7a00 	vldr	s15, [r3]
 8010b66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010b6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b72:	dc00      	bgt.n	8010b76 <StateMachineTask+0x946>
				//llapot vge
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 8010b74:	e0a1      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 8010b76:	4b5a      	ldr	r3, [pc, #360]	; (8010ce0 <StateMachineTask+0xab0>)
 8010b78:	2200      	movs	r2, #0
 8010b7a:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 8010b7c:	4b5b      	ldr	r3, [pc, #364]	; (8010cec <StateMachineTask+0xabc>)
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	21ff      	movs	r1, #255	; 0xff
 8010b82:	4618      	mov	r0, r3
 8010b84:	f7f7 fc3c 	bl	8008400 <xEventGroupClearBits>
 8010b88:	6038      	str	r0, [r7, #0]
			break;
 8010b8a:	e096      	b.n	8010cba <StateMachineTask+0xa8a>
		case CEL:

			//Kvetkez llapot eleje
			Uthossz = 0;
 8010b8c:	4b56      	ldr	r3, [pc, #344]	; (8010ce8 <StateMachineTask+0xab8>)
 8010b8e:	f04f 0200 	mov.w	r2, #0
 8010b92:	601a      	str	r2, [r3, #0]
			UgyessegiState = CEL2;
 8010b94:	4b52      	ldr	r3, [pc, #328]	; (8010ce0 <StateMachineTask+0xab0>)
 8010b96:	2251      	movs	r2, #81	; 0x51
 8010b98:	701a      	strb	r2, [r3, #0]

			break;
 8010b9a:	e08e      	b.n	8010cba <StateMachineTask+0xa8a>
		case CEL2:
			//llapotvlts felttele
			if( Uthossz > 0.4)
 8010b9c:	4b52      	ldr	r3, [pc, #328]	; (8010ce8 <StateMachineTask+0xab8>)
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	f7ef fc99 	bl	80004d8 <__aeabi_f2d>
 8010ba6:	a348      	add	r3, pc, #288	; (adr r3, 8010cc8 <StateMachineTask+0xa98>)
 8010ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bac:	f7ef ff78 	bl	8000aa0 <__aeabi_dcmpgt>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d100      	bne.n	8010bb8 <StateMachineTask+0x988>
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
												   BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 8010bb6:	e080      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 8010bb8:	4b49      	ldr	r3, [pc, #292]	; (8010ce0 <StateMachineTask+0xab0>)
 8010bba:	2200      	movs	r2, #0
 8010bbc:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 8010bbe:	4b4b      	ldr	r3, [pc, #300]	; (8010cec <StateMachineTask+0xabc>)
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	21ff      	movs	r1, #255	; 0xff
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	f7f7 fc1b 	bl	8008400 <xEventGroupClearBits>
 8010bca:	6038      	str	r0, [r7, #0]
				SpeedSP = 0;
 8010bcc:	4b45      	ldr	r3, [pc, #276]	; (8010ce4 <StateMachineTask+0xab4>)
 8010bce:	f04f 0200 	mov.w	r2, #0
 8010bd2:	601a      	str	r2, [r3, #0]
			break;
 8010bd4:	e071      	b.n	8010cba <StateMachineTask+0xa8a>
		case FORGOHORDO:
			//llapot vge
			UgyessegiState = FORGOHORDO_RAMPA_FEL;
 8010bd6:	4b42      	ldr	r3, [pc, #264]	; (8010ce0 <StateMachineTask+0xab0>)
 8010bd8:	2247      	movs	r2, #71	; 0x47
 8010bda:	701a      	strb	r2, [r3, #0]

			//Kvetkez llapot eleje
			SpeedSP = 0.5;
 8010bdc:	4b41      	ldr	r3, [pc, #260]	; (8010ce4 <StateMachineTask+0xab4>)
 8010bde:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8010be2:	601a      	str	r2, [r3, #0]

			break;
 8010be4:	e069      	b.n	8010cba <StateMachineTask+0xa8a>
		case FORGOHORDO_RAMPA_FEL:
			//llapotvlts felttele
			if( AngularY < 3 && LineNumFront == 0 )
 8010be6:	4b42      	ldr	r3, [pc, #264]	; (8010cf0 <StateMachineTask+0xac0>)
 8010be8:	edd3 7a00 	vldr	s15, [r3]
 8010bec:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8010bf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bf8:	d400      	bmi.n	8010bfc <StateMachineTask+0x9cc>
				//Kvetkez llapot eleje
				SpeedSP = 0.5;
				osThreadSuspend(SteeringStateSpaceControllerHandle);
				osThreadResume(RollAngleControllerTaskHandle);
			}
			break;
 8010bfa:	e05b      	b.n	8010cb4 <StateMachineTask+0xa84>
			if( AngularY < 3 && LineNumFront == 0 )
 8010bfc:	4b3d      	ldr	r3, [pc, #244]	; (8010cf4 <StateMachineTask+0xac4>)
 8010bfe:	781b      	ldrb	r3, [r3, #0]
 8010c00:	b2db      	uxtb	r3, r3
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d156      	bne.n	8010cb4 <StateMachineTask+0xa84>
				UgyessegiState = FORGOHORDO_HORDOBAN;
 8010c06:	4b36      	ldr	r3, [pc, #216]	; (8010ce0 <StateMachineTask+0xab0>)
 8010c08:	2248      	movs	r2, #72	; 0x48
 8010c0a:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0.5;
 8010c0c:	4b35      	ldr	r3, [pc, #212]	; (8010ce4 <StateMachineTask+0xab4>)
 8010c0e:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8010c12:	601a      	str	r2, [r3, #0]
				osThreadSuspend(SteeringStateSpaceControllerHandle);
 8010c14:	4b38      	ldr	r3, [pc, #224]	; (8010cf8 <StateMachineTask+0xac8>)
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	4618      	mov	r0, r3
 8010c1a:	f7f7 fae2 	bl	80081e2 <osThreadSuspend>
				osThreadResume(RollAngleControllerTaskHandle);
 8010c1e:	4b37      	ldr	r3, [pc, #220]	; (8010cfc <StateMachineTask+0xacc>)
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	4618      	mov	r0, r3
 8010c24:	f7f7 faea 	bl	80081fc <osThreadResume>
			break;
 8010c28:	e044      	b.n	8010cb4 <StateMachineTask+0xa84>
		case FORGOHORDO_HORDOBAN:
			//llapotvlts felttele
			if( LineNumFront == 1 )
 8010c2a:	4b32      	ldr	r3, [pc, #200]	; (8010cf4 <StateMachineTask+0xac4>)
 8010c2c:	781b      	ldrb	r3, [r3, #0]
 8010c2e:	b2db      	uxtb	r3, r3
 8010c30:	2b01      	cmp	r3, #1
 8010c32:	d141      	bne.n	8010cb8 <StateMachineTask+0xa88>
			{
				//llapot vge
				UgyessegiState = FORGOHORDO_KI;
 8010c34:	4b2a      	ldr	r3, [pc, #168]	; (8010ce0 <StateMachineTask+0xab0>)
 8010c36:	2249      	movs	r2, #73	; 0x49
 8010c38:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				SpeedSP = 0.5;
 8010c3a:	4b2a      	ldr	r3, [pc, #168]	; (8010ce4 <StateMachineTask+0xab4>)
 8010c3c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8010c40:	601a      	str	r2, [r3, #0]
				osThreadSuspend(RollAngleControllerTaskHandle);
 8010c42:	4b2e      	ldr	r3, [pc, #184]	; (8010cfc <StateMachineTask+0xacc>)
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	4618      	mov	r0, r3
 8010c48:	f7f7 facb 	bl	80081e2 <osThreadSuspend>
				osThreadResume(SteeringStateSpaceControllerHandle);
 8010c4c:	4b2a      	ldr	r3, [pc, #168]	; (8010cf8 <StateMachineTask+0xac8>)
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	4618      	mov	r0, r3
 8010c52:	f7f7 fad3 	bl	80081fc <osThreadResume>
				Uthossz = 0 ;
 8010c56:	4b24      	ldr	r3, [pc, #144]	; (8010ce8 <StateMachineTask+0xab8>)
 8010c58:	f04f 0200 	mov.w	r2, #0
 8010c5c:	601a      	str	r2, [r3, #0]
			}
			break;
 8010c5e:	e02b      	b.n	8010cb8 <StateMachineTask+0xa88>
		case FORGOHORDO_KI:
			//llapotvlts felttele
			if( Uthossz > 1 )
 8010c60:	4b21      	ldr	r3, [pc, #132]	; (8010ce8 <StateMachineTask+0xab8>)
 8010c62:	edd3 7a00 	vldr	s15, [r3]
 8010c66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010c6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c72:	dc00      	bgt.n	8010c76 <StateMachineTask+0xa46>
				//llapot vge
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 8010c74:	e021      	b.n	8010cba <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 8010c76:	4b1a      	ldr	r3, [pc, #104]	; (8010ce0 <StateMachineTask+0xab0>)
 8010c78:	2200      	movs	r2, #0
 8010c7a:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 8010c7c:	4b1b      	ldr	r3, [pc, #108]	; (8010cec <StateMachineTask+0xabc>)
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	21ff      	movs	r1, #255	; 0xff
 8010c82:	4618      	mov	r0, r3
 8010c84:	f7f7 fbbc 	bl	8008400 <xEventGroupClearBits>
 8010c88:	6038      	str	r0, [r7, #0]
			break;
 8010c8a:	e016      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010c8c:	bf00      	nop
 8010c8e:	e014      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010c90:	bf00      	nop
 8010c92:	e012      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010c94:	bf00      	nop
 8010c96:	e010      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010c98:	bf00      	nop
 8010c9a:	e00e      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010c9c:	bf00      	nop
 8010c9e:	e00c      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010ca0:	bf00      	nop
 8010ca2:	e00a      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010ca4:	bf00      	nop
 8010ca6:	e008      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010ca8:	bf00      	nop
 8010caa:	e006      	b.n	8010cba <StateMachineTask+0xa8a>
		break;
 8010cac:	bf00      	nop
 8010cae:	e004      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010cb0:	bf00      	nop
 8010cb2:	e002      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010cb4:	bf00      	nop
 8010cb6:	e000      	b.n	8010cba <StateMachineTask+0xa8a>
			break;
 8010cb8:	bf00      	nop
		}
		osDelay(100);
 8010cba:	2064      	movs	r0, #100	; 0x64
 8010cbc:	f7f7 fa72 	bl	80081a4 <osDelay>
		switch(UgyessegiState)
 8010cc0:	f7ff bab9 	b.w	8010236 <StateMachineTask+0x6>
 8010cc4:	f3af 8000 	nop.w
 8010cc8:	9999999a 	.word	0x9999999a
 8010ccc:	3fd99999 	.word	0x3fd99999
 8010cd0:	200189c4 	.word	0x200189c4
 8010cd4:	42700000 	.word	0x42700000
 8010cd8:	20019838 	.word	0x20019838
 8010cdc:	20018bb4 	.word	0x20018bb4
 8010ce0:	20018c40 	.word	0x20018c40
 8010ce4:	20018a98 	.word	0x20018a98
 8010ce8:	20018a70 	.word	0x20018a70
 8010cec:	2001959c 	.word	0x2001959c
 8010cf0:	20018c98 	.word	0x20018c98
 8010cf4:	20018c7d 	.word	0x20018c7d
 8010cf8:	2001943c 	.word	0x2001943c
 8010cfc:	200197f4 	.word	0x200197f4

08010d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010d04:	2003      	movs	r0, #3
 8010d06:	f7f0 ff27 	bl	8001b58 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8010d0a:	2200      	movs	r2, #0
 8010d0c:	2100      	movs	r1, #0
 8010d0e:	f06f 000b 	mvn.w	r0, #11
 8010d12:	f7f0 ff2c 	bl	8001b6e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8010d16:	2200      	movs	r2, #0
 8010d18:	2100      	movs	r1, #0
 8010d1a:	f06f 000a 	mvn.w	r0, #10
 8010d1e:	f7f0 ff26 	bl	8001b6e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8010d22:	2200      	movs	r2, #0
 8010d24:	2100      	movs	r1, #0
 8010d26:	f06f 0009 	mvn.w	r0, #9
 8010d2a:	f7f0 ff20 	bl	8001b6e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8010d2e:	2200      	movs	r2, #0
 8010d30:	2100      	movs	r1, #0
 8010d32:	f06f 0004 	mvn.w	r0, #4
 8010d36:	f7f0 ff1a 	bl	8001b6e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8010d3a:	2200      	movs	r2, #0
 8010d3c:	2100      	movs	r1, #0
 8010d3e:	f06f 0003 	mvn.w	r0, #3
 8010d42:	f7f0 ff14 	bl	8001b6e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8010d46:	2200      	movs	r2, #0
 8010d48:	210f      	movs	r1, #15
 8010d4a:	f06f 0001 	mvn.w	r0, #1
 8010d4e:	f7f0 ff0e 	bl	8001b6e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8010d52:	2200      	movs	r2, #0
 8010d54:	210f      	movs	r1, #15
 8010d56:	f04f 30ff 	mov.w	r0, #4294967295
 8010d5a:	f7f0 ff08 	bl	8001b6e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8010d5e:	bf00      	nop
 8010d60:	bd80      	pop	{r7, pc}
	...

08010d64 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8010d64:	b580      	push	{r7, lr}
 8010d66:	b08a      	sub	sp, #40	; 0x28
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	4a93      	ldr	r2, [pc, #588]	; (8010fc0 <HAL_ADC_MspInit+0x25c>)
 8010d72:	4293      	cmp	r3, r2
 8010d74:	d15f      	bne.n	8010e36 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8010d76:	2300      	movs	r3, #0
 8010d78:	613b      	str	r3, [r7, #16]
 8010d7a:	4a92      	ldr	r2, [pc, #584]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010d7c:	4b91      	ldr	r3, [pc, #580]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010d84:	6453      	str	r3, [r2, #68]	; 0x44
 8010d86:	4b8f      	ldr	r3, [pc, #572]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010d8e:	613b      	str	r3, [r7, #16]
 8010d90:	693b      	ldr	r3, [r7, #16]
  
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = Logic_battery_Pin;
 8010d92:	2301      	movs	r3, #1
 8010d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010d96:	2303      	movs	r3, #3
 8010d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Logic_battery_GPIO_Port, &GPIO_InitStruct);
 8010d9e:	f107 0314 	add.w	r3, r7, #20
 8010da2:	4619      	mov	r1, r3
 8010da4:	4888      	ldr	r0, [pc, #544]	; (8010fc8 <HAL_ADC_MspInit+0x264>)
 8010da6:	f7f1 facd 	bl	8002344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor_battery_Pin;
 8010daa:	2301      	movs	r3, #1
 8010dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010dae:	2303      	movs	r3, #3
 8010db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010db2:	2300      	movs	r3, #0
 8010db4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Motor_battery_GPIO_Port, &GPIO_InitStruct);
 8010db6:	f107 0314 	add.w	r3, r7, #20
 8010dba:	4619      	mov	r1, r3
 8010dbc:	4883      	ldr	r0, [pc, #524]	; (8010fcc <HAL_ADC_MspInit+0x268>)
 8010dbe:	f7f1 fac1 	bl	8002344 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8010dc2:	4b83      	ldr	r3, [pc, #524]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010dc4:	4a83      	ldr	r2, [pc, #524]	; (8010fd4 <HAL_ADC_MspInit+0x270>)
 8010dc6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8010dc8:	4b81      	ldr	r3, [pc, #516]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010dca:	2200      	movs	r2, #0
 8010dcc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010dce:	4b80      	ldr	r3, [pc, #512]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8010dd4:	4b7e      	ldr	r3, [pc, #504]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8010dda:	4b7d      	ldr	r3, [pc, #500]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010ddc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010de0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010de2:	4b7b      	ldr	r3, [pc, #492]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010de4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010de8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010dea:	4b79      	ldr	r3, [pc, #484]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010dec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010df0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8010df2:	4b77      	ldr	r3, [pc, #476]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010df4:	2200      	movs	r2, #0
 8010df6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8010df8:	4b75      	ldr	r3, [pc, #468]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010dfa:	2200      	movs	r2, #0
 8010dfc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8010dfe:	4b74      	ldr	r3, [pc, #464]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010e00:	2200      	movs	r2, #0
 8010e02:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8010e04:	4872      	ldr	r0, [pc, #456]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010e06:	f7f0 ff05 	bl	8001c14 <HAL_DMA_Init>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d003      	beq.n	8010e18 <HAL_ADC_MspInit+0xb4>
    {
      _Error_Handler(__FILE__, __LINE__);
 8010e10:	219a      	movs	r1, #154	; 0x9a
 8010e12:	4871      	ldr	r0, [pc, #452]	; (8010fd8 <HAL_ADC_MspInit+0x274>)
 8010e14:	f7fe fa94 	bl	800f340 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	4a6d      	ldr	r2, [pc, #436]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010e1c:	639a      	str	r2, [r3, #56]	; 0x38
 8010e1e:	4a6c      	ldr	r2, [pc, #432]	; (8010fd0 <HAL_ADC_MspInit+0x26c>)
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8010e24:	2200      	movs	r2, #0
 8010e26:	2105      	movs	r1, #5
 8010e28:	2012      	movs	r0, #18
 8010e2a:	f7f0 fea0 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8010e2e:	2012      	movs	r0, #18
 8010e30:	f7f0 feb9 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8010e34:	e0c0      	b.n	8010fb8 <HAL_ADC_MspInit+0x254>
  else if(hadc->Instance==ADC2)
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	4a68      	ldr	r2, [pc, #416]	; (8010fdc <HAL_ADC_MspInit+0x278>)
 8010e3c:	4293      	cmp	r3, r2
 8010e3e:	d161      	bne.n	8010f04 <HAL_ADC_MspInit+0x1a0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8010e40:	2300      	movs	r3, #0
 8010e42:	60fb      	str	r3, [r7, #12]
 8010e44:	4a5f      	ldr	r2, [pc, #380]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010e46:	4b5f      	ldr	r3, [pc, #380]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010e4e:	6453      	str	r3, [r2, #68]	; 0x44
 8010e50:	4b5c      	ldr	r3, [pc, #368]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010e58:	60fb      	str	r3, [r7, #12]
 8010e5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IR_RightS_Pin|IR_FrontS_Pin|IR_FrontL_Pin;
 8010e5c:	23d0      	movs	r3, #208	; 0xd0
 8010e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010e60:	2303      	movs	r3, #3
 8010e62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e64:	2300      	movs	r3, #0
 8010e66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e68:	f107 0314 	add.w	r3, r7, #20
 8010e6c:	4619      	mov	r1, r3
 8010e6e:	485c      	ldr	r0, [pc, #368]	; (8010fe0 <HAL_ADC_MspInit+0x27c>)
 8010e70:	f7f1 fa68 	bl	8002344 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IR_LeftS_Pin;
 8010e74:	2310      	movs	r3, #16
 8010e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010e78:	2303      	movs	r3, #3
 8010e7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IR_LeftS_GPIO_Port, &GPIO_InitStruct);
 8010e80:	f107 0314 	add.w	r3, r7, #20
 8010e84:	4619      	mov	r1, r3
 8010e86:	4850      	ldr	r0, [pc, #320]	; (8010fc8 <HAL_ADC_MspInit+0x264>)
 8010e88:	f7f1 fa5c 	bl	8002344 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8010e8c:	4b55      	ldr	r3, [pc, #340]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010e8e:	4a56      	ldr	r2, [pc, #344]	; (8010fe8 <HAL_ADC_MspInit+0x284>)
 8010e90:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8010e92:	4b54      	ldr	r3, [pc, #336]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010e94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8010e98:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010e9a:	4b52      	ldr	r3, [pc, #328]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010e9c:	2200      	movs	r2, #0
 8010e9e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8010ea0:	4b50      	ldr	r3, [pc, #320]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8010ea6:	4b4f      	ldr	r3, [pc, #316]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010ea8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010eac:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010eae:	4b4d      	ldr	r3, [pc, #308]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010eb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010eb4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010eb6:	4b4b      	ldr	r3, [pc, #300]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010eb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010ebc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8010ebe:	4b49      	ldr	r3, [pc, #292]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8010ec4:	4b47      	ldr	r3, [pc, #284]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010ec6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8010eca:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8010ecc:	4b45      	ldr	r3, [pc, #276]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010ece:	2200      	movs	r2, #0
 8010ed0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8010ed2:	4844      	ldr	r0, [pc, #272]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010ed4:	f7f0 fe9e 	bl	8001c14 <HAL_DMA_Init>
 8010ed8:	4603      	mov	r3, r0
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d003      	beq.n	8010ee6 <HAL_ADC_MspInit+0x182>
      _Error_Handler(__FILE__, __LINE__);
 8010ede:	21cc      	movs	r1, #204	; 0xcc
 8010ee0:	483d      	ldr	r0, [pc, #244]	; (8010fd8 <HAL_ADC_MspInit+0x274>)
 8010ee2:	f7fe fa2d 	bl	800f340 <_Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	4a3e      	ldr	r2, [pc, #248]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010eea:	639a      	str	r2, [r3, #56]	; 0x38
 8010eec:	4a3d      	ldr	r2, [pc, #244]	; (8010fe4 <HAL_ADC_MspInit+0x280>)
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	2105      	movs	r1, #5
 8010ef6:	2012      	movs	r0, #18
 8010ef8:	f7f0 fe39 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8010efc:	2012      	movs	r0, #18
 8010efe:	f7f0 fe52 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
}
 8010f02:	e059      	b.n	8010fb8 <HAL_ADC_MspInit+0x254>
  else if(hadc->Instance==ADC3)
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	4a38      	ldr	r2, [pc, #224]	; (8010fec <HAL_ADC_MspInit+0x288>)
 8010f0a:	4293      	cmp	r3, r2
 8010f0c:	d154      	bne.n	8010fb8 <HAL_ADC_MspInit+0x254>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8010f0e:	2300      	movs	r3, #0
 8010f10:	60bb      	str	r3, [r7, #8]
 8010f12:	4a2c      	ldr	r2, [pc, #176]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010f14:	4b2b      	ldr	r3, [pc, #172]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f18:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010f1c:	6453      	str	r3, [r2, #68]	; 0x44
 8010f1e:	4b29      	ldr	r3, [pc, #164]	; (8010fc4 <HAL_ADC_MspInit+0x260>)
 8010f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010f26:	60bb      	str	r3, [r7, #8]
 8010f28:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Motor_curr_Pin;
 8010f2a:	2308      	movs	r3, #8
 8010f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010f2e:	2303      	movs	r3, #3
 8010f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f32:	2300      	movs	r3, #0
 8010f34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Motor_curr_GPIO_Port, &GPIO_InitStruct);
 8010f36:	f107 0314 	add.w	r3, r7, #20
 8010f3a:	4619      	mov	r1, r3
 8010f3c:	4822      	ldr	r0, [pc, #136]	; (8010fc8 <HAL_ADC_MspInit+0x264>)
 8010f3e:	f7f1 fa01 	bl	8002344 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8010f42:	4b2b      	ldr	r3, [pc, #172]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f44:	4a2b      	ldr	r2, [pc, #172]	; (8010ff4 <HAL_ADC_MspInit+0x290>)
 8010f46:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8010f48:	4b29      	ldr	r3, [pc, #164]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8010f4e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010f50:	4b27      	ldr	r3, [pc, #156]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f52:	2200      	movs	r2, #0
 8010f54:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8010f56:	4b26      	ldr	r3, [pc, #152]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f58:	2200      	movs	r2, #0
 8010f5a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8010f5c:	4b24      	ldr	r3, [pc, #144]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010f62:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010f64:	4b22      	ldr	r3, [pc, #136]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010f6a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010f6c:	4b20      	ldr	r3, [pc, #128]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010f72:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 8010f74:	4b1e      	ldr	r3, [pc, #120]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f76:	2200      	movs	r2, #0
 8010f78:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 8010f7a:	4b1d      	ldr	r3, [pc, #116]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f7c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8010f80:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8010f82:	4b1b      	ldr	r3, [pc, #108]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f84:	2200      	movs	r2, #0
 8010f86:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8010f88:	4819      	ldr	r0, [pc, #100]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010f8a:	f7f0 fe43 	bl	8001c14 <HAL_DMA_Init>
 8010f8e:	4603      	mov	r3, r0
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d003      	beq.n	8010f9c <HAL_ADC_MspInit+0x238>
      _Error_Handler(__FILE__, __LINE__);
 8010f94:	21f6      	movs	r1, #246	; 0xf6
 8010f96:	4810      	ldr	r0, [pc, #64]	; (8010fd8 <HAL_ADC_MspInit+0x274>)
 8010f98:	f7fe f9d2 	bl	800f340 <_Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	4a14      	ldr	r2, [pc, #80]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010fa0:	639a      	str	r2, [r3, #56]	; 0x38
 8010fa2:	4a13      	ldr	r2, [pc, #76]	; (8010ff0 <HAL_ADC_MspInit+0x28c>)
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8010fa8:	2200      	movs	r2, #0
 8010faa:	2105      	movs	r1, #5
 8010fac:	2012      	movs	r0, #18
 8010fae:	f7f0 fdde 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8010fb2:	2012      	movs	r0, #18
 8010fb4:	f7f0 fdf7 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
}
 8010fb8:	bf00      	nop
 8010fba:	3728      	adds	r7, #40	; 0x28
 8010fbc:	46bd      	mov	sp, r7
 8010fbe:	bd80      	pop	{r7, pc}
 8010fc0:	40012000 	.word	0x40012000
 8010fc4:	40023800 	.word	0x40023800
 8010fc8:	40020800 	.word	0x40020800
 8010fcc:	40020400 	.word	0x40020400
 8010fd0:	20019844 	.word	0x20019844
 8010fd4:	40026410 	.word	0x40026410
 8010fd8:	08013db4 	.word	0x08013db4
 8010fdc:	40012100 	.word	0x40012100
 8010fe0:	40020000 	.word	0x40020000
 8010fe4:	20019ad4 	.word	0x20019ad4
 8010fe8:	40026440 	.word	0x40026440
 8010fec:	40012200 	.word	0x40012200
 8010ff0:	20019538 	.word	0x20019538
 8010ff4:	40026428 	.word	0x40026428

08010ff8 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b08a      	sub	sp, #40	; 0x28
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	4a52      	ldr	r2, [pc, #328]	; (8011150 <HAL_I2C_MspInit+0x158>)
 8011006:	4293      	cmp	r3, r2
 8011008:	f040 809e 	bne.w	8011148 <HAL_I2C_MspInit+0x150>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
	/* Peripheral clock enable */ 	//meg kell hivni a gpio init eltt mert klnben a busy flag befagy ( bugos )
	__HAL_RCC_I2C1_CLK_ENABLE();
 801100c:	2300      	movs	r3, #0
 801100e:	613b      	str	r3, [r7, #16]
 8011010:	4a50      	ldr	r2, [pc, #320]	; (8011154 <HAL_I2C_MspInit+0x15c>)
 8011012:	4b50      	ldr	r3, [pc, #320]	; (8011154 <HAL_I2C_MspInit+0x15c>)
 8011014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011016:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801101a:	6413      	str	r3, [r2, #64]	; 0x40
 801101c:	4b4d      	ldr	r3, [pc, #308]	; (8011154 <HAL_I2C_MspInit+0x15c>)
 801101e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011024:	613b      	str	r3, [r7, #16]
 8011026:	693b      	ldr	r3, [r7, #16]
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8011028:	23c0      	movs	r3, #192	; 0xc0
 801102a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801102c:	2312      	movs	r3, #18
 801102e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8011030:	2301      	movs	r3, #1
 8011032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011034:	2303      	movs	r3, #3
 8011036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8011038:	2304      	movs	r3, #4
 801103a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801103c:	f107 0314 	add.w	r3, r7, #20
 8011040:	4619      	mov	r1, r3
 8011042:	4845      	ldr	r0, [pc, #276]	; (8011158 <HAL_I2C_MspInit+0x160>)
 8011044:	f7f1 f97e 	bl	8002344 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8011048:	2300      	movs	r3, #0
 801104a:	60fb      	str	r3, [r7, #12]
 801104c:	4a41      	ldr	r2, [pc, #260]	; (8011154 <HAL_I2C_MspInit+0x15c>)
 801104e:	4b41      	ldr	r3, [pc, #260]	; (8011154 <HAL_I2C_MspInit+0x15c>)
 8011050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011052:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8011056:	6413      	str	r3, [r2, #64]	; 0x40
 8011058:	4b3e      	ldr	r3, [pc, #248]	; (8011154 <HAL_I2C_MspInit+0x15c>)
 801105a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801105c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011060:	60fb      	str	r3, [r7, #12]
 8011062:	68fb      	ldr	r3, [r7, #12]
  
    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8011064:	4b3d      	ldr	r3, [pc, #244]	; (801115c <HAL_I2C_MspInit+0x164>)
 8011066:	4a3e      	ldr	r2, [pc, #248]	; (8011160 <HAL_I2C_MspInit+0x168>)
 8011068:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 801106a:	4b3c      	ldr	r3, [pc, #240]	; (801115c <HAL_I2C_MspInit+0x164>)
 801106c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8011070:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011072:	4b3a      	ldr	r3, [pc, #232]	; (801115c <HAL_I2C_MspInit+0x164>)
 8011074:	2200      	movs	r2, #0
 8011076:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011078:	4b38      	ldr	r3, [pc, #224]	; (801115c <HAL_I2C_MspInit+0x164>)
 801107a:	2200      	movs	r2, #0
 801107c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801107e:	4b37      	ldr	r3, [pc, #220]	; (801115c <HAL_I2C_MspInit+0x164>)
 8011080:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011084:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011086:	4b35      	ldr	r3, [pc, #212]	; (801115c <HAL_I2C_MspInit+0x164>)
 8011088:	2200      	movs	r2, #0
 801108a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801108c:	4b33      	ldr	r3, [pc, #204]	; (801115c <HAL_I2C_MspInit+0x164>)
 801108e:	2200      	movs	r2, #0
 8011090:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8011092:	4b32      	ldr	r3, [pc, #200]	; (801115c <HAL_I2C_MspInit+0x164>)
 8011094:	2200      	movs	r2, #0
 8011096:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8011098:	4b30      	ldr	r3, [pc, #192]	; (801115c <HAL_I2C_MspInit+0x164>)
 801109a:	2200      	movs	r2, #0
 801109c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801109e:	4b2f      	ldr	r3, [pc, #188]	; (801115c <HAL_I2C_MspInit+0x164>)
 80110a0:	2200      	movs	r2, #0
 80110a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80110a4:	482d      	ldr	r0, [pc, #180]	; (801115c <HAL_I2C_MspInit+0x164>)
 80110a6:	f7f0 fdb5 	bl	8001c14 <HAL_DMA_Init>
 80110aa:	4603      	mov	r3, r0
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d004      	beq.n	80110ba <HAL_I2C_MspInit+0xc2>
    {
      _Error_Handler(__FILE__, __LINE__);
 80110b0:	f240 1191 	movw	r1, #401	; 0x191
 80110b4:	482b      	ldr	r0, [pc, #172]	; (8011164 <HAL_I2C_MspInit+0x16c>)
 80110b6:	f7fe f943 	bl	800f340 <_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	4a27      	ldr	r2, [pc, #156]	; (801115c <HAL_I2C_MspInit+0x164>)
 80110be:	639a      	str	r2, [r3, #56]	; 0x38
 80110c0:	4a26      	ldr	r2, [pc, #152]	; (801115c <HAL_I2C_MspInit+0x164>)
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 80110c6:	4b28      	ldr	r3, [pc, #160]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110c8:	4a28      	ldr	r2, [pc, #160]	; (801116c <HAL_I2C_MspInit+0x174>)
 80110ca:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 80110cc:	4b26      	ldr	r3, [pc, #152]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80110d2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80110d4:	4b24      	ldr	r3, [pc, #144]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110d6:	2240      	movs	r2, #64	; 0x40
 80110d8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80110da:	4b23      	ldr	r3, [pc, #140]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110dc:	2200      	movs	r2, #0
 80110de:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80110e0:	4b21      	ldr	r3, [pc, #132]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80110e6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80110e8:	4b1f      	ldr	r3, [pc, #124]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110ea:	2200      	movs	r2, #0
 80110ec:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80110ee:	4b1e      	ldr	r3, [pc, #120]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110f0:	2200      	movs	r2, #0
 80110f2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80110f4:	4b1c      	ldr	r3, [pc, #112]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110f6:	2200      	movs	r2, #0
 80110f8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80110fa:	4b1b      	ldr	r3, [pc, #108]	; (8011168 <HAL_I2C_MspInit+0x170>)
 80110fc:	2200      	movs	r2, #0
 80110fe:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011100:	4b19      	ldr	r3, [pc, #100]	; (8011168 <HAL_I2C_MspInit+0x170>)
 8011102:	2200      	movs	r2, #0
 8011104:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8011106:	4818      	ldr	r0, [pc, #96]	; (8011168 <HAL_I2C_MspInit+0x170>)
 8011108:	f7f0 fd84 	bl	8001c14 <HAL_DMA_Init>
 801110c:	4603      	mov	r3, r0
 801110e:	2b00      	cmp	r3, #0
 8011110:	d004      	beq.n	801111c <HAL_I2C_MspInit+0x124>
    {
      _Error_Handler(__FILE__, __LINE__);
 8011112:	f240 11a3 	movw	r1, #419	; 0x1a3
 8011116:	4813      	ldr	r0, [pc, #76]	; (8011164 <HAL_I2C_MspInit+0x16c>)
 8011118:	f7fe f912 	bl	800f340 <_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	4a12      	ldr	r2, [pc, #72]	; (8011168 <HAL_I2C_MspInit+0x170>)
 8011120:	635a      	str	r2, [r3, #52]	; 0x34
 8011122:	4a11      	ldr	r2, [pc, #68]	; (8011168 <HAL_I2C_MspInit+0x170>)
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8011128:	2200      	movs	r2, #0
 801112a:	2105      	movs	r1, #5
 801112c:	201f      	movs	r0, #31
 801112e:	f7f0 fd1e 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8011132:	201f      	movs	r0, #31
 8011134:	f7f0 fd37 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8011138:	2200      	movs	r2, #0
 801113a:	2105      	movs	r1, #5
 801113c:	2020      	movs	r0, #32
 801113e:	f7f0 fd16 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8011142:	2020      	movs	r0, #32
 8011144:	f7f0 fd2f 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8011148:	bf00      	nop
 801114a:	3728      	adds	r7, #40	; 0x28
 801114c:	46bd      	mov	sp, r7
 801114e:	bd80      	pop	{r7, pc}
 8011150:	40005400 	.word	0x40005400
 8011154:	40023800 	.word	0x40023800
 8011158:	40020400 	.word	0x40020400
 801115c:	200199a4 	.word	0x200199a4
 8011160:	40026010 	.word	0x40026010
 8011164:	08013db4 	.word	0x08013db4
 8011168:	200193dc 	.word	0x200193dc
 801116c:	400260a0 	.word	0x400260a0

08011170 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b08a      	sub	sp, #40	; 0x28
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI2)
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	4a93      	ldr	r2, [pc, #588]	; (80113cc <HAL_SPI_MspInit+0x25c>)
 801117e:	4293      	cmp	r3, r2
 8011180:	f040 8081 	bne.w	8011286 <HAL_SPI_MspInit+0x116>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8011184:	2300      	movs	r3, #0
 8011186:	613b      	str	r3, [r7, #16]
 8011188:	4a91      	ldr	r2, [pc, #580]	; (80113d0 <HAL_SPI_MspInit+0x260>)
 801118a:	4b91      	ldr	r3, [pc, #580]	; (80113d0 <HAL_SPI_MspInit+0x260>)
 801118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801118e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011192:	6413      	str	r3, [r2, #64]	; 0x40
 8011194:	4b8e      	ldr	r3, [pc, #568]	; (80113d0 <HAL_SPI_MspInit+0x260>)
 8011196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011198:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801119c:	613b      	str	r3, [r7, #16]
 801119e:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = MEMS_MOSI_Pin;
 80111a0:	2302      	movs	r3, #2
 80111a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80111a4:	2302      	movs	r3, #2
 80111a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111a8:	2300      	movs	r3, #0
 80111aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80111ac:	2303      	movs	r3, #3
 80111ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80111b0:	2307      	movs	r3, #7
 80111b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MEMS_MOSI_GPIO_Port, &GPIO_InitStruct);
 80111b4:	f107 0314 	add.w	r3, r7, #20
 80111b8:	4619      	mov	r1, r3
 80111ba:	4886      	ldr	r0, [pc, #536]	; (80113d4 <HAL_SPI_MspInit+0x264>)
 80111bc:	f7f1 f8c2 	bl	8002344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MEMS_MISO_Pin;
 80111c0:	2304      	movs	r3, #4
 80111c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80111c4:	2302      	movs	r3, #2
 80111c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111c8:	2300      	movs	r3, #0
 80111ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80111cc:	2303      	movs	r3, #3
 80111ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80111d0:	2305      	movs	r3, #5
 80111d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MEMS_MISO_GPIO_Port, &GPIO_InitStruct);
 80111d4:	f107 0314 	add.w	r3, r7, #20
 80111d8:	4619      	mov	r1, r3
 80111da:	487e      	ldr	r0, [pc, #504]	; (80113d4 <HAL_SPI_MspInit+0x264>)
 80111dc:	f7f1 f8b2 	bl	8002344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MEMS_SCK_Pin;
 80111e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80111e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80111e6:	2302      	movs	r3, #2
 80111e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111ea:	2300      	movs	r3, #0
 80111ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80111ee:	2303      	movs	r3, #3
 80111f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80111f2:	2305      	movs	r3, #5
 80111f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MEMS_SCK_GPIO_Port, &GPIO_InitStruct);
 80111f6:	f107 0314 	add.w	r3, r7, #20
 80111fa:	4619      	mov	r1, r3
 80111fc:	4876      	ldr	r0, [pc, #472]	; (80113d8 <HAL_SPI_MspInit+0x268>)
 80111fe:	f7f1 f8a1 	bl	8002344 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8011202:	4b76      	ldr	r3, [pc, #472]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011204:	4a76      	ldr	r2, [pc, #472]	; (80113e0 <HAL_SPI_MspInit+0x270>)
 8011206:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8011208:	4b74      	ldr	r3, [pc, #464]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 801120a:	2200      	movs	r2, #0
 801120c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801120e:	4b73      	ldr	r3, [pc, #460]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011210:	2200      	movs	r2, #0
 8011212:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011214:	4b71      	ldr	r3, [pc, #452]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011216:	2200      	movs	r2, #0
 8011218:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 801121a:	4b70      	ldr	r3, [pc, #448]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 801121c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011220:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011222:	4b6e      	ldr	r3, [pc, #440]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011224:	2200      	movs	r2, #0
 8011226:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011228:	4b6c      	ldr	r3, [pc, #432]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 801122a:	2200      	movs	r2, #0
 801122c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 801122e:	4b6b      	ldr	r3, [pc, #428]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011230:	2200      	movs	r2, #0
 8011232:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8011234:	4b69      	ldr	r3, [pc, #420]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011236:	2200      	movs	r2, #0
 8011238:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801123a:	4b68      	ldr	r3, [pc, #416]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 801123c:	2204      	movs	r2, #4
 801123e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8011240:	4b66      	ldr	r3, [pc, #408]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011242:	2202      	movs	r2, #2
 8011244:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8011246:	4b65      	ldr	r3, [pc, #404]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011248:	2200      	movs	r2, #0
 801124a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801124c:	4b63      	ldr	r3, [pc, #396]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 801124e:	2200      	movs	r2, #0
 8011250:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8011252:	4862      	ldr	r0, [pc, #392]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011254:	f7f0 fcde 	bl	8001c14 <HAL_DMA_Init>
 8011258:	4603      	mov	r3, r0
 801125a:	2b00      	cmp	r3, #0
 801125c:	d004      	beq.n	8011268 <HAL_SPI_MspInit+0xf8>
    {
      _Error_Handler(__FILE__, __LINE__);
 801125e:	f240 210a 	movw	r1, #522	; 0x20a
 8011262:	4860      	ldr	r0, [pc, #384]	; (80113e4 <HAL_SPI_MspInit+0x274>)
 8011264:	f7fe f86c 	bl	800f340 <_Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	4a5c      	ldr	r2, [pc, #368]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 801126c:	64da      	str	r2, [r3, #76]	; 0x4c
 801126e:	4a5b      	ldr	r2, [pc, #364]	; (80113dc <HAL_SPI_MspInit+0x26c>)
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8011274:	2200      	movs	r2, #0
 8011276:	2105      	movs	r1, #5
 8011278:	2024      	movs	r0, #36	; 0x24
 801127a:	f7f0 fc78 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 801127e:	2024      	movs	r0, #36	; 0x24
 8011280:	f7f0 fc91 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8011284:	e09d      	b.n	80113c2 <HAL_SPI_MspInit+0x252>
  else if(hspi->Instance==SPI3)
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	4a57      	ldr	r2, [pc, #348]	; (80113e8 <HAL_SPI_MspInit+0x278>)
 801128c:	4293      	cmp	r3, r2
 801128e:	f040 8098 	bne.w	80113c2 <HAL_SPI_MspInit+0x252>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8011292:	2300      	movs	r3, #0
 8011294:	60fb      	str	r3, [r7, #12]
 8011296:	4a4e      	ldr	r2, [pc, #312]	; (80113d0 <HAL_SPI_MspInit+0x260>)
 8011298:	4b4d      	ldr	r3, [pc, #308]	; (80113d0 <HAL_SPI_MspInit+0x260>)
 801129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801129c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80112a0:	6413      	str	r3, [r2, #64]	; 0x40
 80112a2:	4b4b      	ldr	r3, [pc, #300]	; (80113d0 <HAL_SPI_MspInit+0x260>)
 80112a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80112aa:	60fb      	str	r3, [r7, #12]
 80112ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Vonal_SCK_Pin;
 80112ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80112b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80112b4:	2302      	movs	r3, #2
 80112b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80112b8:	2302      	movs	r3, #2
 80112ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80112bc:	2303      	movs	r3, #3
 80112be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80112c0:	2306      	movs	r3, #6
 80112c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Vonal_SCK_GPIO_Port, &GPIO_InitStruct);
 80112c4:	f107 0314 	add.w	r3, r7, #20
 80112c8:	4619      	mov	r1, r3
 80112ca:	4842      	ldr	r0, [pc, #264]	; (80113d4 <HAL_SPI_MspInit+0x264>)
 80112cc:	f7f1 f83a 	bl	8002344 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Vonal_MISO_Pin|Vonal_MOSI_Pin;
 80112d0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80112d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80112d6:	2302      	movs	r3, #2
 80112d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80112da:	2300      	movs	r3, #0
 80112dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80112de:	2303      	movs	r3, #3
 80112e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80112e2:	2306      	movs	r3, #6
 80112e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80112e6:	f107 0314 	add.w	r3, r7, #20
 80112ea:	4619      	mov	r1, r3
 80112ec:	4839      	ldr	r0, [pc, #228]	; (80113d4 <HAL_SPI_MspInit+0x264>)
 80112ee:	f7f1 f829 	bl	8002344 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream2;
 80112f2:	4b3e      	ldr	r3, [pc, #248]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 80112f4:	4a3e      	ldr	r2, [pc, #248]	; (80113f0 <HAL_SPI_MspInit+0x280>)
 80112f6:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 80112f8:	4b3c      	ldr	r3, [pc, #240]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 80112fa:	2200      	movs	r2, #0
 80112fc:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80112fe:	4b3b      	ldr	r3, [pc, #236]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 8011300:	2200      	movs	r2, #0
 8011302:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011304:	4b39      	ldr	r3, [pc, #228]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 8011306:	2200      	movs	r2, #0
 8011308:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 801130a:	4b38      	ldr	r3, [pc, #224]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 801130c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011310:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011312:	4b36      	ldr	r3, [pc, #216]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 8011314:	2200      	movs	r2, #0
 8011316:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011318:	4b34      	ldr	r3, [pc, #208]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 801131a:	2200      	movs	r2, #0
 801131c:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 801131e:	4b33      	ldr	r3, [pc, #204]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 8011320:	2200      	movs	r2, #0
 8011322:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8011324:	4b31      	ldr	r3, [pc, #196]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 8011326:	2200      	movs	r2, #0
 8011328:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801132a:	4b30      	ldr	r3, [pc, #192]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 801132c:	2200      	movs	r2, #0
 801132e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8011330:	482e      	ldr	r0, [pc, #184]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 8011332:	f7f0 fc6f 	bl	8001c14 <HAL_DMA_Init>
 8011336:	4603      	mov	r3, r0
 8011338:	2b00      	cmp	r3, #0
 801133a:	d004      	beq.n	8011346 <HAL_SPI_MspInit+0x1d6>
      _Error_Handler(__FILE__, __LINE__);
 801133c:	f240 213f 	movw	r1, #575	; 0x23f
 8011340:	4828      	ldr	r0, [pc, #160]	; (80113e4 <HAL_SPI_MspInit+0x274>)
 8011342:	f7fd fffd 	bl	800f340 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	4a28      	ldr	r2, [pc, #160]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 801134a:	64da      	str	r2, [r3, #76]	; 0x4c
 801134c:	4a27      	ldr	r2, [pc, #156]	; (80113ec <HAL_SPI_MspInit+0x27c>)
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8011352:	4b28      	ldr	r3, [pc, #160]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 8011354:	4a28      	ldr	r2, [pc, #160]	; (80113f8 <HAL_SPI_MspInit+0x288>)
 8011356:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8011358:	4b26      	ldr	r3, [pc, #152]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 801135a:	2200      	movs	r2, #0
 801135c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801135e:	4b25      	ldr	r3, [pc, #148]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 8011360:	2240      	movs	r2, #64	; 0x40
 8011362:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011364:	4b23      	ldr	r3, [pc, #140]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 8011366:	2200      	movs	r2, #0
 8011368:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 801136a:	4b22      	ldr	r3, [pc, #136]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 801136c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011370:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011372:	4b20      	ldr	r3, [pc, #128]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 8011374:	2200      	movs	r2, #0
 8011376:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011378:	4b1e      	ldr	r3, [pc, #120]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 801137a:	2200      	movs	r2, #0
 801137c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 801137e:	4b1d      	ldr	r3, [pc, #116]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 8011380:	2200      	movs	r2, #0
 8011382:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8011384:	4b1b      	ldr	r3, [pc, #108]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 8011386:	2200      	movs	r2, #0
 8011388:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801138a:	4b1a      	ldr	r3, [pc, #104]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 801138c:	2200      	movs	r2, #0
 801138e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8011390:	4818      	ldr	r0, [pc, #96]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 8011392:	f7f0 fc3f 	bl	8001c14 <HAL_DMA_Init>
 8011396:	4603      	mov	r3, r0
 8011398:	2b00      	cmp	r3, #0
 801139a:	d004      	beq.n	80113a6 <HAL_SPI_MspInit+0x236>
      _Error_Handler(__FILE__, __LINE__);
 801139c:	f240 2151 	movw	r1, #593	; 0x251
 80113a0:	4810      	ldr	r0, [pc, #64]	; (80113e4 <HAL_SPI_MspInit+0x274>)
 80113a2:	f7fd ffcd 	bl	800f340 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	4a12      	ldr	r2, [pc, #72]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 80113aa:	649a      	str	r2, [r3, #72]	; 0x48
 80113ac:	4a11      	ldr	r2, [pc, #68]	; (80113f4 <HAL_SPI_MspInit+0x284>)
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80113b2:	2200      	movs	r2, #0
 80113b4:	2105      	movs	r1, #5
 80113b6:	2033      	movs	r0, #51	; 0x33
 80113b8:	f7f0 fbd9 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80113bc:	2033      	movs	r0, #51	; 0x33
 80113be:	f7f0 fbf2 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
}
 80113c2:	bf00      	nop
 80113c4:	3728      	adds	r7, #40	; 0x28
 80113c6:	46bd      	mov	sp, r7
 80113c8:	bd80      	pop	{r7, pc}
 80113ca:	bf00      	nop
 80113cc:	40003800 	.word	0x40003800
 80113d0:	40023800 	.word	0x40023800
 80113d4:	40020800 	.word	0x40020800
 80113d8:	40020400 	.word	0x40020400
 80113dc:	200194d8 	.word	0x200194d8
 80113e0:	40026058 	.word	0x40026058
 80113e4:	08013db4 	.word	0x08013db4
 80113e8:	40003c00 	.word	0x40003c00
 80113ec:	20019bc0 	.word	0x20019bc0
 80113f0:	40026040 	.word	0x40026040
 80113f4:	20019638 	.word	0x20019638
 80113f8:	400260b8 	.word	0x400260b8

080113fc <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80113fc:	b580      	push	{r7, lr}
 80113fe:	b086      	sub	sp, #24
 8011400:	af00      	add	r7, sp, #0
 8011402:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM1)
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	4a37      	ldr	r2, [pc, #220]	; (80114e8 <HAL_TIM_Base_MspInit+0xec>)
 801140a:	4293      	cmp	r3, r2
 801140c:	d140      	bne.n	8011490 <HAL_TIM_Base_MspInit+0x94>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 801140e:	2300      	movs	r3, #0
 8011410:	617b      	str	r3, [r7, #20]
 8011412:	4a36      	ldr	r2, [pc, #216]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 8011414:	4b35      	ldr	r3, [pc, #212]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 8011416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011418:	f043 0301 	orr.w	r3, r3, #1
 801141c:	6453      	str	r3, [r2, #68]	; 0x44
 801141e:	4b33      	ldr	r3, [pc, #204]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 8011420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011422:	f003 0301 	and.w	r3, r3, #1
 8011426:	617b      	str	r3, [r7, #20]
 8011428:	697b      	ldr	r3, [r7, #20]
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 801142a:	4b31      	ldr	r3, [pc, #196]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 801142c:	4a31      	ldr	r2, [pc, #196]	; (80114f4 <HAL_TIM_Base_MspInit+0xf8>)
 801142e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8011430:	4b2f      	ldr	r3, [pc, #188]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 8011432:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8011436:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011438:	4b2d      	ldr	r3, [pc, #180]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 801143a:	2200      	movs	r2, #0
 801143c:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 801143e:	4b2c      	ldr	r3, [pc, #176]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 8011440:	2200      	movs	r2, #0
 8011442:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_DISABLE;
 8011444:	4b2a      	ldr	r3, [pc, #168]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 8011446:	2200      	movs	r2, #0
 8011448:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801144a:	4b29      	ldr	r3, [pc, #164]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 801144c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011450:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011452:	4b27      	ldr	r3, [pc, #156]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 8011454:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8011458:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 801145a:	4b25      	ldr	r3, [pc, #148]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 801145c:	2200      	movs	r2, #0
 801145e:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8011460:	4b23      	ldr	r3, [pc, #140]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 8011462:	2200      	movs	r2, #0
 8011464:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011466:	4b22      	ldr	r3, [pc, #136]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 8011468:	2200      	movs	r2, #0
 801146a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 801146c:	4820      	ldr	r0, [pc, #128]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 801146e:	f7f0 fbd1 	bl	8001c14 <HAL_DMA_Init>
 8011472:	4603      	mov	r3, r0
 8011474:	2b00      	cmp	r3, #0
 8011476:	d004      	beq.n	8011482 <HAL_TIM_Base_MspInit+0x86>
    {
      _Error_Handler(__FILE__, __LINE__);
 8011478:	f240 21b2 	movw	r1, #690	; 0x2b2
 801147c:	481e      	ldr	r0, [pc, #120]	; (80114f8 <HAL_TIM_Base_MspInit+0xfc>)
 801147e:	f7fd ff5f 	bl	800f340 <_Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	4a1a      	ldr	r2, [pc, #104]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 8011486:	621a      	str	r2, [r3, #32]
 8011488:	4a19      	ldr	r2, [pc, #100]	; (80114f0 <HAL_TIM_Base_MspInit+0xf4>)
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 801148e:	e026      	b.n	80114de <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM7)
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	4a19      	ldr	r2, [pc, #100]	; (80114fc <HAL_TIM_Base_MspInit+0x100>)
 8011496:	4293      	cmp	r3, r2
 8011498:	d10e      	bne.n	80114b8 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM7_CLK_ENABLE();
 801149a:	2300      	movs	r3, #0
 801149c:	613b      	str	r3, [r7, #16]
 801149e:	4a13      	ldr	r2, [pc, #76]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 80114a0:	4b12      	ldr	r3, [pc, #72]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 80114a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80114a4:	f043 0320 	orr.w	r3, r3, #32
 80114a8:	6413      	str	r3, [r2, #64]	; 0x40
 80114aa:	4b10      	ldr	r3, [pc, #64]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 80114ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80114ae:	f003 0320 	and.w	r3, r3, #32
 80114b2:	613b      	str	r3, [r7, #16]
 80114b4:	693b      	ldr	r3, [r7, #16]
}
 80114b6:	e012      	b.n	80114de <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM10)
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	4a10      	ldr	r2, [pc, #64]	; (8011500 <HAL_TIM_Base_MspInit+0x104>)
 80114be:	4293      	cmp	r3, r2
 80114c0:	d10d      	bne.n	80114de <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80114c2:	2300      	movs	r3, #0
 80114c4:	60fb      	str	r3, [r7, #12]
 80114c6:	4a09      	ldr	r2, [pc, #36]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 80114c8:	4b08      	ldr	r3, [pc, #32]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 80114ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80114d0:	6453      	str	r3, [r2, #68]	; 0x44
 80114d2:	4b06      	ldr	r3, [pc, #24]	; (80114ec <HAL_TIM_Base_MspInit+0xf0>)
 80114d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80114da:	60fb      	str	r3, [r7, #12]
 80114dc:	68fb      	ldr	r3, [r7, #12]
}
 80114de:	bf00      	nop
 80114e0:	3718      	adds	r7, #24
 80114e2:	46bd      	mov	sp, r7
 80114e4:	bd80      	pop	{r7, pc}
 80114e6:	bf00      	nop
 80114e8:	40010000 	.word	0x40010000
 80114ec:	40023800 	.word	0x40023800
 80114f0:	200192cc 	.word	0x200192cc
 80114f4:	40026458 	.word	0x40026458
 80114f8:	08013db4 	.word	0x08013db4
 80114fc:	40001400 	.word	0x40001400
 8011500:	40014400 	.word	0x40014400

08011504 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b088      	sub	sp, #32
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_encoder->Instance==TIM2)
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011514:	d11e      	bne.n	8011554 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8011516:	2300      	movs	r3, #0
 8011518:	60bb      	str	r3, [r7, #8]
 801151a:	4a10      	ldr	r2, [pc, #64]	; (801155c <HAL_TIM_Encoder_MspInit+0x58>)
 801151c:	4b0f      	ldr	r3, [pc, #60]	; (801155c <HAL_TIM_Encoder_MspInit+0x58>)
 801151e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011520:	f043 0301 	orr.w	r3, r3, #1
 8011524:	6413      	str	r3, [r2, #64]	; 0x40
 8011526:	4b0d      	ldr	r3, [pc, #52]	; (801155c <HAL_TIM_Encoder_MspInit+0x58>)
 8011528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801152a:	f003 0301 	and.w	r3, r3, #1
 801152e:	60bb      	str	r3, [r7, #8]
 8011530:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM2 GPIO Configuration    
    PB8     ------> TIM2_CH1
    PB9     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8011532:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011536:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011538:	2302      	movs	r3, #2
 801153a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801153c:	2300      	movs	r3, #0
 801153e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011540:	2300      	movs	r3, #0
 8011542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8011544:	2301      	movs	r3, #1
 8011546:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011548:	f107 030c 	add.w	r3, r7, #12
 801154c:	4619      	mov	r1, r3
 801154e:	4804      	ldr	r0, [pc, #16]	; (8011560 <HAL_TIM_Encoder_MspInit+0x5c>)
 8011550:	f7f0 fef8 	bl	8002344 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8011554:	bf00      	nop
 8011556:	3720      	adds	r7, #32
 8011558:	46bd      	mov	sp, r7
 801155a:	bd80      	pop	{r7, pc}
 801155c:	40023800 	.word	0x40023800
 8011560:	40020400 	.word	0x40020400

08011564 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8011564:	b580      	push	{r7, lr}
 8011566:	b088      	sub	sp, #32
 8011568:	af00      	add	r7, sp, #0
 801156a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_pwm->Instance==TIM3)
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	4a49      	ldr	r2, [pc, #292]	; (8011698 <HAL_TIM_PWM_MspInit+0x134>)
 8011572:	4293      	cmp	r3, r2
 8011574:	f040 808b 	bne.w	801168e <HAL_TIM_PWM_MspInit+0x12a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8011578:	2300      	movs	r3, #0
 801157a:	60bb      	str	r3, [r7, #8]
 801157c:	4a47      	ldr	r2, [pc, #284]	; (801169c <HAL_TIM_PWM_MspInit+0x138>)
 801157e:	4b47      	ldr	r3, [pc, #284]	; (801169c <HAL_TIM_PWM_MspInit+0x138>)
 8011580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011582:	f043 0302 	orr.w	r3, r3, #2
 8011586:	6413      	str	r3, [r2, #64]	; 0x40
 8011588:	4b44      	ldr	r3, [pc, #272]	; (801169c <HAL_TIM_PWM_MspInit+0x138>)
 801158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801158c:	f003 0302 	and.w	r3, r3, #2
 8011590:	60bb      	str	r3, [r7, #8]
 8011592:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM3 GPIO Configuration    
    PC8     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = IR_Data_Pin;
 8011594:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011598:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801159a:	2302      	movs	r3, #2
 801159c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801159e:	2300      	movs	r3, #0
 80115a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80115a2:	2300      	movs	r3, #0
 80115a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80115a6:	2302      	movs	r3, #2
 80115a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IR_Data_GPIO_Port, &GPIO_InitStruct);
 80115aa:	f107 030c 	add.w	r3, r7, #12
 80115ae:	4619      	mov	r1, r3
 80115b0:	483b      	ldr	r0, [pc, #236]	; (80116a0 <HAL_TIM_PWM_MspInit+0x13c>)
 80115b2:	f7f0 fec7 	bl	8002344 <HAL_GPIO_Init>

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 80115b6:	4b3b      	ldr	r3, [pc, #236]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115b8:	4a3b      	ldr	r2, [pc, #236]	; (80116a8 <HAL_TIM_PWM_MspInit+0x144>)
 80115ba:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 80115bc:	4b39      	ldr	r3, [pc, #228]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115be:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80115c2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80115c4:	4b37      	ldr	r3, [pc, #220]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115c6:	2200      	movs	r2, #0
 80115c8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80115ca:	4b36      	ldr	r3, [pc, #216]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115cc:	2200      	movs	r2, #0
 80115ce:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80115d0:	4b34      	ldr	r3, [pc, #208]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80115d6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80115d8:	4b32      	ldr	r3, [pc, #200]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80115de:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80115e0:	4b30      	ldr	r3, [pc, #192]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80115e6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 80115e8:	4b2e      	ldr	r3, [pc, #184]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115ea:	2200      	movs	r2, #0
 80115ec:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80115ee:	4b2d      	ldr	r3, [pc, #180]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115f0:	2200      	movs	r2, #0
 80115f2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80115f4:	4b2b      	ldr	r3, [pc, #172]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115f6:	2200      	movs	r2, #0
 80115f8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80115fa:	482a      	ldr	r0, [pc, #168]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 80115fc:	f7f0 fb0a 	bl	8001c14 <HAL_DMA_Init>
 8011600:	4603      	mov	r3, r0
 8011602:	2b00      	cmp	r3, #0
 8011604:	d004      	beq.n	8011610 <HAL_TIM_PWM_MspInit+0xac>
    {
      _Error_Handler(__FILE__, __LINE__);
 8011606:	f240 3116 	movw	r1, #790	; 0x316
 801160a:	4828      	ldr	r0, [pc, #160]	; (80116ac <HAL_TIM_PWM_MspInit+0x148>)
 801160c:	f7fd fe98 	bl	800f340 <_Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	4a24      	ldr	r2, [pc, #144]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 8011614:	625a      	str	r2, [r3, #36]	; 0x24
 8011616:	4a23      	ldr	r2, [pc, #140]	; (80116a4 <HAL_TIM_PWM_MspInit+0x140>)
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 801161c:	4b24      	ldr	r3, [pc, #144]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 801161e:	4a25      	ldr	r2, [pc, #148]	; (80116b4 <HAL_TIM_PWM_MspInit+0x150>)
 8011620:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8011622:	4b23      	ldr	r3, [pc, #140]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011624:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8011628:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801162a:	4b21      	ldr	r3, [pc, #132]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 801162c:	2200      	movs	r2, #0
 801162e:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8011630:	4b1f      	ldr	r3, [pc, #124]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011632:	2200      	movs	r2, #0
 8011634:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8011636:	4b1e      	ldr	r3, [pc, #120]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011638:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801163c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801163e:	4b1c      	ldr	r3, [pc, #112]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011640:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011644:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011646:	4b1a      	ldr	r3, [pc, #104]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011648:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801164c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 801164e:	4b18      	ldr	r3, [pc, #96]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011650:	2200      	movs	r2, #0
 8011652:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8011654:	4b16      	ldr	r3, [pc, #88]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011656:	2200      	movs	r2, #0
 8011658:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801165a:	4b15      	ldr	r3, [pc, #84]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 801165c:	2200      	movs	r2, #0
 801165e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8011660:	4813      	ldr	r0, [pc, #76]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011662:	f7f0 fad7 	bl	8001c14 <HAL_DMA_Init>
 8011666:	4603      	mov	r3, r0
 8011668:	2b00      	cmp	r3, #0
 801166a:	d004      	beq.n	8011676 <HAL_TIM_PWM_MspInit+0x112>
    {
      _Error_Handler(__FILE__, __LINE__);
 801166c:	f44f 714a 	mov.w	r1, #808	; 0x328
 8011670:	480e      	ldr	r0, [pc, #56]	; (80116ac <HAL_TIM_PWM_MspInit+0x148>)
 8011672:	f7fd fe65 	bl	800f340 <_Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	4a0d      	ldr	r2, [pc, #52]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 801167a:	621a      	str	r2, [r3, #32]
 801167c:	4a0c      	ldr	r2, [pc, #48]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	4a0a      	ldr	r2, [pc, #40]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 8011686:	635a      	str	r2, [r3, #52]	; 0x34
 8011688:	4a09      	ldr	r2, [pc, #36]	; (80116b0 <HAL_TIM_PWM_MspInit+0x14c>)
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 801168e:	bf00      	nop
 8011690:	3720      	adds	r7, #32
 8011692:	46bd      	mov	sp, r7
 8011694:	bd80      	pop	{r7, pc}
 8011696:	bf00      	nop
 8011698:	40000400 	.word	0x40000400
 801169c:	40023800 	.word	0x40023800
 80116a0:	40020800 	.word	0x40020800
 80116a4:	20019904 	.word	0x20019904
 80116a8:	40026088 	.word	0x40026088
 80116ac:	08013db4 	.word	0x08013db4
 80116b0:	200198a4 	.word	0x200198a4
 80116b4:	40026070 	.word	0x40026070

080116b8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b088      	sub	sp, #32
 80116bc:	af00      	add	r7, sp, #0
 80116be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_ic->Instance==TIM12)
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	4a16      	ldr	r2, [pc, #88]	; (8011720 <HAL_TIM_IC_MspInit+0x68>)
 80116c6:	4293      	cmp	r3, r2
 80116c8:	d126      	bne.n	8011718 <HAL_TIM_IC_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80116ca:	2300      	movs	r3, #0
 80116cc:	60bb      	str	r3, [r7, #8]
 80116ce:	4a15      	ldr	r2, [pc, #84]	; (8011724 <HAL_TIM_IC_MspInit+0x6c>)
 80116d0:	4b14      	ldr	r3, [pc, #80]	; (8011724 <HAL_TIM_IC_MspInit+0x6c>)
 80116d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116d8:	6413      	str	r3, [r2, #64]	; 0x40
 80116da:	4b12      	ldr	r3, [pc, #72]	; (8011724 <HAL_TIM_IC_MspInit+0x6c>)
 80116dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80116e2:	60bb      	str	r3, [r7, #8]
 80116e4:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM12 GPIO Configuration    
    PB14     ------> TIM12_CH1 
    */
    GPIO_InitStruct.Pin = RC_PWM1_in_Pin;
 80116e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80116ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80116ec:	2302      	movs	r3, #2
 80116ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80116f0:	2300      	movs	r3, #0
 80116f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80116f4:	2300      	movs	r3, #0
 80116f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80116f8:	2309      	movs	r3, #9
 80116fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RC_PWM1_in_GPIO_Port, &GPIO_InitStruct);
 80116fc:	f107 030c 	add.w	r3, r7, #12
 8011700:	4619      	mov	r1, r3
 8011702:	4809      	ldr	r0, [pc, #36]	; (8011728 <HAL_TIM_IC_MspInit+0x70>)
 8011704:	f7f0 fe1e 	bl	8002344 <HAL_GPIO_Init>

    /* TIM12 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8011708:	2200      	movs	r2, #0
 801170a:	2105      	movs	r1, #5
 801170c:	202b      	movs	r0, #43	; 0x2b
 801170e:	f7f0 fa2e 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8011712:	202b      	movs	r0, #43	; 0x2b
 8011714:	f7f0 fa47 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8011718:	bf00      	nop
 801171a:	3720      	adds	r7, #32
 801171c:	46bd      	mov	sp, r7
 801171e:	bd80      	pop	{r7, pc}
 8011720:	40001800 	.word	0x40001800
 8011724:	40023800 	.word	0x40023800
 8011728:	40020400 	.word	0x40020400

0801172c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 801172c:	b580      	push	{r7, lr}
 801172e:	b088      	sub	sp, #32
 8011730:	af00      	add	r7, sp, #0
 8011732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	4a1f      	ldr	r2, [pc, #124]	; (80117b8 <HAL_TIM_MspPostInit+0x8c>)
 801173a:	4293      	cmp	r3, r2
 801173c:	d122      	bne.n	8011784 <HAL_TIM_MspPostInit+0x58>
  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = Servo_PWM_Pin;
 801173e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011742:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011744:	2302      	movs	r3, #2
 8011746:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011748:	2300      	movs	r3, #0
 801174a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801174c:	2302      	movs	r3, #2
 801174e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8011750:	2301      	movs	r3, #1
 8011752:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_PWM_GPIO_Port, &GPIO_InitStruct);
 8011754:	f107 030c 	add.w	r3, r7, #12
 8011758:	4619      	mov	r1, r3
 801175a:	4818      	ldr	r0, [pc, #96]	; (80117bc <HAL_TIM_MspPostInit+0x90>)
 801175c:	f7f0 fdf2 	bl	8002344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RollingInfraServo_Pin;
 8011760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011764:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011766:	2302      	movs	r3, #2
 8011768:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801176a:	2300      	movs	r3, #0
 801176c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801176e:	2300      	movs	r3, #0
 8011770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8011772:	2301      	movs	r3, #1
 8011774:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RollingInfraServo_GPIO_Port, &GPIO_InitStruct);
 8011776:	f107 030c 	add.w	r3, r7, #12
 801177a:	4619      	mov	r1, r3
 801177c:	480f      	ldr	r0, [pc, #60]	; (80117bc <HAL_TIM_MspPostInit+0x90>)
 801177e:	f7f0 fde1 	bl	8002344 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8011782:	e014      	b.n	80117ae <HAL_TIM_MspPostInit+0x82>
  else if(htim->Instance==TIM3)
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	4a0d      	ldr	r2, [pc, #52]	; (80117c0 <HAL_TIM_MspPostInit+0x94>)
 801178a:	4293      	cmp	r3, r2
 801178c:	d10f      	bne.n	80117ae <HAL_TIM_MspPostInit+0x82>
    GPIO_InitStruct.Pin = Motor_PWM1_Pin|Motor_PWM2_Pin;
 801178e:	23c0      	movs	r3, #192	; 0xc0
 8011790:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011792:	2302      	movs	r3, #2
 8011794:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011796:	2300      	movs	r3, #0
 8011798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801179a:	2300      	movs	r3, #0
 801179c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 801179e:	2302      	movs	r3, #2
 80117a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80117a2:	f107 030c 	add.w	r3, r7, #12
 80117a6:	4619      	mov	r1, r3
 80117a8:	4806      	ldr	r0, [pc, #24]	; (80117c4 <HAL_TIM_MspPostInit+0x98>)
 80117aa:	f7f0 fdcb 	bl	8002344 <HAL_GPIO_Init>
}
 80117ae:	bf00      	nop
 80117b0:	3720      	adds	r7, #32
 80117b2:	46bd      	mov	sp, r7
 80117b4:	bd80      	pop	{r7, pc}
 80117b6:	bf00      	nop
 80117b8:	40010000 	.word	0x40010000
 80117bc:	40020000 	.word	0x40020000
 80117c0:	40000400 	.word	0x40000400
 80117c4:	40020800 	.word	0x40020800

080117c8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	b08a      	sub	sp, #40	; 0x28
 80117cc:	af00      	add	r7, sp, #0
 80117ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	4a75      	ldr	r2, [pc, #468]	; (80119ac <HAL_UART_MspInit+0x1e4>)
 80117d6:	4293      	cmp	r3, r2
 80117d8:	d126      	bne.n	8011828 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80117da:	2300      	movs	r3, #0
 80117dc:	613b      	str	r3, [r7, #16]
 80117de:	4a74      	ldr	r2, [pc, #464]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 80117e0:	4b73      	ldr	r3, [pc, #460]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 80117e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80117e8:	6413      	str	r3, [r2, #64]	; 0x40
 80117ea:	4b71      	ldr	r3, [pc, #452]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 80117ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80117f2:	613b      	str	r3, [r7, #16]
 80117f4:	693b      	ldr	r3, [r7, #16]
  
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = HMI_RX_Pin|HMI_TX_Pin;
 80117f6:	2303      	movs	r3, #3
 80117f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80117fa:	2302      	movs	r3, #2
 80117fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80117fe:	2301      	movs	r3, #1
 8011800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011802:	2303      	movs	r3, #3
 8011804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8011806:	2308      	movs	r3, #8
 8011808:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801180a:	f107 0314 	add.w	r3, r7, #20
 801180e:	4619      	mov	r1, r3
 8011810:	4868      	ldr	r0, [pc, #416]	; (80119b4 <HAL_UART_MspInit+0x1ec>)
 8011812:	f7f0 fd97 	bl	8002344 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8011816:	2200      	movs	r2, #0
 8011818:	2105      	movs	r1, #5
 801181a:	2034      	movs	r0, #52	; 0x34
 801181c:	f7f0 f9a7 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8011820:	2034      	movs	r0, #52	; 0x34
 8011822:	f7f0 f9c0 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8011826:	e0bc      	b.n	80119a2 <HAL_UART_MspInit+0x1da>
  else if(huart->Instance==USART1)
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	4a62      	ldr	r2, [pc, #392]	; (80119b8 <HAL_UART_MspInit+0x1f0>)
 801182e:	4293      	cmp	r3, r2
 8011830:	f040 808c 	bne.w	801194c <HAL_UART_MspInit+0x184>
    __HAL_RCC_USART1_CLK_ENABLE();
 8011834:	2300      	movs	r3, #0
 8011836:	60fb      	str	r3, [r7, #12]
 8011838:	4a5d      	ldr	r2, [pc, #372]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 801183a:	4b5d      	ldr	r3, [pc, #372]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 801183c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801183e:	f043 0310 	orr.w	r3, r3, #16
 8011842:	6453      	str	r3, [r2, #68]	; 0x44
 8011844:	4b5a      	ldr	r3, [pc, #360]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 8011846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011848:	f003 0310 	and.w	r3, r3, #16
 801184c:	60fb      	str	r3, [r7, #12]
 801184e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BT_RX_Pin|BT_TX_Pin;
 8011850:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8011854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011856:	2302      	movs	r3, #2
 8011858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 801185a:	2301      	movs	r3, #1
 801185c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801185e:	2303      	movs	r3, #3
 8011860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8011862:	2307      	movs	r3, #7
 8011864:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011866:	f107 0314 	add.w	r3, r7, #20
 801186a:	4619      	mov	r1, r3
 801186c:	4851      	ldr	r0, [pc, #324]	; (80119b4 <HAL_UART_MspInit+0x1ec>)
 801186e:	f7f0 fd69 	bl	8002344 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8011872:	4b52      	ldr	r3, [pc, #328]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 8011874:	4a52      	ldr	r2, [pc, #328]	; (80119c0 <HAL_UART_MspInit+0x1f8>)
 8011876:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8011878:	4b50      	ldr	r3, [pc, #320]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 801187a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801187e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011880:	4b4e      	ldr	r3, [pc, #312]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 8011882:	2200      	movs	r2, #0
 8011884:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011886:	4b4d      	ldr	r3, [pc, #308]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 8011888:	2200      	movs	r2, #0
 801188a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801188c:	4b4b      	ldr	r3, [pc, #300]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 801188e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011892:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011894:	4b49      	ldr	r3, [pc, #292]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 8011896:	2200      	movs	r2, #0
 8011898:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801189a:	4b48      	ldr	r3, [pc, #288]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 801189c:	2200      	movs	r2, #0
 801189e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80118a0:	4b46      	ldr	r3, [pc, #280]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 80118a2:	2200      	movs	r2, #0
 80118a4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80118a6:	4b45      	ldr	r3, [pc, #276]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 80118a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80118ac:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80118ae:	4b43      	ldr	r3, [pc, #268]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 80118b0:	2200      	movs	r2, #0
 80118b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80118b4:	4841      	ldr	r0, [pc, #260]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 80118b6:	f7f0 f9ad 	bl	8001c14 <HAL_DMA_Init>
 80118ba:	4603      	mov	r3, r0
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d004      	beq.n	80118ca <HAL_UART_MspInit+0x102>
      _Error_Handler(__FILE__, __LINE__);
 80118c0:	f240 4145 	movw	r1, #1093	; 0x445
 80118c4:	483f      	ldr	r0, [pc, #252]	; (80119c4 <HAL_UART_MspInit+0x1fc>)
 80118c6:	f7fd fd3b 	bl	800f340 <_Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	4a3b      	ldr	r2, [pc, #236]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 80118ce:	635a      	str	r2, [r3, #52]	; 0x34
 80118d0:	4a3a      	ldr	r2, [pc, #232]	; (80119bc <HAL_UART_MspInit+0x1f4>)
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80118d6:	4b3c      	ldr	r3, [pc, #240]	; (80119c8 <HAL_UART_MspInit+0x200>)
 80118d8:	4a3c      	ldr	r2, [pc, #240]	; (80119cc <HAL_UART_MspInit+0x204>)
 80118da:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80118dc:	4b3a      	ldr	r3, [pc, #232]	; (80119c8 <HAL_UART_MspInit+0x200>)
 80118de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80118e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80118e4:	4b38      	ldr	r3, [pc, #224]	; (80119c8 <HAL_UART_MspInit+0x200>)
 80118e6:	2240      	movs	r2, #64	; 0x40
 80118e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80118ea:	4b37      	ldr	r3, [pc, #220]	; (80119c8 <HAL_UART_MspInit+0x200>)
 80118ec:	2200      	movs	r2, #0
 80118ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80118f0:	4b35      	ldr	r3, [pc, #212]	; (80119c8 <HAL_UART_MspInit+0x200>)
 80118f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80118f6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80118f8:	4b33      	ldr	r3, [pc, #204]	; (80119c8 <HAL_UART_MspInit+0x200>)
 80118fa:	2200      	movs	r2, #0
 80118fc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80118fe:	4b32      	ldr	r3, [pc, #200]	; (80119c8 <HAL_UART_MspInit+0x200>)
 8011900:	2200      	movs	r2, #0
 8011902:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8011904:	4b30      	ldr	r3, [pc, #192]	; (80119c8 <HAL_UART_MspInit+0x200>)
 8011906:	2200      	movs	r2, #0
 8011908:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 801190a:	4b2f      	ldr	r3, [pc, #188]	; (80119c8 <HAL_UART_MspInit+0x200>)
 801190c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8011910:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011912:	4b2d      	ldr	r3, [pc, #180]	; (80119c8 <HAL_UART_MspInit+0x200>)
 8011914:	2200      	movs	r2, #0
 8011916:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8011918:	482b      	ldr	r0, [pc, #172]	; (80119c8 <HAL_UART_MspInit+0x200>)
 801191a:	f7f0 f97b 	bl	8001c14 <HAL_DMA_Init>
 801191e:	4603      	mov	r3, r0
 8011920:	2b00      	cmp	r3, #0
 8011922:	d004      	beq.n	801192e <HAL_UART_MspInit+0x166>
      _Error_Handler(__FILE__, __LINE__);
 8011924:	f240 4157 	movw	r1, #1111	; 0x457
 8011928:	4826      	ldr	r0, [pc, #152]	; (80119c4 <HAL_UART_MspInit+0x1fc>)
 801192a:	f7fd fd09 	bl	800f340 <_Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	4a25      	ldr	r2, [pc, #148]	; (80119c8 <HAL_UART_MspInit+0x200>)
 8011932:	631a      	str	r2, [r3, #48]	; 0x30
 8011934:	4a24      	ldr	r2, [pc, #144]	; (80119c8 <HAL_UART_MspInit+0x200>)
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 801193a:	2200      	movs	r2, #0
 801193c:	2105      	movs	r1, #5
 801193e:	2025      	movs	r0, #37	; 0x25
 8011940:	f7f0 f915 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8011944:	2025      	movs	r0, #37	; 0x25
 8011946:	f7f0 f92e 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
}
 801194a:	e02a      	b.n	80119a2 <HAL_UART_MspInit+0x1da>
  else if(huart->Instance==USART2)
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	4a1f      	ldr	r2, [pc, #124]	; (80119d0 <HAL_UART_MspInit+0x208>)
 8011952:	4293      	cmp	r3, r2
 8011954:	d125      	bne.n	80119a2 <HAL_UART_MspInit+0x1da>
    __HAL_RCC_USART2_CLK_ENABLE();
 8011956:	2300      	movs	r3, #0
 8011958:	60bb      	str	r3, [r7, #8]
 801195a:	4a15      	ldr	r2, [pc, #84]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 801195c:	4b14      	ldr	r3, [pc, #80]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 801195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011964:	6413      	str	r3, [r2, #64]	; 0x40
 8011966:	4b12      	ldr	r3, [pc, #72]	; (80119b0 <HAL_UART_MspInit+0x1e8>)
 8011968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801196a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801196e:	60bb      	str	r3, [r7, #8]
 8011970:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STARTER_RX_Pin|STARTER_TX_Pin;
 8011972:	230c      	movs	r3, #12
 8011974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011976:	2302      	movs	r3, #2
 8011978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 801197a:	2301      	movs	r3, #1
 801197c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801197e:	2303      	movs	r3, #3
 8011980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8011982:	2307      	movs	r3, #7
 8011984:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011986:	f107 0314 	add.w	r3, r7, #20
 801198a:	4619      	mov	r1, r3
 801198c:	4809      	ldr	r0, [pc, #36]	; (80119b4 <HAL_UART_MspInit+0x1ec>)
 801198e:	f7f0 fcd9 	bl	8002344 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8011992:	2200      	movs	r2, #0
 8011994:	2105      	movs	r1, #5
 8011996:	2026      	movs	r0, #38	; 0x26
 8011998:	f7f0 f8e9 	bl	8001b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 801199c:	2026      	movs	r0, #38	; 0x26
 801199e:	f7f0 f902 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
}
 80119a2:	bf00      	nop
 80119a4:	3728      	adds	r7, #40	; 0x28
 80119a6:	46bd      	mov	sp, r7
 80119a8:	bd80      	pop	{r7, pc}
 80119aa:	bf00      	nop
 80119ac:	40004c00 	.word	0x40004c00
 80119b0:	40023800 	.word	0x40023800
 80119b4:	40020000 	.word	0x40020000
 80119b8:	40011000 	.word	0x40011000
 80119bc:	20019790 	.word	0x20019790
 80119c0:	40026488 	.word	0x40026488
 80119c4:	08013db4 	.word	0x08013db4
 80119c8:	2001969c 	.word	0x2001969c
 80119cc:	400264b8 	.word	0x400264b8
 80119d0:	40004400 	.word	0x40004400

080119d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80119d4:	b580      	push	{r7, lr}
 80119d6:	b08c      	sub	sp, #48	; 0x30
 80119d8:	af00      	add	r7, sp, #0
 80119da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80119dc:	2300      	movs	r3, #0
 80119de:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80119e0:	2300      	movs	r3, #0
 80119e2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0); 
 80119e4:	2200      	movs	r2, #0
 80119e6:	6879      	ldr	r1, [r7, #4]
 80119e8:	202d      	movs	r0, #45	; 0x2d
 80119ea:	f7f0 f8c0 	bl	8001b6e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn); 
 80119ee:	202d      	movs	r0, #45	; 0x2d
 80119f0:	f7f0 f8d9 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80119f4:	2300      	movs	r3, #0
 80119f6:	60fb      	str	r3, [r7, #12]
 80119f8:	4a1f      	ldr	r2, [pc, #124]	; (8011a78 <HAL_InitTick+0xa4>)
 80119fa:	4b1f      	ldr	r3, [pc, #124]	; (8011a78 <HAL_InitTick+0xa4>)
 80119fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011a02:	6413      	str	r3, [r2, #64]	; 0x40
 8011a04:	4b1c      	ldr	r3, [pc, #112]	; (8011a78 <HAL_InitTick+0xa4>)
 8011a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011a0c:	60fb      	str	r3, [r7, #12]
 8011a0e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8011a10:	f107 0210 	add.w	r2, r7, #16
 8011a14:	f107 0314 	add.w	r3, r7, #20
 8011a18:	4611      	mov	r1, r2
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	f7f3 f900 	bl	8004c20 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8011a20:	f7f3 f8d6 	bl	8004bd0 <HAL_RCC_GetPCLK1Freq>
 8011a24:	4603      	mov	r3, r0
 8011a26:	005b      	lsls	r3, r3, #1
 8011a28:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8011a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a2c:	4a13      	ldr	r2, [pc, #76]	; (8011a7c <HAL_InitTick+0xa8>)
 8011a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8011a32:	0c9b      	lsrs	r3, r3, #18
 8011a34:	3b01      	subs	r3, #1
 8011a36:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8011a38:	4b11      	ldr	r3, [pc, #68]	; (8011a80 <HAL_InitTick+0xac>)
 8011a3a:	4a12      	ldr	r2, [pc, #72]	; (8011a84 <HAL_InitTick+0xb0>)
 8011a3c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000 / 1000) - 1;
 8011a3e:	4b10      	ldr	r3, [pc, #64]	; (8011a80 <HAL_InitTick+0xac>)
 8011a40:	f240 32e7 	movw	r2, #999	; 0x3e7
 8011a44:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8011a46:	4a0e      	ldr	r2, [pc, #56]	; (8011a80 <HAL_InitTick+0xac>)
 8011a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a4a:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8011a4c:	4b0c      	ldr	r3, [pc, #48]	; (8011a80 <HAL_InitTick+0xac>)
 8011a4e:	2200      	movs	r2, #0
 8011a50:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011a52:	4b0b      	ldr	r3, [pc, #44]	; (8011a80 <HAL_InitTick+0xac>)
 8011a54:	2200      	movs	r2, #0
 8011a56:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8011a58:	4809      	ldr	r0, [pc, #36]	; (8011a80 <HAL_InitTick+0xac>)
 8011a5a:	f7f4 f8af 	bl	8005bbc <HAL_TIM_Base_Init>
 8011a5e:	4603      	mov	r3, r0
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d104      	bne.n	8011a6e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8011a64:	4806      	ldr	r0, [pc, #24]	; (8011a80 <HAL_InitTick+0xac>)
 8011a66:	f7f4 f8d4 	bl	8005c12 <HAL_TIM_Base_Start_IT>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	e000      	b.n	8011a70 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8011a6e:	2301      	movs	r3, #1
}
 8011a70:	4618      	mov	r0, r3
 8011a72:	3730      	adds	r7, #48	; 0x30
 8011a74:	46bd      	mov	sp, r7
 8011a76:	bd80      	pop	{r7, pc}
 8011a78:	40023800 	.word	0x40023800
 8011a7c:	431bde83 	.word	0x431bde83
 8011a80:	20019c80 	.word	0x20019c80
 8011a84:	40002000 	.word	0x40002000

08011a88 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8011a88:	b580      	push	{r7, lr}
 8011a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8011a8c:	f7f6 fb9e 	bl	80081cc <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8011a90:	bf00      	nop
 8011a92:	bd80      	pop	{r7, pc}

08011a94 <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line 2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 8011a94:	b580      	push	{r7, lr}
 8011a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8011a98:	2004      	movs	r0, #4
 8011a9a:	f7f0 fe29 	bl	80026f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8011a9e:	bf00      	nop
 8011aa0:	bd80      	pop	{r7, pc}
	...

08011aa4 <DMA1_Stream0_IRQHandler>:

/**
* @brief This function handles DMA1 stream0 global interrupt.
*/
void DMA1_Stream0_IRQHandler(void)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8011aa8:	4802      	ldr	r0, [pc, #8]	; (8011ab4 <DMA1_Stream0_IRQHandler+0x10>)
 8011aaa:	f7f0 f9e3 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8011aae:	bf00      	nop
 8011ab0:	bd80      	pop	{r7, pc}
 8011ab2:	bf00      	nop
 8011ab4:	200199a4 	.word	0x200199a4

08011ab8 <DMA1_Stream2_IRQHandler>:

/**
* @brief This function handles DMA1 stream2 global interrupt.
*/
void DMA1_Stream2_IRQHandler(void)
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8011abc:	4802      	ldr	r0, [pc, #8]	; (8011ac8 <DMA1_Stream2_IRQHandler+0x10>)
 8011abe:	f7f0 f9d9 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8011ac2:	bf00      	nop
 8011ac4:	bd80      	pop	{r7, pc}
 8011ac6:	bf00      	nop
 8011ac8:	20019bc0 	.word	0x20019bc0

08011acc <DMA1_Stream3_IRQHandler>:

/**
* @brief This function handles DMA1 stream3 global interrupt.
*/
void DMA1_Stream3_IRQHandler(void)
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8011ad0:	4802      	ldr	r0, [pc, #8]	; (8011adc <DMA1_Stream3_IRQHandler+0x10>)
 8011ad2:	f7f0 f9cf 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8011ad6:	bf00      	nop
 8011ad8:	bd80      	pop	{r7, pc}
 8011ada:	bf00      	nop
 8011adc:	200194d8 	.word	0x200194d8

08011ae0 <DMA1_Stream4_IRQHandler>:

/**
* @brief This function handles DMA1 stream4 global interrupt.
*/
void DMA1_Stream4_IRQHandler(void)
{
 8011ae0:	b580      	push	{r7, lr}
 8011ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8011ae4:	4802      	ldr	r0, [pc, #8]	; (8011af0 <DMA1_Stream4_IRQHandler+0x10>)
 8011ae6:	f7f0 f9c5 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8011aea:	bf00      	nop
 8011aec:	bd80      	pop	{r7, pc}
 8011aee:	bf00      	nop
 8011af0:	200198a4 	.word	0x200198a4

08011af4 <DMA1_Stream5_IRQHandler>:

/**
* @brief This function handles DMA1 stream5 global interrupt.
*/
void DMA1_Stream5_IRQHandler(void)
{
 8011af4:	b580      	push	{r7, lr}
 8011af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8011af8:	4802      	ldr	r0, [pc, #8]	; (8011b04 <DMA1_Stream5_IRQHandler+0x10>)
 8011afa:	f7f0 f9bb 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8011afe:	bf00      	nop
 8011b00:	bd80      	pop	{r7, pc}
 8011b02:	bf00      	nop
 8011b04:	20019904 	.word	0x20019904

08011b08 <DMA1_Stream6_IRQHandler>:

/**
* @brief This function handles DMA1 stream6 global interrupt.
*/
void DMA1_Stream6_IRQHandler(void)
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8011b0c:	4802      	ldr	r0, [pc, #8]	; (8011b18 <DMA1_Stream6_IRQHandler+0x10>)
 8011b0e:	f7f0 f9b1 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8011b12:	bf00      	nop
 8011b14:	bd80      	pop	{r7, pc}
 8011b16:	bf00      	nop
 8011b18:	200193dc 	.word	0x200193dc

08011b1c <ADC_IRQHandler>:

/**
* @brief This function handles ADC1, ADC2 and ADC3 interrupts.
*/
void ADC_IRQHandler(void)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8011b20:	4805      	ldr	r0, [pc, #20]	; (8011b38 <ADC_IRQHandler+0x1c>)
 8011b22:	f7ef fa79 	bl	8001018 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8011b26:	4805      	ldr	r0, [pc, #20]	; (8011b3c <ADC_IRQHandler+0x20>)
 8011b28:	f7ef fa76 	bl	8001018 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8011b2c:	4804      	ldr	r0, [pc, #16]	; (8011b40 <ADC_IRQHandler+0x24>)
 8011b2e:	f7ef fa73 	bl	8001018 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8011b32:	bf00      	nop
 8011b34:	bd80      	pop	{r7, pc}
 8011b36:	bf00      	nop
 8011b38:	200196fc 	.word	0x200196fc
 8011b3c:	20019394 	.word	0x20019394
 8011b40:	20019748 	.word	0x20019748

08011b44 <I2C1_EV_IRQHandler>:

/**
* @brief This function handles I2C1 event interrupt.
*/
void I2C1_EV_IRQHandler(void)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8011b48:	4802      	ldr	r0, [pc, #8]	; (8011b54 <I2C1_EV_IRQHandler+0x10>)
 8011b4a:	f7f1 fa09 	bl	8002f60 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8011b4e:	bf00      	nop
 8011b50:	bd80      	pop	{r7, pc}
 8011b52:	bf00      	nop
 8011b54:	20019448 	.word	0x20019448

08011b58 <I2C1_ER_IRQHandler>:

/**
* @brief This function handles I2C1 error interrupt.
*/
void I2C1_ER_IRQHandler(void)
{
 8011b58:	b580      	push	{r7, lr}
 8011b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8011b5c:	4802      	ldr	r0, [pc, #8]	; (8011b68 <I2C1_ER_IRQHandler+0x10>)
 8011b5e:	f7f1 fb03 	bl	8003168 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8011b62:	bf00      	nop
 8011b64:	bd80      	pop	{r7, pc}
 8011b66:	bf00      	nop
 8011b68:	20019448 	.word	0x20019448

08011b6c <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 8011b6c:	b580      	push	{r7, lr}
 8011b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8011b70:	4802      	ldr	r0, [pc, #8]	; (8011b7c <SPI2_IRQHandler+0x10>)
 8011b72:	f7f3 fdc9 	bl	8005708 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8011b76:	bf00      	nop
 8011b78:	bd80      	pop	{r7, pc}
 8011b7a:	bf00      	nop
 8011b7c:	20019330 	.word	0x20019330

08011b80 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8011b80:	b580      	push	{r7, lr}
 8011b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8011b84:	4802      	ldr	r0, [pc, #8]	; (8011b90 <USART1_IRQHandler+0x10>)
 8011b86:	f7f5 fd77 	bl	8007678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8011b8a:	bf00      	nop
 8011b8c:	bd80      	pop	{r7, pc}
 8011b8e:	bf00      	nop
 8011b90:	200197f8 	.word	0x200197f8

08011b94 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8011b98:	4802      	ldr	r0, [pc, #8]	; (8011ba4 <USART2_IRQHandler+0x10>)
 8011b9a:	f7f5 fd6d 	bl	8007678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8011b9e:	bf00      	nop
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	20019a88 	.word	0x20019a88

08011ba8 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8011bac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8011bb0:	f7f0 fd9e 	bl	80026f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8011bb4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011bb8:	f7f0 fd9a 	bl	80026f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8011bbc:	bf00      	nop
 8011bbe:	bd80      	pop	{r7, pc}

08011bc0 <TIM8_BRK_TIM12_IRQHandler>:

/**
* @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
*/
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8011bc4:	4802      	ldr	r0, [pc, #8]	; (8011bd0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8011bc6:	f7f4 fa30 	bl	800602a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8011bca:	bf00      	nop
 8011bcc:	bd80      	pop	{r7, pc}
 8011bce:	bf00      	nop
 8011bd0:	20019b34 	.word	0x20019b34

08011bd4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
* @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
*/
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8011bd8:	4802      	ldr	r0, [pc, #8]	; (8011be4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8011bda:	f7f4 fa26 	bl	800602a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
  //FENT KI KELL KOMMENTEZI A TIM8 IT HANDLERT MERT ONNAN NEM LEHET FREERTOS FGVEKET HIVNI, VISZONT EZ IS BEHIVJA A CALLBACKET AMI CONFIG ASSERTRE VISZI.
  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8011bde:	bf00      	nop
 8011be0:	bd80      	pop	{r7, pc}
 8011be2:	bf00      	nop
 8011be4:	20019c80 	.word	0x20019c80

08011be8 <DMA1_Stream7_IRQHandler>:

/**
* @brief This function handles DMA1 stream7 global interrupt.
*/
void DMA1_Stream7_IRQHandler(void)
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8011bec:	4802      	ldr	r0, [pc, #8]	; (8011bf8 <DMA1_Stream7_IRQHandler+0x10>)
 8011bee:	f7f0 f941 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8011bf2:	bf00      	nop
 8011bf4:	bd80      	pop	{r7, pc}
 8011bf6:	bf00      	nop
 8011bf8:	20019638 	.word	0x20019638

08011bfc <SPI3_IRQHandler>:

/**
* @brief This function handles SPI3 global interrupt.
*/
void SPI3_IRQHandler(void)
{
 8011bfc:	b580      	push	{r7, lr}
 8011bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8011c00:	4802      	ldr	r0, [pc, #8]	; (8011c0c <SPI3_IRQHandler+0x10>)
 8011c02:	f7f3 fd81 	bl	8005708 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8011c06:	bf00      	nop
 8011c08:	bd80      	pop	{r7, pc}
 8011c0a:	bf00      	nop
 8011c0c:	200195dc 	.word	0x200195dc

08011c10 <UART4_IRQHandler>:

/**
* @brief This function handles UART4 global interrupt.
*/
void UART4_IRQHandler(void)
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8011c14:	4802      	ldr	r0, [pc, #8]	; (8011c20 <UART4_IRQHandler+0x10>)
 8011c16:	f7f5 fd2f 	bl	8007678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8011c1a:	bf00      	nop
 8011c1c:	bd80      	pop	{r7, pc}
 8011c1e:	bf00      	nop
 8011c20:	20019a0c 	.word	0x20019a0c

08011c24 <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8011c28:	4802      	ldr	r0, [pc, #8]	; (8011c34 <DMA2_Stream0_IRQHandler+0x10>)
 8011c2a:	f7f0 f923 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8011c2e:	bf00      	nop
 8011c30:	bd80      	pop	{r7, pc}
 8011c32:	bf00      	nop
 8011c34:	20019844 	.word	0x20019844

08011c38 <DMA2_Stream1_IRQHandler>:

/**
* @brief This function handles DMA2 stream1 global interrupt.
*/
void DMA2_Stream1_IRQHandler(void)
{
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8011c3c:	4802      	ldr	r0, [pc, #8]	; (8011c48 <DMA2_Stream1_IRQHandler+0x10>)
 8011c3e:	f7f0 f919 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8011c42:	bf00      	nop
 8011c44:	bd80      	pop	{r7, pc}
 8011c46:	bf00      	nop
 8011c48:	20019538 	.word	0x20019538

08011c4c <DMA2_Stream2_IRQHandler>:

/**
* @brief This function handles DMA2 stream2 global interrupt.
*/
void DMA2_Stream2_IRQHandler(void)
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8011c50:	4802      	ldr	r0, [pc, #8]	; (8011c5c <DMA2_Stream2_IRQHandler+0x10>)
 8011c52:	f7f0 f90f 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8011c56:	bf00      	nop
 8011c58:	bd80      	pop	{r7, pc}
 8011c5a:	bf00      	nop
 8011c5c:	20019ad4 	.word	0x20019ad4

08011c60 <DMA2_Stream3_IRQHandler>:

/**
* @brief This function handles DMA2 stream3 global interrupt.
*/
void DMA2_Stream3_IRQHandler(void)
{
 8011c60:	b580      	push	{r7, lr}
 8011c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8011c64:	4802      	ldr	r0, [pc, #8]	; (8011c70 <DMA2_Stream3_IRQHandler+0x10>)
 8011c66:	f7f0 f905 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8011c6a:	bf00      	nop
 8011c6c:	bd80      	pop	{r7, pc}
 8011c6e:	bf00      	nop
 8011c70:	200192cc 	.word	0x200192cc

08011c74 <DMA2_Stream5_IRQHandler>:

/**
* @brief This function handles DMA2 stream5 global interrupt.
*/
void DMA2_Stream5_IRQHandler(void)
{
 8011c74:	b580      	push	{r7, lr}
 8011c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8011c78:	4802      	ldr	r0, [pc, #8]	; (8011c84 <DMA2_Stream5_IRQHandler+0x10>)
 8011c7a:	f7f0 f8fb 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8011c7e:	bf00      	nop
 8011c80:	bd80      	pop	{r7, pc}
 8011c82:	bf00      	nop
 8011c84:	20019790 	.word	0x20019790

08011c88 <DMA2_Stream7_IRQHandler>:

/**
* @brief This function handles DMA2 stream7 global interrupt.
*/
void DMA2_Stream7_IRQHandler(void)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8011c8c:	4802      	ldr	r0, [pc, #8]	; (8011c98 <DMA2_Stream7_IRQHandler+0x10>)
 8011c8e:	f7f0 f8f1 	bl	8001e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8011c92:	bf00      	nop
 8011c94:	bd80      	pop	{r7, pc}
 8011c96:	bf00      	nop
 8011c98:	2001969c 	.word	0x2001969c

08011c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8011c9c:	b480      	push	{r7}
 8011c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8011ca0:	4a16      	ldr	r2, [pc, #88]	; (8011cfc <SystemInit+0x60>)
 8011ca2:	4b16      	ldr	r3, [pc, #88]	; (8011cfc <SystemInit+0x60>)
 8011ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8011cb0:	4a13      	ldr	r2, [pc, #76]	; (8011d00 <SystemInit+0x64>)
 8011cb2:	4b13      	ldr	r3, [pc, #76]	; (8011d00 <SystemInit+0x64>)
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	f043 0301 	orr.w	r3, r3, #1
 8011cba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8011cbc:	4b10      	ldr	r3, [pc, #64]	; (8011d00 <SystemInit+0x64>)
 8011cbe:	2200      	movs	r2, #0
 8011cc0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011cc2:	4a0f      	ldr	r2, [pc, #60]	; (8011d00 <SystemInit+0x64>)
 8011cc4:	4b0e      	ldr	r3, [pc, #56]	; (8011d00 <SystemInit+0x64>)
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8011ccc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011cd0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8011cd2:	4b0b      	ldr	r3, [pc, #44]	; (8011d00 <SystemInit+0x64>)
 8011cd4:	4a0b      	ldr	r2, [pc, #44]	; (8011d04 <SystemInit+0x68>)
 8011cd6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8011cd8:	4a09      	ldr	r2, [pc, #36]	; (8011d00 <SystemInit+0x64>)
 8011cda:	4b09      	ldr	r3, [pc, #36]	; (8011d00 <SystemInit+0x64>)
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011ce2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8011ce4:	4b06      	ldr	r3, [pc, #24]	; (8011d00 <SystemInit+0x64>)
 8011ce6:	2200      	movs	r2, #0
 8011ce8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8011cea:	4b04      	ldr	r3, [pc, #16]	; (8011cfc <SystemInit+0x60>)
 8011cec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011cf0:	609a      	str	r2, [r3, #8]
#endif
}
 8011cf2:	bf00      	nop
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfa:	4770      	bx	lr
 8011cfc:	e000ed00 	.word	0xe000ed00
 8011d00:	40023800 	.word	0x40023800
 8011d04:	24003010 	.word	0x24003010

08011d08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8011d08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8011d40 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8011d0c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8011d0e:	e003      	b.n	8011d18 <LoopCopyDataInit>

08011d10 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8011d10:	4b0c      	ldr	r3, [pc, #48]	; (8011d44 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8011d12:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8011d14:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8011d16:	3104      	adds	r1, #4

08011d18 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8011d18:	480b      	ldr	r0, [pc, #44]	; (8011d48 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8011d1a:	4b0c      	ldr	r3, [pc, #48]	; (8011d4c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8011d1c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8011d1e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8011d20:	d3f6      	bcc.n	8011d10 <CopyDataInit>
  ldr  r2, =_sbss
 8011d22:	4a0b      	ldr	r2, [pc, #44]	; (8011d50 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8011d24:	e002      	b.n	8011d2c <LoopFillZerobss>

08011d26 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8011d26:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8011d28:	f842 3b04 	str.w	r3, [r2], #4

08011d2c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8011d2c:	4b09      	ldr	r3, [pc, #36]	; (8011d54 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8011d2e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8011d30:	d3f9      	bcc.n	8011d26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8011d32:	f7ff ffb3 	bl	8011c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8011d36:	f000 f811 	bl	8011d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8011d3a:	f7fb fffb 	bl	800dd34 <main>
  bx  lr    
 8011d3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8011d40:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8011d44:	08014018 	.word	0x08014018
  ldr  r0, =_sdata
 8011d48:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8011d4c:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8011d50:	200000a8 	.word	0x200000a8
  ldr  r3, = _ebss
 8011d54:	20019cbc 	.word	0x20019cbc

08011d58 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8011d58:	e7fe      	b.n	8011d58 <BusFault_Handler>
	...

08011d5c <__libc_init_array>:
 8011d5c:	b570      	push	{r4, r5, r6, lr}
 8011d5e:	4e0d      	ldr	r6, [pc, #52]	; (8011d94 <__libc_init_array+0x38>)
 8011d60:	4c0d      	ldr	r4, [pc, #52]	; (8011d98 <__libc_init_array+0x3c>)
 8011d62:	1ba4      	subs	r4, r4, r6
 8011d64:	10a4      	asrs	r4, r4, #2
 8011d66:	2500      	movs	r5, #0
 8011d68:	42a5      	cmp	r5, r4
 8011d6a:	d109      	bne.n	8011d80 <__libc_init_array+0x24>
 8011d6c:	4e0b      	ldr	r6, [pc, #44]	; (8011d9c <__libc_init_array+0x40>)
 8011d6e:	4c0c      	ldr	r4, [pc, #48]	; (8011da0 <__libc_init_array+0x44>)
 8011d70:	f001 fdf4 	bl	801395c <_init>
 8011d74:	1ba4      	subs	r4, r4, r6
 8011d76:	10a4      	asrs	r4, r4, #2
 8011d78:	2500      	movs	r5, #0
 8011d7a:	42a5      	cmp	r5, r4
 8011d7c:	d105      	bne.n	8011d8a <__libc_init_array+0x2e>
 8011d7e:	bd70      	pop	{r4, r5, r6, pc}
 8011d80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011d84:	4798      	blx	r3
 8011d86:	3501      	adds	r5, #1
 8011d88:	e7ee      	b.n	8011d68 <__libc_init_array+0xc>
 8011d8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011d8e:	4798      	blx	r3
 8011d90:	3501      	adds	r5, #1
 8011d92:	e7f2      	b.n	8011d7a <__libc_init_array+0x1e>
 8011d94:	08014010 	.word	0x08014010
 8011d98:	08014010 	.word	0x08014010
 8011d9c:	08014010 	.word	0x08014010
 8011da0:	08014014 	.word	0x08014014

08011da4 <memcpy>:
 8011da4:	b510      	push	{r4, lr}
 8011da6:	1e43      	subs	r3, r0, #1
 8011da8:	440a      	add	r2, r1
 8011daa:	4291      	cmp	r1, r2
 8011dac:	d100      	bne.n	8011db0 <memcpy+0xc>
 8011dae:	bd10      	pop	{r4, pc}
 8011db0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011db4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011db8:	e7f7      	b.n	8011daa <memcpy+0x6>

08011dba <strncmp>:
 8011dba:	b510      	push	{r4, lr}
 8011dbc:	b16a      	cbz	r2, 8011dda <strncmp+0x20>
 8011dbe:	3901      	subs	r1, #1
 8011dc0:	1884      	adds	r4, r0, r2
 8011dc2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011dc6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011dca:	4293      	cmp	r3, r2
 8011dcc:	d103      	bne.n	8011dd6 <strncmp+0x1c>
 8011dce:	42a0      	cmp	r0, r4
 8011dd0:	d001      	beq.n	8011dd6 <strncmp+0x1c>
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d1f5      	bne.n	8011dc2 <strncmp+0x8>
 8011dd6:	1a98      	subs	r0, r3, r2
 8011dd8:	bd10      	pop	{r4, pc}
 8011dda:	4610      	mov	r0, r2
 8011ddc:	bd10      	pop	{r4, pc}
	...

08011de0 <sin>:
 8011de0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011de2:	ec51 0b10 	vmov	r0, r1, d0
 8011de6:	4a20      	ldr	r2, [pc, #128]	; (8011e68 <sin+0x88>)
 8011de8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011dec:	4293      	cmp	r3, r2
 8011dee:	dc07      	bgt.n	8011e00 <sin+0x20>
 8011df0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8011e60 <sin+0x80>
 8011df4:	2000      	movs	r0, #0
 8011df6:	f001 fbc7 	bl	8013588 <__kernel_sin>
 8011dfa:	ec51 0b10 	vmov	r0, r1, d0
 8011dfe:	e007      	b.n	8011e10 <sin+0x30>
 8011e00:	4a1a      	ldr	r2, [pc, #104]	; (8011e6c <sin+0x8c>)
 8011e02:	4293      	cmp	r3, r2
 8011e04:	dd09      	ble.n	8011e1a <sin+0x3a>
 8011e06:	ee10 2a10 	vmov	r2, s0
 8011e0a:	460b      	mov	r3, r1
 8011e0c:	f7ee fa04 	bl	8000218 <__aeabi_dsub>
 8011e10:	ec41 0b10 	vmov	d0, r0, r1
 8011e14:	b005      	add	sp, #20
 8011e16:	f85d fb04 	ldr.w	pc, [sp], #4
 8011e1a:	4668      	mov	r0, sp
 8011e1c:	f000 fcd8 	bl	80127d0 <__ieee754_rem_pio2>
 8011e20:	f000 0003 	and.w	r0, r0, #3
 8011e24:	2801      	cmp	r0, #1
 8011e26:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011e2a:	ed9d 0b00 	vldr	d0, [sp]
 8011e2e:	d004      	beq.n	8011e3a <sin+0x5a>
 8011e30:	2802      	cmp	r0, #2
 8011e32:	d005      	beq.n	8011e40 <sin+0x60>
 8011e34:	b970      	cbnz	r0, 8011e54 <sin+0x74>
 8011e36:	2001      	movs	r0, #1
 8011e38:	e7dd      	b.n	8011df6 <sin+0x16>
 8011e3a:	f000 ff6d 	bl	8012d18 <__kernel_cos>
 8011e3e:	e7dc      	b.n	8011dfa <sin+0x1a>
 8011e40:	2001      	movs	r0, #1
 8011e42:	f001 fba1 	bl	8013588 <__kernel_sin>
 8011e46:	ec53 2b10 	vmov	r2, r3, d0
 8011e4a:	ee10 0a10 	vmov	r0, s0
 8011e4e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011e52:	e7dd      	b.n	8011e10 <sin+0x30>
 8011e54:	f000 ff60 	bl	8012d18 <__kernel_cos>
 8011e58:	e7f5      	b.n	8011e46 <sin+0x66>
 8011e5a:	bf00      	nop
 8011e5c:	f3af 8000 	nop.w
	...
 8011e68:	3fe921fb 	.word	0x3fe921fb
 8011e6c:	7fefffff 	.word	0x7fefffff

08011e70 <asin>:
 8011e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e72:	ed2d 8b02 	vpush	{d8}
 8011e76:	4e26      	ldr	r6, [pc, #152]	; (8011f10 <asin+0xa0>)
 8011e78:	b08b      	sub	sp, #44	; 0x2c
 8011e7a:	ec55 4b10 	vmov	r4, r5, d0
 8011e7e:	f000 f927 	bl	80120d0 <__ieee754_asin>
 8011e82:	f996 3000 	ldrsb.w	r3, [r6]
 8011e86:	eeb0 8a40 	vmov.f32	s16, s0
 8011e8a:	eef0 8a60 	vmov.f32	s17, s1
 8011e8e:	3301      	adds	r3, #1
 8011e90:	d036      	beq.n	8011f00 <asin+0x90>
 8011e92:	4622      	mov	r2, r4
 8011e94:	462b      	mov	r3, r5
 8011e96:	4620      	mov	r0, r4
 8011e98:	4629      	mov	r1, r5
 8011e9a:	f7ee fe0b 	bl	8000ab4 <__aeabi_dcmpun>
 8011e9e:	4607      	mov	r7, r0
 8011ea0:	bb70      	cbnz	r0, 8011f00 <asin+0x90>
 8011ea2:	ec45 4b10 	vmov	d0, r4, r5
 8011ea6:	f001 fc29 	bl	80136fc <fabs>
 8011eaa:	2200      	movs	r2, #0
 8011eac:	4b19      	ldr	r3, [pc, #100]	; (8011f14 <asin+0xa4>)
 8011eae:	ec51 0b10 	vmov	r0, r1, d0
 8011eb2:	f7ee fdf5 	bl	8000aa0 <__aeabi_dcmpgt>
 8011eb6:	b318      	cbz	r0, 8011f00 <asin+0x90>
 8011eb8:	2301      	movs	r3, #1
 8011eba:	9300      	str	r3, [sp, #0]
 8011ebc:	4816      	ldr	r0, [pc, #88]	; (8011f18 <asin+0xa8>)
 8011ebe:	4b17      	ldr	r3, [pc, #92]	; (8011f1c <asin+0xac>)
 8011ec0:	9301      	str	r3, [sp, #4]
 8011ec2:	9708      	str	r7, [sp, #32]
 8011ec4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011ec8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011ecc:	f001 fcb0 	bl	8013830 <nan>
 8011ed0:	f996 3000 	ldrsb.w	r3, [r6]
 8011ed4:	2b02      	cmp	r3, #2
 8011ed6:	ed8d 0b06 	vstr	d0, [sp, #24]
 8011eda:	d104      	bne.n	8011ee6 <asin+0x76>
 8011edc:	f001 fd38 	bl	8013950 <__errno>
 8011ee0:	2321      	movs	r3, #33	; 0x21
 8011ee2:	6003      	str	r3, [r0, #0]
 8011ee4:	e004      	b.n	8011ef0 <asin+0x80>
 8011ee6:	4668      	mov	r0, sp
 8011ee8:	f001 fc9e 	bl	8013828 <matherr>
 8011eec:	2800      	cmp	r0, #0
 8011eee:	d0f5      	beq.n	8011edc <asin+0x6c>
 8011ef0:	9b08      	ldr	r3, [sp, #32]
 8011ef2:	b11b      	cbz	r3, 8011efc <asin+0x8c>
 8011ef4:	f001 fd2c 	bl	8013950 <__errno>
 8011ef8:	9b08      	ldr	r3, [sp, #32]
 8011efa:	6003      	str	r3, [r0, #0]
 8011efc:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011f00:	eeb0 0a48 	vmov.f32	s0, s16
 8011f04:	eef0 0a68 	vmov.f32	s1, s17
 8011f08:	b00b      	add	sp, #44	; 0x2c
 8011f0a:	ecbd 8b02 	vpop	{d8}
 8011f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f10:	2000003c 	.word	0x2000003c
 8011f14:	3ff00000 	.word	0x3ff00000
 8011f18:	08013df4 	.word	0x08013df4
 8011f1c:	08013df0 	.word	0x08013df0

08011f20 <exp>:
 8011f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f22:	ed2d 8b02 	vpush	{d8}
 8011f26:	4e38      	ldr	r6, [pc, #224]	; (8012008 <exp+0xe8>)
 8011f28:	b08b      	sub	sp, #44	; 0x2c
 8011f2a:	ec55 4b10 	vmov	r4, r5, d0
 8011f2e:	f000 fadb 	bl	80124e8 <__ieee754_exp>
 8011f32:	f996 3000 	ldrsb.w	r3, [r6]
 8011f36:	eeb0 8a40 	vmov.f32	s16, s0
 8011f3a:	eef0 8a60 	vmov.f32	s17, s1
 8011f3e:	3301      	adds	r3, #1
 8011f40:	d02c      	beq.n	8011f9c <exp+0x7c>
 8011f42:	ec45 4b10 	vmov	d0, r4, r5
 8011f46:	f001 fbe0 	bl	801370a <finite>
 8011f4a:	b338      	cbz	r0, 8011f9c <exp+0x7c>
 8011f4c:	a32a      	add	r3, pc, #168	; (adr r3, 8011ff8 <exp+0xd8>)
 8011f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f52:	4620      	mov	r0, r4
 8011f54:	4629      	mov	r1, r5
 8011f56:	f7ee fda3 	bl	8000aa0 <__aeabi_dcmpgt>
 8011f5a:	4607      	mov	r7, r0
 8011f5c:	2800      	cmp	r0, #0
 8011f5e:	d030      	beq.n	8011fc2 <exp+0xa2>
 8011f60:	2303      	movs	r3, #3
 8011f62:	9300      	str	r3, [sp, #0]
 8011f64:	4b29      	ldr	r3, [pc, #164]	; (801200c <exp+0xec>)
 8011f66:	9301      	str	r3, [sp, #4]
 8011f68:	2300      	movs	r3, #0
 8011f6a:	9308      	str	r3, [sp, #32]
 8011f6c:	f996 3000 	ldrsb.w	r3, [r6]
 8011f70:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011f74:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011f78:	b9c3      	cbnz	r3, 8011fac <exp+0x8c>
 8011f7a:	4b25      	ldr	r3, [pc, #148]	; (8012010 <exp+0xf0>)
 8011f7c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8011f80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011f84:	4668      	mov	r0, sp
 8011f86:	f001 fc4f 	bl	8013828 <matherr>
 8011f8a:	b1a8      	cbz	r0, 8011fb8 <exp+0x98>
 8011f8c:	9b08      	ldr	r3, [sp, #32]
 8011f8e:	b11b      	cbz	r3, 8011f98 <exp+0x78>
 8011f90:	f001 fcde 	bl	8013950 <__errno>
 8011f94:	9b08      	ldr	r3, [sp, #32]
 8011f96:	6003      	str	r3, [r0, #0]
 8011f98:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011f9c:	eeb0 0a48 	vmov.f32	s0, s16
 8011fa0:	eef0 0a68 	vmov.f32	s1, s17
 8011fa4:	b00b      	add	sp, #44	; 0x2c
 8011fa6:	ecbd 8b02 	vpop	{d8}
 8011faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fac:	4919      	ldr	r1, [pc, #100]	; (8012014 <exp+0xf4>)
 8011fae:	2000      	movs	r0, #0
 8011fb0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011fb4:	2b02      	cmp	r3, #2
 8011fb6:	d1e5      	bne.n	8011f84 <exp+0x64>
 8011fb8:	f001 fcca 	bl	8013950 <__errno>
 8011fbc:	2322      	movs	r3, #34	; 0x22
 8011fbe:	6003      	str	r3, [r0, #0]
 8011fc0:	e7e4      	b.n	8011f8c <exp+0x6c>
 8011fc2:	a30f      	add	r3, pc, #60	; (adr r3, 8012000 <exp+0xe0>)
 8011fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fc8:	4620      	mov	r0, r4
 8011fca:	4629      	mov	r1, r5
 8011fcc:	f7ee fd4a 	bl	8000a64 <__aeabi_dcmplt>
 8011fd0:	2800      	cmp	r0, #0
 8011fd2:	d0e3      	beq.n	8011f9c <exp+0x7c>
 8011fd4:	2304      	movs	r3, #4
 8011fd6:	9300      	str	r3, [sp, #0]
 8011fd8:	4b0c      	ldr	r3, [pc, #48]	; (801200c <exp+0xec>)
 8011fda:	9301      	str	r3, [sp, #4]
 8011fdc:	2200      	movs	r2, #0
 8011fde:	2300      	movs	r3, #0
 8011fe0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011fe4:	9708      	str	r7, [sp, #32]
 8011fe6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011fea:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011fee:	f996 3000 	ldrsb.w	r3, [r6]
 8011ff2:	e7df      	b.n	8011fb4 <exp+0x94>
 8011ff4:	f3af 8000 	nop.w
 8011ff8:	fefa39ef 	.word	0xfefa39ef
 8011ffc:	40862e42 	.word	0x40862e42
 8012000:	d52d3051 	.word	0xd52d3051
 8012004:	c0874910 	.word	0xc0874910
 8012008:	2000003c 	.word	0x2000003c
 801200c:	08013df5 	.word	0x08013df5
 8012010:	47efffff 	.word	0x47efffff
 8012014:	7ff00000 	.word	0x7ff00000

08012018 <sqrt>:
 8012018:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801201c:	ed2d 8b02 	vpush	{d8}
 8012020:	b08b      	sub	sp, #44	; 0x2c
 8012022:	ec55 4b10 	vmov	r4, r5, d0
 8012026:	f000 fdc5 	bl	8012bb4 <__ieee754_sqrt>
 801202a:	4b26      	ldr	r3, [pc, #152]	; (80120c4 <sqrt+0xac>)
 801202c:	eeb0 8a40 	vmov.f32	s16, s0
 8012030:	eef0 8a60 	vmov.f32	s17, s1
 8012034:	f993 6000 	ldrsb.w	r6, [r3]
 8012038:	1c73      	adds	r3, r6, #1
 801203a:	d02a      	beq.n	8012092 <sqrt+0x7a>
 801203c:	4622      	mov	r2, r4
 801203e:	462b      	mov	r3, r5
 8012040:	4620      	mov	r0, r4
 8012042:	4629      	mov	r1, r5
 8012044:	f7ee fd36 	bl	8000ab4 <__aeabi_dcmpun>
 8012048:	4607      	mov	r7, r0
 801204a:	bb10      	cbnz	r0, 8012092 <sqrt+0x7a>
 801204c:	f04f 0800 	mov.w	r8, #0
 8012050:	f04f 0900 	mov.w	r9, #0
 8012054:	4642      	mov	r2, r8
 8012056:	464b      	mov	r3, r9
 8012058:	4620      	mov	r0, r4
 801205a:	4629      	mov	r1, r5
 801205c:	f7ee fd02 	bl	8000a64 <__aeabi_dcmplt>
 8012060:	b1b8      	cbz	r0, 8012092 <sqrt+0x7a>
 8012062:	2301      	movs	r3, #1
 8012064:	9300      	str	r3, [sp, #0]
 8012066:	4b18      	ldr	r3, [pc, #96]	; (80120c8 <sqrt+0xb0>)
 8012068:	9301      	str	r3, [sp, #4]
 801206a:	9708      	str	r7, [sp, #32]
 801206c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8012070:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8012074:	b9b6      	cbnz	r6, 80120a4 <sqrt+0x8c>
 8012076:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801207a:	4668      	mov	r0, sp
 801207c:	f001 fbd4 	bl	8013828 <matherr>
 8012080:	b1d0      	cbz	r0, 80120b8 <sqrt+0xa0>
 8012082:	9b08      	ldr	r3, [sp, #32]
 8012084:	b11b      	cbz	r3, 801208e <sqrt+0x76>
 8012086:	f001 fc63 	bl	8013950 <__errno>
 801208a:	9b08      	ldr	r3, [sp, #32]
 801208c:	6003      	str	r3, [r0, #0]
 801208e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8012092:	eeb0 0a48 	vmov.f32	s0, s16
 8012096:	eef0 0a68 	vmov.f32	s1, s17
 801209a:	b00b      	add	sp, #44	; 0x2c
 801209c:	ecbd 8b02 	vpop	{d8}
 80120a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80120a4:	4642      	mov	r2, r8
 80120a6:	464b      	mov	r3, r9
 80120a8:	4640      	mov	r0, r8
 80120aa:	4649      	mov	r1, r9
 80120ac:	f7ee fb92 	bl	80007d4 <__aeabi_ddiv>
 80120b0:	2e02      	cmp	r6, #2
 80120b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80120b6:	d1e0      	bne.n	801207a <sqrt+0x62>
 80120b8:	f001 fc4a 	bl	8013950 <__errno>
 80120bc:	2321      	movs	r3, #33	; 0x21
 80120be:	6003      	str	r3, [r0, #0]
 80120c0:	e7df      	b.n	8012082 <sqrt+0x6a>
 80120c2:	bf00      	nop
 80120c4:	2000003c 	.word	0x2000003c
 80120c8:	08013df9 	.word	0x08013df9
 80120cc:	00000000 	.word	0x00000000

080120d0 <__ieee754_asin>:
 80120d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120d4:	ec55 4b10 	vmov	r4, r5, d0
 80120d8:	4bcb      	ldr	r3, [pc, #812]	; (8012408 <__ieee754_asin+0x338>)
 80120da:	b085      	sub	sp, #20
 80120dc:	f025 4b00 	bic.w	fp, r5, #2147483648	; 0x80000000
 80120e0:	459b      	cmp	fp, r3
 80120e2:	9501      	str	r5, [sp, #4]
 80120e4:	dd32      	ble.n	801214c <__ieee754_asin+0x7c>
 80120e6:	ee10 3a10 	vmov	r3, s0
 80120ea:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 80120ee:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 80120f2:	ea5b 0303 	orrs.w	r3, fp, r3
 80120f6:	d117      	bne.n	8012128 <__ieee754_asin+0x58>
 80120f8:	a3a9      	add	r3, pc, #676	; (adr r3, 80123a0 <__ieee754_asin+0x2d0>)
 80120fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120fe:	ee10 0a10 	vmov	r0, s0
 8012102:	4629      	mov	r1, r5
 8012104:	f7ee fa3c 	bl	8000580 <__aeabi_dmul>
 8012108:	a3a7      	add	r3, pc, #668	; (adr r3, 80123a8 <__ieee754_asin+0x2d8>)
 801210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801210e:	4606      	mov	r6, r0
 8012110:	460f      	mov	r7, r1
 8012112:	4620      	mov	r0, r4
 8012114:	4629      	mov	r1, r5
 8012116:	f7ee fa33 	bl	8000580 <__aeabi_dmul>
 801211a:	4602      	mov	r2, r0
 801211c:	460b      	mov	r3, r1
 801211e:	4630      	mov	r0, r6
 8012120:	4639      	mov	r1, r7
 8012122:	f7ee f87b 	bl	800021c <__adddf3>
 8012126:	e00a      	b.n	801213e <__ieee754_asin+0x6e>
 8012128:	ee10 2a10 	vmov	r2, s0
 801212c:	462b      	mov	r3, r5
 801212e:	4620      	mov	r0, r4
 8012130:	4629      	mov	r1, r5
 8012132:	f7ee f871 	bl	8000218 <__aeabi_dsub>
 8012136:	4602      	mov	r2, r0
 8012138:	460b      	mov	r3, r1
 801213a:	f7ee fb4b 	bl	80007d4 <__aeabi_ddiv>
 801213e:	4604      	mov	r4, r0
 8012140:	460d      	mov	r5, r1
 8012142:	ec45 4b10 	vmov	d0, r4, r5
 8012146:	b005      	add	sp, #20
 8012148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801214c:	4baf      	ldr	r3, [pc, #700]	; (801240c <__ieee754_asin+0x33c>)
 801214e:	459b      	cmp	fp, r3
 8012150:	dc11      	bgt.n	8012176 <__ieee754_asin+0xa6>
 8012152:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 8012156:	f280 80b0 	bge.w	80122ba <__ieee754_asin+0x1ea>
 801215a:	a395      	add	r3, pc, #596	; (adr r3, 80123b0 <__ieee754_asin+0x2e0>)
 801215c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012160:	ee10 0a10 	vmov	r0, s0
 8012164:	4629      	mov	r1, r5
 8012166:	f7ee f859 	bl	800021c <__adddf3>
 801216a:	2200      	movs	r2, #0
 801216c:	4ba8      	ldr	r3, [pc, #672]	; (8012410 <__ieee754_asin+0x340>)
 801216e:	f7ee fc97 	bl	8000aa0 <__aeabi_dcmpgt>
 8012172:	2800      	cmp	r0, #0
 8012174:	d1e5      	bne.n	8012142 <__ieee754_asin+0x72>
 8012176:	ec45 4b10 	vmov	d0, r4, r5
 801217a:	f001 fabf 	bl	80136fc <fabs>
 801217e:	2000      	movs	r0, #0
 8012180:	ec53 2b10 	vmov	r2, r3, d0
 8012184:	49a2      	ldr	r1, [pc, #648]	; (8012410 <__ieee754_asin+0x340>)
 8012186:	f7ee f847 	bl	8000218 <__aeabi_dsub>
 801218a:	2200      	movs	r2, #0
 801218c:	4ba1      	ldr	r3, [pc, #644]	; (8012414 <__ieee754_asin+0x344>)
 801218e:	f7ee f9f7 	bl	8000580 <__aeabi_dmul>
 8012192:	a389      	add	r3, pc, #548	; (adr r3, 80123b8 <__ieee754_asin+0x2e8>)
 8012194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012198:	4604      	mov	r4, r0
 801219a:	460d      	mov	r5, r1
 801219c:	f7ee f9f0 	bl	8000580 <__aeabi_dmul>
 80121a0:	a387      	add	r3, pc, #540	; (adr r3, 80123c0 <__ieee754_asin+0x2f0>)
 80121a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121a6:	f7ee f839 	bl	800021c <__adddf3>
 80121aa:	4622      	mov	r2, r4
 80121ac:	462b      	mov	r3, r5
 80121ae:	f7ee f9e7 	bl	8000580 <__aeabi_dmul>
 80121b2:	a385      	add	r3, pc, #532	; (adr r3, 80123c8 <__ieee754_asin+0x2f8>)
 80121b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121b8:	f7ee f82e 	bl	8000218 <__aeabi_dsub>
 80121bc:	4622      	mov	r2, r4
 80121be:	462b      	mov	r3, r5
 80121c0:	f7ee f9de 	bl	8000580 <__aeabi_dmul>
 80121c4:	a382      	add	r3, pc, #520	; (adr r3, 80123d0 <__ieee754_asin+0x300>)
 80121c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121ca:	f7ee f827 	bl	800021c <__adddf3>
 80121ce:	4622      	mov	r2, r4
 80121d0:	462b      	mov	r3, r5
 80121d2:	f7ee f9d5 	bl	8000580 <__aeabi_dmul>
 80121d6:	a380      	add	r3, pc, #512	; (adr r3, 80123d8 <__ieee754_asin+0x308>)
 80121d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121dc:	f7ee f81c 	bl	8000218 <__aeabi_dsub>
 80121e0:	4622      	mov	r2, r4
 80121e2:	462b      	mov	r3, r5
 80121e4:	f7ee f9cc 	bl	8000580 <__aeabi_dmul>
 80121e8:	a37d      	add	r3, pc, #500	; (adr r3, 80123e0 <__ieee754_asin+0x310>)
 80121ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121ee:	f7ee f815 	bl	800021c <__adddf3>
 80121f2:	4622      	mov	r2, r4
 80121f4:	462b      	mov	r3, r5
 80121f6:	f7ee f9c3 	bl	8000580 <__aeabi_dmul>
 80121fa:	a37b      	add	r3, pc, #492	; (adr r3, 80123e8 <__ieee754_asin+0x318>)
 80121fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012200:	4680      	mov	r8, r0
 8012202:	4689      	mov	r9, r1
 8012204:	4620      	mov	r0, r4
 8012206:	4629      	mov	r1, r5
 8012208:	f7ee f9ba 	bl	8000580 <__aeabi_dmul>
 801220c:	a378      	add	r3, pc, #480	; (adr r3, 80123f0 <__ieee754_asin+0x320>)
 801220e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012212:	f7ee f801 	bl	8000218 <__aeabi_dsub>
 8012216:	4622      	mov	r2, r4
 8012218:	462b      	mov	r3, r5
 801221a:	f7ee f9b1 	bl	8000580 <__aeabi_dmul>
 801221e:	a376      	add	r3, pc, #472	; (adr r3, 80123f8 <__ieee754_asin+0x328>)
 8012220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012224:	f7ed fffa 	bl	800021c <__adddf3>
 8012228:	4622      	mov	r2, r4
 801222a:	462b      	mov	r3, r5
 801222c:	f7ee f9a8 	bl	8000580 <__aeabi_dmul>
 8012230:	a373      	add	r3, pc, #460	; (adr r3, 8012400 <__ieee754_asin+0x330>)
 8012232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012236:	f7ed ffef 	bl	8000218 <__aeabi_dsub>
 801223a:	4622      	mov	r2, r4
 801223c:	462b      	mov	r3, r5
 801223e:	f7ee f99f 	bl	8000580 <__aeabi_dmul>
 8012242:	2200      	movs	r2, #0
 8012244:	4b72      	ldr	r3, [pc, #456]	; (8012410 <__ieee754_asin+0x340>)
 8012246:	f7ed ffe9 	bl	800021c <__adddf3>
 801224a:	ec45 4b10 	vmov	d0, r4, r5
 801224e:	460b      	mov	r3, r1
 8012250:	4602      	mov	r2, r0
 8012252:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012256:	f000 fcad 	bl	8012bb4 <__ieee754_sqrt>
 801225a:	496f      	ldr	r1, [pc, #444]	; (8012418 <__ieee754_asin+0x348>)
 801225c:	458b      	cmp	fp, r1
 801225e:	ec57 6b10 	vmov	r6, r7, d0
 8012262:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012266:	f340 80d9 	ble.w	801241c <__ieee754_asin+0x34c>
 801226a:	4640      	mov	r0, r8
 801226c:	4649      	mov	r1, r9
 801226e:	f7ee fab1 	bl	80007d4 <__aeabi_ddiv>
 8012272:	4632      	mov	r2, r6
 8012274:	463b      	mov	r3, r7
 8012276:	f7ee f983 	bl	8000580 <__aeabi_dmul>
 801227a:	4632      	mov	r2, r6
 801227c:	463b      	mov	r3, r7
 801227e:	f7ed ffcd 	bl	800021c <__adddf3>
 8012282:	4602      	mov	r2, r0
 8012284:	460b      	mov	r3, r1
 8012286:	f7ed ffc9 	bl	800021c <__adddf3>
 801228a:	a347      	add	r3, pc, #284	; (adr r3, 80123a8 <__ieee754_asin+0x2d8>)
 801228c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012290:	f7ed ffc2 	bl	8000218 <__aeabi_dsub>
 8012294:	4602      	mov	r2, r0
 8012296:	460b      	mov	r3, r1
 8012298:	a141      	add	r1, pc, #260	; (adr r1, 80123a0 <__ieee754_asin+0x2d0>)
 801229a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801229e:	f7ed ffbb 	bl	8000218 <__aeabi_dsub>
 80122a2:	9b01      	ldr	r3, [sp, #4]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	bfdc      	itt	le
 80122a8:	4602      	movle	r2, r0
 80122aa:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80122ae:	4604      	mov	r4, r0
 80122b0:	460d      	mov	r5, r1
 80122b2:	bfdc      	itt	le
 80122b4:	4614      	movle	r4, r2
 80122b6:	461d      	movle	r5, r3
 80122b8:	e743      	b.n	8012142 <__ieee754_asin+0x72>
 80122ba:	ee10 2a10 	vmov	r2, s0
 80122be:	ee10 0a10 	vmov	r0, s0
 80122c2:	462b      	mov	r3, r5
 80122c4:	4629      	mov	r1, r5
 80122c6:	f7ee f95b 	bl	8000580 <__aeabi_dmul>
 80122ca:	a33b      	add	r3, pc, #236	; (adr r3, 80123b8 <__ieee754_asin+0x2e8>)
 80122cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122d0:	4606      	mov	r6, r0
 80122d2:	460f      	mov	r7, r1
 80122d4:	f7ee f954 	bl	8000580 <__aeabi_dmul>
 80122d8:	a339      	add	r3, pc, #228	; (adr r3, 80123c0 <__ieee754_asin+0x2f0>)
 80122da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122de:	f7ed ff9d 	bl	800021c <__adddf3>
 80122e2:	4632      	mov	r2, r6
 80122e4:	463b      	mov	r3, r7
 80122e6:	f7ee f94b 	bl	8000580 <__aeabi_dmul>
 80122ea:	a337      	add	r3, pc, #220	; (adr r3, 80123c8 <__ieee754_asin+0x2f8>)
 80122ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122f0:	f7ed ff92 	bl	8000218 <__aeabi_dsub>
 80122f4:	4632      	mov	r2, r6
 80122f6:	463b      	mov	r3, r7
 80122f8:	f7ee f942 	bl	8000580 <__aeabi_dmul>
 80122fc:	a334      	add	r3, pc, #208	; (adr r3, 80123d0 <__ieee754_asin+0x300>)
 80122fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012302:	f7ed ff8b 	bl	800021c <__adddf3>
 8012306:	4632      	mov	r2, r6
 8012308:	463b      	mov	r3, r7
 801230a:	f7ee f939 	bl	8000580 <__aeabi_dmul>
 801230e:	a332      	add	r3, pc, #200	; (adr r3, 80123d8 <__ieee754_asin+0x308>)
 8012310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012314:	f7ed ff80 	bl	8000218 <__aeabi_dsub>
 8012318:	4632      	mov	r2, r6
 801231a:	463b      	mov	r3, r7
 801231c:	f7ee f930 	bl	8000580 <__aeabi_dmul>
 8012320:	a32f      	add	r3, pc, #188	; (adr r3, 80123e0 <__ieee754_asin+0x310>)
 8012322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012326:	f7ed ff79 	bl	800021c <__adddf3>
 801232a:	4632      	mov	r2, r6
 801232c:	463b      	mov	r3, r7
 801232e:	f7ee f927 	bl	8000580 <__aeabi_dmul>
 8012332:	a32d      	add	r3, pc, #180	; (adr r3, 80123e8 <__ieee754_asin+0x318>)
 8012334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012338:	4680      	mov	r8, r0
 801233a:	4689      	mov	r9, r1
 801233c:	4630      	mov	r0, r6
 801233e:	4639      	mov	r1, r7
 8012340:	f7ee f91e 	bl	8000580 <__aeabi_dmul>
 8012344:	a32a      	add	r3, pc, #168	; (adr r3, 80123f0 <__ieee754_asin+0x320>)
 8012346:	e9d3 2300 	ldrd	r2, r3, [r3]
 801234a:	f7ed ff65 	bl	8000218 <__aeabi_dsub>
 801234e:	4632      	mov	r2, r6
 8012350:	463b      	mov	r3, r7
 8012352:	f7ee f915 	bl	8000580 <__aeabi_dmul>
 8012356:	a328      	add	r3, pc, #160	; (adr r3, 80123f8 <__ieee754_asin+0x328>)
 8012358:	e9d3 2300 	ldrd	r2, r3, [r3]
 801235c:	f7ed ff5e 	bl	800021c <__adddf3>
 8012360:	4632      	mov	r2, r6
 8012362:	463b      	mov	r3, r7
 8012364:	f7ee f90c 	bl	8000580 <__aeabi_dmul>
 8012368:	a325      	add	r3, pc, #148	; (adr r3, 8012400 <__ieee754_asin+0x330>)
 801236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801236e:	f7ed ff53 	bl	8000218 <__aeabi_dsub>
 8012372:	4632      	mov	r2, r6
 8012374:	463b      	mov	r3, r7
 8012376:	f7ee f903 	bl	8000580 <__aeabi_dmul>
 801237a:	2200      	movs	r2, #0
 801237c:	4b24      	ldr	r3, [pc, #144]	; (8012410 <__ieee754_asin+0x340>)
 801237e:	f7ed ff4d 	bl	800021c <__adddf3>
 8012382:	4602      	mov	r2, r0
 8012384:	460b      	mov	r3, r1
 8012386:	4640      	mov	r0, r8
 8012388:	4649      	mov	r1, r9
 801238a:	f7ee fa23 	bl	80007d4 <__aeabi_ddiv>
 801238e:	4622      	mov	r2, r4
 8012390:	462b      	mov	r3, r5
 8012392:	f7ee f8f5 	bl	8000580 <__aeabi_dmul>
 8012396:	4602      	mov	r2, r0
 8012398:	460b      	mov	r3, r1
 801239a:	4620      	mov	r0, r4
 801239c:	4629      	mov	r1, r5
 801239e:	e6c0      	b.n	8012122 <__ieee754_asin+0x52>
 80123a0:	54442d18 	.word	0x54442d18
 80123a4:	3ff921fb 	.word	0x3ff921fb
 80123a8:	33145c07 	.word	0x33145c07
 80123ac:	3c91a626 	.word	0x3c91a626
 80123b0:	8800759c 	.word	0x8800759c
 80123b4:	7e37e43c 	.word	0x7e37e43c
 80123b8:	0dfdf709 	.word	0x0dfdf709
 80123bc:	3f023de1 	.word	0x3f023de1
 80123c0:	7501b288 	.word	0x7501b288
 80123c4:	3f49efe0 	.word	0x3f49efe0
 80123c8:	b5688f3b 	.word	0xb5688f3b
 80123cc:	3fa48228 	.word	0x3fa48228
 80123d0:	0e884455 	.word	0x0e884455
 80123d4:	3fc9c155 	.word	0x3fc9c155
 80123d8:	03eb6f7d 	.word	0x03eb6f7d
 80123dc:	3fd4d612 	.word	0x3fd4d612
 80123e0:	55555555 	.word	0x55555555
 80123e4:	3fc55555 	.word	0x3fc55555
 80123e8:	b12e9282 	.word	0xb12e9282
 80123ec:	3fb3b8c5 	.word	0x3fb3b8c5
 80123f0:	1b8d0159 	.word	0x1b8d0159
 80123f4:	3fe6066c 	.word	0x3fe6066c
 80123f8:	9c598ac8 	.word	0x9c598ac8
 80123fc:	40002ae5 	.word	0x40002ae5
 8012400:	1c8a2d4b 	.word	0x1c8a2d4b
 8012404:	40033a27 	.word	0x40033a27
 8012408:	3fefffff 	.word	0x3fefffff
 801240c:	3fdfffff 	.word	0x3fdfffff
 8012410:	3ff00000 	.word	0x3ff00000
 8012414:	3fe00000 	.word	0x3fe00000
 8012418:	3fef3332 	.word	0x3fef3332
 801241c:	4640      	mov	r0, r8
 801241e:	4649      	mov	r1, r9
 8012420:	f7ee f9d8 	bl	80007d4 <__aeabi_ddiv>
 8012424:	4632      	mov	r2, r6
 8012426:	4680      	mov	r8, r0
 8012428:	4689      	mov	r9, r1
 801242a:	463b      	mov	r3, r7
 801242c:	4630      	mov	r0, r6
 801242e:	4639      	mov	r1, r7
 8012430:	f7ed fef4 	bl	800021c <__adddf3>
 8012434:	4602      	mov	r2, r0
 8012436:	460b      	mov	r3, r1
 8012438:	4640      	mov	r0, r8
 801243a:	4649      	mov	r1, r9
 801243c:	f7ee f8a0 	bl	8000580 <__aeabi_dmul>
 8012440:	f04f 0a00 	mov.w	sl, #0
 8012444:	4680      	mov	r8, r0
 8012446:	4689      	mov	r9, r1
 8012448:	4652      	mov	r2, sl
 801244a:	463b      	mov	r3, r7
 801244c:	4650      	mov	r0, sl
 801244e:	4639      	mov	r1, r7
 8012450:	f7ee f896 	bl	8000580 <__aeabi_dmul>
 8012454:	4602      	mov	r2, r0
 8012456:	460b      	mov	r3, r1
 8012458:	4620      	mov	r0, r4
 801245a:	4629      	mov	r1, r5
 801245c:	f7ed fedc 	bl	8000218 <__aeabi_dsub>
 8012460:	4652      	mov	r2, sl
 8012462:	4604      	mov	r4, r0
 8012464:	460d      	mov	r5, r1
 8012466:	463b      	mov	r3, r7
 8012468:	4630      	mov	r0, r6
 801246a:	4639      	mov	r1, r7
 801246c:	f7ed fed6 	bl	800021c <__adddf3>
 8012470:	4602      	mov	r2, r0
 8012472:	460b      	mov	r3, r1
 8012474:	4620      	mov	r0, r4
 8012476:	4629      	mov	r1, r5
 8012478:	f7ee f9ac 	bl	80007d4 <__aeabi_ddiv>
 801247c:	4602      	mov	r2, r0
 801247e:	460b      	mov	r3, r1
 8012480:	f7ed fecc 	bl	800021c <__adddf3>
 8012484:	4602      	mov	r2, r0
 8012486:	460b      	mov	r3, r1
 8012488:	a113      	add	r1, pc, #76	; (adr r1, 80124d8 <__ieee754_asin+0x408>)
 801248a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801248e:	f7ed fec3 	bl	8000218 <__aeabi_dsub>
 8012492:	4602      	mov	r2, r0
 8012494:	460b      	mov	r3, r1
 8012496:	4640      	mov	r0, r8
 8012498:	4649      	mov	r1, r9
 801249a:	f7ed febd 	bl	8000218 <__aeabi_dsub>
 801249e:	4652      	mov	r2, sl
 80124a0:	4604      	mov	r4, r0
 80124a2:	460d      	mov	r5, r1
 80124a4:	463b      	mov	r3, r7
 80124a6:	4650      	mov	r0, sl
 80124a8:	4639      	mov	r1, r7
 80124aa:	f7ed feb7 	bl	800021c <__adddf3>
 80124ae:	4602      	mov	r2, r0
 80124b0:	460b      	mov	r3, r1
 80124b2:	a10b      	add	r1, pc, #44	; (adr r1, 80124e0 <__ieee754_asin+0x410>)
 80124b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124b8:	f7ed feae 	bl	8000218 <__aeabi_dsub>
 80124bc:	4602      	mov	r2, r0
 80124be:	460b      	mov	r3, r1
 80124c0:	4620      	mov	r0, r4
 80124c2:	4629      	mov	r1, r5
 80124c4:	f7ed fea8 	bl	8000218 <__aeabi_dsub>
 80124c8:	4602      	mov	r2, r0
 80124ca:	460b      	mov	r3, r1
 80124cc:	a104      	add	r1, pc, #16	; (adr r1, 80124e0 <__ieee754_asin+0x410>)
 80124ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124d2:	e6e4      	b.n	801229e <__ieee754_asin+0x1ce>
 80124d4:	f3af 8000 	nop.w
 80124d8:	33145c07 	.word	0x33145c07
 80124dc:	3c91a626 	.word	0x3c91a626
 80124e0:	54442d18 	.word	0x54442d18
 80124e4:	3fe921fb 	.word	0x3fe921fb

080124e8 <__ieee754_exp>:
 80124e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124ec:	ec55 4b10 	vmov	r4, r5, d0
 80124f0:	4aad      	ldr	r2, [pc, #692]	; (80127a8 <__ieee754_exp+0x2c0>)
 80124f2:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80124f6:	4297      	cmp	r7, r2
 80124f8:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80124fc:	f240 80af 	bls.w	801265e <__ieee754_exp+0x176>
 8012500:	4aaa      	ldr	r2, [pc, #680]	; (80127ac <__ieee754_exp+0x2c4>)
 8012502:	4297      	cmp	r7, r2
 8012504:	d915      	bls.n	8012532 <__ieee754_exp+0x4a>
 8012506:	f3c5 0313 	ubfx	r3, r5, #0, #20
 801250a:	4323      	orrs	r3, r4
 801250c:	d009      	beq.n	8012522 <__ieee754_exp+0x3a>
 801250e:	ee10 2a10 	vmov	r2, s0
 8012512:	462b      	mov	r3, r5
 8012514:	4620      	mov	r0, r4
 8012516:	4629      	mov	r1, r5
 8012518:	f7ed fe80 	bl	800021c <__adddf3>
 801251c:	4604      	mov	r4, r0
 801251e:	460d      	mov	r5, r1
 8012520:	e002      	b.n	8012528 <__ieee754_exp+0x40>
 8012522:	b10e      	cbz	r6, 8012528 <__ieee754_exp+0x40>
 8012524:	2400      	movs	r4, #0
 8012526:	2500      	movs	r5, #0
 8012528:	ec45 4b10 	vmov	d0, r4, r5
 801252c:	b003      	add	sp, #12
 801252e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012532:	a387      	add	r3, pc, #540	; (adr r3, 8012750 <__ieee754_exp+0x268>)
 8012534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012538:	ee10 0a10 	vmov	r0, s0
 801253c:	4629      	mov	r1, r5
 801253e:	f7ee faaf 	bl	8000aa0 <__aeabi_dcmpgt>
 8012542:	b138      	cbz	r0, 8012554 <__ieee754_exp+0x6c>
 8012544:	a384      	add	r3, pc, #528	; (adr r3, 8012758 <__ieee754_exp+0x270>)
 8012546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801254a:	4610      	mov	r0, r2
 801254c:	4619      	mov	r1, r3
 801254e:	f7ee f817 	bl	8000580 <__aeabi_dmul>
 8012552:	e7e3      	b.n	801251c <__ieee754_exp+0x34>
 8012554:	a382      	add	r3, pc, #520	; (adr r3, 8012760 <__ieee754_exp+0x278>)
 8012556:	e9d3 2300 	ldrd	r2, r3, [r3]
 801255a:	4620      	mov	r0, r4
 801255c:	4629      	mov	r1, r5
 801255e:	f7ee fa81 	bl	8000a64 <__aeabi_dcmplt>
 8012562:	2800      	cmp	r0, #0
 8012564:	d1de      	bne.n	8012524 <__ieee754_exp+0x3c>
 8012566:	4b92      	ldr	r3, [pc, #584]	; (80127b0 <__ieee754_exp+0x2c8>)
 8012568:	429f      	cmp	r7, r3
 801256a:	ea4f 07c6 	mov.w	r7, r6, lsl #3
 801256e:	f200 808e 	bhi.w	801268e <__ieee754_exp+0x1a6>
 8012572:	4b90      	ldr	r3, [pc, #576]	; (80127b4 <__ieee754_exp+0x2cc>)
 8012574:	443b      	add	r3, r7
 8012576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801257a:	4620      	mov	r0, r4
 801257c:	4629      	mov	r1, r5
 801257e:	f7ed fe4b 	bl	8000218 <__aeabi_dsub>
 8012582:	4b8d      	ldr	r3, [pc, #564]	; (80127b8 <__ieee754_exp+0x2d0>)
 8012584:	441f      	add	r7, r3
 8012586:	ed97 7b00 	vldr	d7, [r7]
 801258a:	ed8d 7b00 	vstr	d7, [sp]
 801258e:	4682      	mov	sl, r0
 8012590:	f1c6 0001 	rsb	r0, r6, #1
 8012594:	468b      	mov	fp, r1
 8012596:	1b86      	subs	r6, r0, r6
 8012598:	e9dd 2300 	ldrd	r2, r3, [sp]
 801259c:	4650      	mov	r0, sl
 801259e:	4659      	mov	r1, fp
 80125a0:	f7ed fe3a 	bl	8000218 <__aeabi_dsub>
 80125a4:	4604      	mov	r4, r0
 80125a6:	460d      	mov	r5, r1
 80125a8:	4622      	mov	r2, r4
 80125aa:	462b      	mov	r3, r5
 80125ac:	4620      	mov	r0, r4
 80125ae:	4629      	mov	r1, r5
 80125b0:	f7ed ffe6 	bl	8000580 <__aeabi_dmul>
 80125b4:	a36c      	add	r3, pc, #432	; (adr r3, 8012768 <__ieee754_exp+0x280>)
 80125b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ba:	4680      	mov	r8, r0
 80125bc:	4689      	mov	r9, r1
 80125be:	f7ed ffdf 	bl	8000580 <__aeabi_dmul>
 80125c2:	a36b      	add	r3, pc, #428	; (adr r3, 8012770 <__ieee754_exp+0x288>)
 80125c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125c8:	f7ed fe26 	bl	8000218 <__aeabi_dsub>
 80125cc:	4642      	mov	r2, r8
 80125ce:	464b      	mov	r3, r9
 80125d0:	f7ed ffd6 	bl	8000580 <__aeabi_dmul>
 80125d4:	a368      	add	r3, pc, #416	; (adr r3, 8012778 <__ieee754_exp+0x290>)
 80125d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125da:	f7ed fe1f 	bl	800021c <__adddf3>
 80125de:	4642      	mov	r2, r8
 80125e0:	464b      	mov	r3, r9
 80125e2:	f7ed ffcd 	bl	8000580 <__aeabi_dmul>
 80125e6:	a366      	add	r3, pc, #408	; (adr r3, 8012780 <__ieee754_exp+0x298>)
 80125e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ec:	f7ed fe14 	bl	8000218 <__aeabi_dsub>
 80125f0:	4642      	mov	r2, r8
 80125f2:	464b      	mov	r3, r9
 80125f4:	f7ed ffc4 	bl	8000580 <__aeabi_dmul>
 80125f8:	a363      	add	r3, pc, #396	; (adr r3, 8012788 <__ieee754_exp+0x2a0>)
 80125fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125fe:	f7ed fe0d 	bl	800021c <__adddf3>
 8012602:	4642      	mov	r2, r8
 8012604:	464b      	mov	r3, r9
 8012606:	f7ed ffbb 	bl	8000580 <__aeabi_dmul>
 801260a:	4602      	mov	r2, r0
 801260c:	460b      	mov	r3, r1
 801260e:	4620      	mov	r0, r4
 8012610:	4629      	mov	r1, r5
 8012612:	f7ed fe01 	bl	8000218 <__aeabi_dsub>
 8012616:	4680      	mov	r8, r0
 8012618:	4689      	mov	r9, r1
 801261a:	4602      	mov	r2, r0
 801261c:	460b      	mov	r3, r1
 801261e:	4620      	mov	r0, r4
 8012620:	4629      	mov	r1, r5
 8012622:	2e00      	cmp	r6, #0
 8012624:	d162      	bne.n	80126ec <__ieee754_exp+0x204>
 8012626:	f7ed ffab 	bl	8000580 <__aeabi_dmul>
 801262a:	2200      	movs	r2, #0
 801262c:	4606      	mov	r6, r0
 801262e:	460f      	mov	r7, r1
 8012630:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012634:	4640      	mov	r0, r8
 8012636:	4649      	mov	r1, r9
 8012638:	f7ed fdee 	bl	8000218 <__aeabi_dsub>
 801263c:	4602      	mov	r2, r0
 801263e:	460b      	mov	r3, r1
 8012640:	4630      	mov	r0, r6
 8012642:	4639      	mov	r1, r7
 8012644:	f7ee f8c6 	bl	80007d4 <__aeabi_ddiv>
 8012648:	4622      	mov	r2, r4
 801264a:	462b      	mov	r3, r5
 801264c:	f7ed fde4 	bl	8000218 <__aeabi_dsub>
 8012650:	4602      	mov	r2, r0
 8012652:	460b      	mov	r3, r1
 8012654:	2000      	movs	r0, #0
 8012656:	4959      	ldr	r1, [pc, #356]	; (80127bc <__ieee754_exp+0x2d4>)
 8012658:	f7ed fdde 	bl	8000218 <__aeabi_dsub>
 801265c:	e75e      	b.n	801251c <__ieee754_exp+0x34>
 801265e:	4b58      	ldr	r3, [pc, #352]	; (80127c0 <__ieee754_exp+0x2d8>)
 8012660:	429f      	cmp	r7, r3
 8012662:	d880      	bhi.n	8012566 <__ieee754_exp+0x7e>
 8012664:	4b57      	ldr	r3, [pc, #348]	; (80127c4 <__ieee754_exp+0x2dc>)
 8012666:	429f      	cmp	r7, r3
 8012668:	d83c      	bhi.n	80126e4 <__ieee754_exp+0x1fc>
 801266a:	a33b      	add	r3, pc, #236	; (adr r3, 8012758 <__ieee754_exp+0x270>)
 801266c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012670:	ee10 0a10 	vmov	r0, s0
 8012674:	4629      	mov	r1, r5
 8012676:	f7ed fdd1 	bl	800021c <__adddf3>
 801267a:	2200      	movs	r2, #0
 801267c:	4b4f      	ldr	r3, [pc, #316]	; (80127bc <__ieee754_exp+0x2d4>)
 801267e:	f7ee fa0f 	bl	8000aa0 <__aeabi_dcmpgt>
 8012682:	b388      	cbz	r0, 80126e8 <__ieee754_exp+0x200>
 8012684:	2200      	movs	r2, #0
 8012686:	4b4d      	ldr	r3, [pc, #308]	; (80127bc <__ieee754_exp+0x2d4>)
 8012688:	4620      	mov	r0, r4
 801268a:	4629      	mov	r1, r5
 801268c:	e744      	b.n	8012518 <__ieee754_exp+0x30>
 801268e:	4e4e      	ldr	r6, [pc, #312]	; (80127c8 <__ieee754_exp+0x2e0>)
 8012690:	a33f      	add	r3, pc, #252	; (adr r3, 8012790 <__ieee754_exp+0x2a8>)
 8012692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012696:	443e      	add	r6, r7
 8012698:	4620      	mov	r0, r4
 801269a:	4629      	mov	r1, r5
 801269c:	f7ed ff70 	bl	8000580 <__aeabi_dmul>
 80126a0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80126a4:	f7ed fdba 	bl	800021c <__adddf3>
 80126a8:	f7ee fa1a 	bl	8000ae0 <__aeabi_d2iz>
 80126ac:	4606      	mov	r6, r0
 80126ae:	f7ed ff01 	bl	80004b4 <__aeabi_i2d>
 80126b2:	a339      	add	r3, pc, #228	; (adr r3, 8012798 <__ieee754_exp+0x2b0>)
 80126b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b8:	4680      	mov	r8, r0
 80126ba:	4689      	mov	r9, r1
 80126bc:	f7ed ff60 	bl	8000580 <__aeabi_dmul>
 80126c0:	4602      	mov	r2, r0
 80126c2:	460b      	mov	r3, r1
 80126c4:	4620      	mov	r0, r4
 80126c6:	4629      	mov	r1, r5
 80126c8:	f7ed fda6 	bl	8000218 <__aeabi_dsub>
 80126cc:	a334      	add	r3, pc, #208	; (adr r3, 80127a0 <__ieee754_exp+0x2b8>)
 80126ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126d2:	4682      	mov	sl, r0
 80126d4:	468b      	mov	fp, r1
 80126d6:	4640      	mov	r0, r8
 80126d8:	4649      	mov	r1, r9
 80126da:	f7ed ff51 	bl	8000580 <__aeabi_dmul>
 80126de:	e9cd 0100 	strd	r0, r1, [sp]
 80126e2:	e759      	b.n	8012598 <__ieee754_exp+0xb0>
 80126e4:	2600      	movs	r6, #0
 80126e6:	e75f      	b.n	80125a8 <__ieee754_exp+0xc0>
 80126e8:	4606      	mov	r6, r0
 80126ea:	e75d      	b.n	80125a8 <__ieee754_exp+0xc0>
 80126ec:	f7ed ff48 	bl	8000580 <__aeabi_dmul>
 80126f0:	4642      	mov	r2, r8
 80126f2:	4604      	mov	r4, r0
 80126f4:	460d      	mov	r5, r1
 80126f6:	464b      	mov	r3, r9
 80126f8:	2000      	movs	r0, #0
 80126fa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80126fe:	f7ed fd8b 	bl	8000218 <__aeabi_dsub>
 8012702:	4602      	mov	r2, r0
 8012704:	460b      	mov	r3, r1
 8012706:	4620      	mov	r0, r4
 8012708:	4629      	mov	r1, r5
 801270a:	f7ee f863 	bl	80007d4 <__aeabi_ddiv>
 801270e:	4602      	mov	r2, r0
 8012710:	460b      	mov	r3, r1
 8012712:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012716:	f7ed fd7f 	bl	8000218 <__aeabi_dsub>
 801271a:	4652      	mov	r2, sl
 801271c:	465b      	mov	r3, fp
 801271e:	f7ed fd7b 	bl	8000218 <__aeabi_dsub>
 8012722:	460b      	mov	r3, r1
 8012724:	4602      	mov	r2, r0
 8012726:	4925      	ldr	r1, [pc, #148]	; (80127bc <__ieee754_exp+0x2d4>)
 8012728:	2000      	movs	r0, #0
 801272a:	f7ed fd75 	bl	8000218 <__aeabi_dsub>
 801272e:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
 8012732:	429e      	cmp	r6, r3
 8012734:	db02      	blt.n	801273c <__ieee754_exp+0x254>
 8012736:	eb01 5106 	add.w	r1, r1, r6, lsl #20
 801273a:	e6ef      	b.n	801251c <__ieee754_exp+0x34>
 801273c:	f506 767a 	add.w	r6, r6, #1000	; 0x3e8
 8012740:	eb01 5106 	add.w	r1, r1, r6, lsl #20
 8012744:	2200      	movs	r2, #0
 8012746:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 801274a:	e700      	b.n	801254e <__ieee754_exp+0x66>
 801274c:	f3af 8000 	nop.w
 8012750:	fefa39ef 	.word	0xfefa39ef
 8012754:	40862e42 	.word	0x40862e42
 8012758:	8800759c 	.word	0x8800759c
 801275c:	7e37e43c 	.word	0x7e37e43c
 8012760:	d52d3051 	.word	0xd52d3051
 8012764:	c0874910 	.word	0xc0874910
 8012768:	72bea4d0 	.word	0x72bea4d0
 801276c:	3e663769 	.word	0x3e663769
 8012770:	c5d26bf1 	.word	0xc5d26bf1
 8012774:	3ebbbd41 	.word	0x3ebbbd41
 8012778:	af25de2c 	.word	0xaf25de2c
 801277c:	3f11566a 	.word	0x3f11566a
 8012780:	16bebd93 	.word	0x16bebd93
 8012784:	3f66c16c 	.word	0x3f66c16c
 8012788:	5555553e 	.word	0x5555553e
 801278c:	3fc55555 	.word	0x3fc55555
 8012790:	652b82fe 	.word	0x652b82fe
 8012794:	3ff71547 	.word	0x3ff71547
 8012798:	fee00000 	.word	0xfee00000
 801279c:	3fe62e42 	.word	0x3fe62e42
 80127a0:	35793c76 	.word	0x35793c76
 80127a4:	3dea39ef 	.word	0x3dea39ef
 80127a8:	40862e41 	.word	0x40862e41
 80127ac:	7fefffff 	.word	0x7fefffff
 80127b0:	3ff0a2b1 	.word	0x3ff0a2b1
 80127b4:	08013e10 	.word	0x08013e10
 80127b8:	08013e20 	.word	0x08013e20
 80127bc:	3ff00000 	.word	0x3ff00000
 80127c0:	3fd62e42 	.word	0x3fd62e42
 80127c4:	3e2fffff 	.word	0x3e2fffff
 80127c8:	08013e00 	.word	0x08013e00
 80127cc:	00000000 	.word	0x00000000

080127d0 <__ieee754_rem_pio2>:
 80127d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127d4:	ec57 6b10 	vmov	r6, r7, d0
 80127d8:	4bc3      	ldr	r3, [pc, #780]	; (8012ae8 <__ieee754_rem_pio2+0x318>)
 80127da:	b08d      	sub	sp, #52	; 0x34
 80127dc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80127e0:	4598      	cmp	r8, r3
 80127e2:	4604      	mov	r4, r0
 80127e4:	9704      	str	r7, [sp, #16]
 80127e6:	dc07      	bgt.n	80127f8 <__ieee754_rem_pio2+0x28>
 80127e8:	2200      	movs	r2, #0
 80127ea:	2300      	movs	r3, #0
 80127ec:	ed84 0b00 	vstr	d0, [r4]
 80127f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80127f4:	2500      	movs	r5, #0
 80127f6:	e027      	b.n	8012848 <__ieee754_rem_pio2+0x78>
 80127f8:	4bbc      	ldr	r3, [pc, #752]	; (8012aec <__ieee754_rem_pio2+0x31c>)
 80127fa:	4598      	cmp	r8, r3
 80127fc:	dc75      	bgt.n	80128ea <__ieee754_rem_pio2+0x11a>
 80127fe:	9b04      	ldr	r3, [sp, #16]
 8012800:	4dbb      	ldr	r5, [pc, #748]	; (8012af0 <__ieee754_rem_pio2+0x320>)
 8012802:	2b00      	cmp	r3, #0
 8012804:	ee10 0a10 	vmov	r0, s0
 8012808:	a3a9      	add	r3, pc, #676	; (adr r3, 8012ab0 <__ieee754_rem_pio2+0x2e0>)
 801280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280e:	4639      	mov	r1, r7
 8012810:	dd36      	ble.n	8012880 <__ieee754_rem_pio2+0xb0>
 8012812:	f7ed fd01 	bl	8000218 <__aeabi_dsub>
 8012816:	45a8      	cmp	r8, r5
 8012818:	4606      	mov	r6, r0
 801281a:	460f      	mov	r7, r1
 801281c:	d018      	beq.n	8012850 <__ieee754_rem_pio2+0x80>
 801281e:	a3a6      	add	r3, pc, #664	; (adr r3, 8012ab8 <__ieee754_rem_pio2+0x2e8>)
 8012820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012824:	f7ed fcf8 	bl	8000218 <__aeabi_dsub>
 8012828:	4602      	mov	r2, r0
 801282a:	460b      	mov	r3, r1
 801282c:	e9c4 2300 	strd	r2, r3, [r4]
 8012830:	4630      	mov	r0, r6
 8012832:	4639      	mov	r1, r7
 8012834:	f7ed fcf0 	bl	8000218 <__aeabi_dsub>
 8012838:	a39f      	add	r3, pc, #636	; (adr r3, 8012ab8 <__ieee754_rem_pio2+0x2e8>)
 801283a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801283e:	f7ed fceb 	bl	8000218 <__aeabi_dsub>
 8012842:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012846:	2501      	movs	r5, #1
 8012848:	4628      	mov	r0, r5
 801284a:	b00d      	add	sp, #52	; 0x34
 801284c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012850:	a39b      	add	r3, pc, #620	; (adr r3, 8012ac0 <__ieee754_rem_pio2+0x2f0>)
 8012852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012856:	f7ed fcdf 	bl	8000218 <__aeabi_dsub>
 801285a:	a39b      	add	r3, pc, #620	; (adr r3, 8012ac8 <__ieee754_rem_pio2+0x2f8>)
 801285c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012860:	4606      	mov	r6, r0
 8012862:	460f      	mov	r7, r1
 8012864:	f7ed fcd8 	bl	8000218 <__aeabi_dsub>
 8012868:	4602      	mov	r2, r0
 801286a:	460b      	mov	r3, r1
 801286c:	e9c4 2300 	strd	r2, r3, [r4]
 8012870:	4630      	mov	r0, r6
 8012872:	4639      	mov	r1, r7
 8012874:	f7ed fcd0 	bl	8000218 <__aeabi_dsub>
 8012878:	a393      	add	r3, pc, #588	; (adr r3, 8012ac8 <__ieee754_rem_pio2+0x2f8>)
 801287a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801287e:	e7de      	b.n	801283e <__ieee754_rem_pio2+0x6e>
 8012880:	f7ed fccc 	bl	800021c <__adddf3>
 8012884:	45a8      	cmp	r8, r5
 8012886:	4606      	mov	r6, r0
 8012888:	460f      	mov	r7, r1
 801288a:	d016      	beq.n	80128ba <__ieee754_rem_pio2+0xea>
 801288c:	a38a      	add	r3, pc, #552	; (adr r3, 8012ab8 <__ieee754_rem_pio2+0x2e8>)
 801288e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012892:	f7ed fcc3 	bl	800021c <__adddf3>
 8012896:	4602      	mov	r2, r0
 8012898:	460b      	mov	r3, r1
 801289a:	e9c4 2300 	strd	r2, r3, [r4]
 801289e:	4630      	mov	r0, r6
 80128a0:	4639      	mov	r1, r7
 80128a2:	f7ed fcb9 	bl	8000218 <__aeabi_dsub>
 80128a6:	a384      	add	r3, pc, #528	; (adr r3, 8012ab8 <__ieee754_rem_pio2+0x2e8>)
 80128a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ac:	f7ed fcb6 	bl	800021c <__adddf3>
 80128b0:	f04f 35ff 	mov.w	r5, #4294967295
 80128b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80128b8:	e7c6      	b.n	8012848 <__ieee754_rem_pio2+0x78>
 80128ba:	a381      	add	r3, pc, #516	; (adr r3, 8012ac0 <__ieee754_rem_pio2+0x2f0>)
 80128bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128c0:	f7ed fcac 	bl	800021c <__adddf3>
 80128c4:	a380      	add	r3, pc, #512	; (adr r3, 8012ac8 <__ieee754_rem_pio2+0x2f8>)
 80128c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ca:	4606      	mov	r6, r0
 80128cc:	460f      	mov	r7, r1
 80128ce:	f7ed fca5 	bl	800021c <__adddf3>
 80128d2:	4602      	mov	r2, r0
 80128d4:	460b      	mov	r3, r1
 80128d6:	e9c4 2300 	strd	r2, r3, [r4]
 80128da:	4630      	mov	r0, r6
 80128dc:	4639      	mov	r1, r7
 80128de:	f7ed fc9b 	bl	8000218 <__aeabi_dsub>
 80128e2:	a379      	add	r3, pc, #484	; (adr r3, 8012ac8 <__ieee754_rem_pio2+0x2f8>)
 80128e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128e8:	e7e0      	b.n	80128ac <__ieee754_rem_pio2+0xdc>
 80128ea:	4b82      	ldr	r3, [pc, #520]	; (8012af4 <__ieee754_rem_pio2+0x324>)
 80128ec:	4598      	cmp	r8, r3
 80128ee:	f300 80d0 	bgt.w	8012a92 <__ieee754_rem_pio2+0x2c2>
 80128f2:	f000 ff03 	bl	80136fc <fabs>
 80128f6:	ec57 6b10 	vmov	r6, r7, d0
 80128fa:	ee10 0a10 	vmov	r0, s0
 80128fe:	a374      	add	r3, pc, #464	; (adr r3, 8012ad0 <__ieee754_rem_pio2+0x300>)
 8012900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012904:	4639      	mov	r1, r7
 8012906:	f7ed fe3b 	bl	8000580 <__aeabi_dmul>
 801290a:	2200      	movs	r2, #0
 801290c:	4b7a      	ldr	r3, [pc, #488]	; (8012af8 <__ieee754_rem_pio2+0x328>)
 801290e:	f7ed fc85 	bl	800021c <__adddf3>
 8012912:	f7ee f8e5 	bl	8000ae0 <__aeabi_d2iz>
 8012916:	4605      	mov	r5, r0
 8012918:	f7ed fdcc 	bl	80004b4 <__aeabi_i2d>
 801291c:	a364      	add	r3, pc, #400	; (adr r3, 8012ab0 <__ieee754_rem_pio2+0x2e0>)
 801291e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012926:	f7ed fe2b 	bl	8000580 <__aeabi_dmul>
 801292a:	4602      	mov	r2, r0
 801292c:	460b      	mov	r3, r1
 801292e:	4630      	mov	r0, r6
 8012930:	4639      	mov	r1, r7
 8012932:	f7ed fc71 	bl	8000218 <__aeabi_dsub>
 8012936:	a360      	add	r3, pc, #384	; (adr r3, 8012ab8 <__ieee754_rem_pio2+0x2e8>)
 8012938:	e9d3 2300 	ldrd	r2, r3, [r3]
 801293c:	4682      	mov	sl, r0
 801293e:	468b      	mov	fp, r1
 8012940:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012944:	f7ed fe1c 	bl	8000580 <__aeabi_dmul>
 8012948:	2d1f      	cmp	r5, #31
 801294a:	4606      	mov	r6, r0
 801294c:	460f      	mov	r7, r1
 801294e:	dc2a      	bgt.n	80129a6 <__ieee754_rem_pio2+0x1d6>
 8012950:	1e6a      	subs	r2, r5, #1
 8012952:	4b6a      	ldr	r3, [pc, #424]	; (8012afc <__ieee754_rem_pio2+0x32c>)
 8012954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012958:	4598      	cmp	r8, r3
 801295a:	d024      	beq.n	80129a6 <__ieee754_rem_pio2+0x1d6>
 801295c:	4632      	mov	r2, r6
 801295e:	463b      	mov	r3, r7
 8012960:	4650      	mov	r0, sl
 8012962:	4659      	mov	r1, fp
 8012964:	f7ed fc58 	bl	8000218 <__aeabi_dsub>
 8012968:	e9c4 0100 	strd	r0, r1, [r4]
 801296c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012970:	4650      	mov	r0, sl
 8012972:	4642      	mov	r2, r8
 8012974:	464b      	mov	r3, r9
 8012976:	4659      	mov	r1, fp
 8012978:	f7ed fc4e 	bl	8000218 <__aeabi_dsub>
 801297c:	463b      	mov	r3, r7
 801297e:	4632      	mov	r2, r6
 8012980:	f7ed fc4a 	bl	8000218 <__aeabi_dsub>
 8012984:	9b04      	ldr	r3, [sp, #16]
 8012986:	2b00      	cmp	r3, #0
 8012988:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801298c:	f6bf af5c 	bge.w	8012848 <__ieee754_rem_pio2+0x78>
 8012990:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012994:	6063      	str	r3, [r4, #4]
 8012996:	f8c4 8000 	str.w	r8, [r4]
 801299a:	60a0      	str	r0, [r4, #8]
 801299c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80129a0:	60e3      	str	r3, [r4, #12]
 80129a2:	426d      	negs	r5, r5
 80129a4:	e750      	b.n	8012848 <__ieee754_rem_pio2+0x78>
 80129a6:	4632      	mov	r2, r6
 80129a8:	463b      	mov	r3, r7
 80129aa:	4650      	mov	r0, sl
 80129ac:	4659      	mov	r1, fp
 80129ae:	f7ed fc33 	bl	8000218 <__aeabi_dsub>
 80129b2:	ea4f 5228 	mov.w	r2, r8, asr #20
 80129b6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80129ba:	1ad3      	subs	r3, r2, r3
 80129bc:	2b10      	cmp	r3, #16
 80129be:	e9c4 0100 	strd	r0, r1, [r4]
 80129c2:	9205      	str	r2, [sp, #20]
 80129c4:	ddd2      	ble.n	801296c <__ieee754_rem_pio2+0x19c>
 80129c6:	a33e      	add	r3, pc, #248	; (adr r3, 8012ac0 <__ieee754_rem_pio2+0x2f0>)
 80129c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129d0:	f7ed fdd6 	bl	8000580 <__aeabi_dmul>
 80129d4:	4606      	mov	r6, r0
 80129d6:	460f      	mov	r7, r1
 80129d8:	4602      	mov	r2, r0
 80129da:	460b      	mov	r3, r1
 80129dc:	4650      	mov	r0, sl
 80129de:	4659      	mov	r1, fp
 80129e0:	f7ed fc1a 	bl	8000218 <__aeabi_dsub>
 80129e4:	4602      	mov	r2, r0
 80129e6:	460b      	mov	r3, r1
 80129e8:	4680      	mov	r8, r0
 80129ea:	4689      	mov	r9, r1
 80129ec:	4650      	mov	r0, sl
 80129ee:	4659      	mov	r1, fp
 80129f0:	f7ed fc12 	bl	8000218 <__aeabi_dsub>
 80129f4:	4632      	mov	r2, r6
 80129f6:	463b      	mov	r3, r7
 80129f8:	f7ed fc0e 	bl	8000218 <__aeabi_dsub>
 80129fc:	a332      	add	r3, pc, #200	; (adr r3, 8012ac8 <__ieee754_rem_pio2+0x2f8>)
 80129fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a02:	4606      	mov	r6, r0
 8012a04:	460f      	mov	r7, r1
 8012a06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012a0a:	f7ed fdb9 	bl	8000580 <__aeabi_dmul>
 8012a0e:	4632      	mov	r2, r6
 8012a10:	463b      	mov	r3, r7
 8012a12:	f7ed fc01 	bl	8000218 <__aeabi_dsub>
 8012a16:	4602      	mov	r2, r0
 8012a18:	460b      	mov	r3, r1
 8012a1a:	4606      	mov	r6, r0
 8012a1c:	460f      	mov	r7, r1
 8012a1e:	4640      	mov	r0, r8
 8012a20:	4649      	mov	r1, r9
 8012a22:	f7ed fbf9 	bl	8000218 <__aeabi_dsub>
 8012a26:	9a05      	ldr	r2, [sp, #20]
 8012a28:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012a2c:	1ad3      	subs	r3, r2, r3
 8012a2e:	2b31      	cmp	r3, #49	; 0x31
 8012a30:	e9c4 0100 	strd	r0, r1, [r4]
 8012a34:	dd2a      	ble.n	8012a8c <__ieee754_rem_pio2+0x2bc>
 8012a36:	a328      	add	r3, pc, #160	; (adr r3, 8012ad8 <__ieee754_rem_pio2+0x308>)
 8012a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012a40:	f7ed fd9e 	bl	8000580 <__aeabi_dmul>
 8012a44:	4606      	mov	r6, r0
 8012a46:	460f      	mov	r7, r1
 8012a48:	4602      	mov	r2, r0
 8012a4a:	460b      	mov	r3, r1
 8012a4c:	4640      	mov	r0, r8
 8012a4e:	4649      	mov	r1, r9
 8012a50:	f7ed fbe2 	bl	8000218 <__aeabi_dsub>
 8012a54:	4602      	mov	r2, r0
 8012a56:	460b      	mov	r3, r1
 8012a58:	4682      	mov	sl, r0
 8012a5a:	468b      	mov	fp, r1
 8012a5c:	4640      	mov	r0, r8
 8012a5e:	4649      	mov	r1, r9
 8012a60:	f7ed fbda 	bl	8000218 <__aeabi_dsub>
 8012a64:	4632      	mov	r2, r6
 8012a66:	463b      	mov	r3, r7
 8012a68:	f7ed fbd6 	bl	8000218 <__aeabi_dsub>
 8012a6c:	a31c      	add	r3, pc, #112	; (adr r3, 8012ae0 <__ieee754_rem_pio2+0x310>)
 8012a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a72:	4606      	mov	r6, r0
 8012a74:	460f      	mov	r7, r1
 8012a76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012a7a:	f7ed fd81 	bl	8000580 <__aeabi_dmul>
 8012a7e:	4632      	mov	r2, r6
 8012a80:	463b      	mov	r3, r7
 8012a82:	f7ed fbc9 	bl	8000218 <__aeabi_dsub>
 8012a86:	4606      	mov	r6, r0
 8012a88:	460f      	mov	r7, r1
 8012a8a:	e767      	b.n	801295c <__ieee754_rem_pio2+0x18c>
 8012a8c:	46c2      	mov	sl, r8
 8012a8e:	46cb      	mov	fp, r9
 8012a90:	e76c      	b.n	801296c <__ieee754_rem_pio2+0x19c>
 8012a92:	4b1b      	ldr	r3, [pc, #108]	; (8012b00 <__ieee754_rem_pio2+0x330>)
 8012a94:	4598      	cmp	r8, r3
 8012a96:	dd35      	ble.n	8012b04 <__ieee754_rem_pio2+0x334>
 8012a98:	ee10 2a10 	vmov	r2, s0
 8012a9c:	463b      	mov	r3, r7
 8012a9e:	4630      	mov	r0, r6
 8012aa0:	4639      	mov	r1, r7
 8012aa2:	f7ed fbb9 	bl	8000218 <__aeabi_dsub>
 8012aa6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012aaa:	e9c4 0100 	strd	r0, r1, [r4]
 8012aae:	e6a1      	b.n	80127f4 <__ieee754_rem_pio2+0x24>
 8012ab0:	54400000 	.word	0x54400000
 8012ab4:	3ff921fb 	.word	0x3ff921fb
 8012ab8:	1a626331 	.word	0x1a626331
 8012abc:	3dd0b461 	.word	0x3dd0b461
 8012ac0:	1a600000 	.word	0x1a600000
 8012ac4:	3dd0b461 	.word	0x3dd0b461
 8012ac8:	2e037073 	.word	0x2e037073
 8012acc:	3ba3198a 	.word	0x3ba3198a
 8012ad0:	6dc9c883 	.word	0x6dc9c883
 8012ad4:	3fe45f30 	.word	0x3fe45f30
 8012ad8:	2e000000 	.word	0x2e000000
 8012adc:	3ba3198a 	.word	0x3ba3198a
 8012ae0:	252049c1 	.word	0x252049c1
 8012ae4:	397b839a 	.word	0x397b839a
 8012ae8:	3fe921fb 	.word	0x3fe921fb
 8012aec:	4002d97b 	.word	0x4002d97b
 8012af0:	3ff921fb 	.word	0x3ff921fb
 8012af4:	413921fb 	.word	0x413921fb
 8012af8:	3fe00000 	.word	0x3fe00000
 8012afc:	08013e30 	.word	0x08013e30
 8012b00:	7fefffff 	.word	0x7fefffff
 8012b04:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012b08:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8012b0c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012b10:	4630      	mov	r0, r6
 8012b12:	460f      	mov	r7, r1
 8012b14:	f7ed ffe4 	bl	8000ae0 <__aeabi_d2iz>
 8012b18:	f7ed fccc 	bl	80004b4 <__aeabi_i2d>
 8012b1c:	4602      	mov	r2, r0
 8012b1e:	460b      	mov	r3, r1
 8012b20:	4630      	mov	r0, r6
 8012b22:	4639      	mov	r1, r7
 8012b24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012b28:	f7ed fb76 	bl	8000218 <__aeabi_dsub>
 8012b2c:	2200      	movs	r2, #0
 8012b2e:	4b1f      	ldr	r3, [pc, #124]	; (8012bac <__ieee754_rem_pio2+0x3dc>)
 8012b30:	f7ed fd26 	bl	8000580 <__aeabi_dmul>
 8012b34:	460f      	mov	r7, r1
 8012b36:	4606      	mov	r6, r0
 8012b38:	f7ed ffd2 	bl	8000ae0 <__aeabi_d2iz>
 8012b3c:	f7ed fcba 	bl	80004b4 <__aeabi_i2d>
 8012b40:	4602      	mov	r2, r0
 8012b42:	460b      	mov	r3, r1
 8012b44:	4630      	mov	r0, r6
 8012b46:	4639      	mov	r1, r7
 8012b48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012b4c:	f7ed fb64 	bl	8000218 <__aeabi_dsub>
 8012b50:	2200      	movs	r2, #0
 8012b52:	4b16      	ldr	r3, [pc, #88]	; (8012bac <__ieee754_rem_pio2+0x3dc>)
 8012b54:	f7ed fd14 	bl	8000580 <__aeabi_dmul>
 8012b58:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012b5c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012b60:	f04f 0803 	mov.w	r8, #3
 8012b64:	2600      	movs	r6, #0
 8012b66:	2700      	movs	r7, #0
 8012b68:	4632      	mov	r2, r6
 8012b6a:	463b      	mov	r3, r7
 8012b6c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012b70:	f108 3aff 	add.w	sl, r8, #4294967295
 8012b74:	f7ed ff6c 	bl	8000a50 <__aeabi_dcmpeq>
 8012b78:	b9b0      	cbnz	r0, 8012ba8 <__ieee754_rem_pio2+0x3d8>
 8012b7a:	4b0d      	ldr	r3, [pc, #52]	; (8012bb0 <__ieee754_rem_pio2+0x3e0>)
 8012b7c:	9301      	str	r3, [sp, #4]
 8012b7e:	2302      	movs	r3, #2
 8012b80:	9300      	str	r3, [sp, #0]
 8012b82:	462a      	mov	r2, r5
 8012b84:	4643      	mov	r3, r8
 8012b86:	4621      	mov	r1, r4
 8012b88:	a806      	add	r0, sp, #24
 8012b8a:	f000 f9ad 	bl	8012ee8 <__kernel_rem_pio2>
 8012b8e:	9b04      	ldr	r3, [sp, #16]
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	4605      	mov	r5, r0
 8012b94:	f6bf ae58 	bge.w	8012848 <__ieee754_rem_pio2+0x78>
 8012b98:	6863      	ldr	r3, [r4, #4]
 8012b9a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012b9e:	6063      	str	r3, [r4, #4]
 8012ba0:	68e3      	ldr	r3, [r4, #12]
 8012ba2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012ba6:	e6fb      	b.n	80129a0 <__ieee754_rem_pio2+0x1d0>
 8012ba8:	46d0      	mov	r8, sl
 8012baa:	e7dd      	b.n	8012b68 <__ieee754_rem_pio2+0x398>
 8012bac:	41700000 	.word	0x41700000
 8012bb0:	08013eb0 	.word	0x08013eb0

08012bb4 <__ieee754_sqrt>:
 8012bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bb8:	ec55 4b10 	vmov	r4, r5, d0
 8012bbc:	4e54      	ldr	r6, [pc, #336]	; (8012d10 <__ieee754_sqrt+0x15c>)
 8012bbe:	43ae      	bics	r6, r5
 8012bc0:	ee10 0a10 	vmov	r0, s0
 8012bc4:	462b      	mov	r3, r5
 8012bc6:	462a      	mov	r2, r5
 8012bc8:	4621      	mov	r1, r4
 8012bca:	d113      	bne.n	8012bf4 <__ieee754_sqrt+0x40>
 8012bcc:	ee10 2a10 	vmov	r2, s0
 8012bd0:	462b      	mov	r3, r5
 8012bd2:	ee10 0a10 	vmov	r0, s0
 8012bd6:	4629      	mov	r1, r5
 8012bd8:	f7ed fcd2 	bl	8000580 <__aeabi_dmul>
 8012bdc:	4602      	mov	r2, r0
 8012bde:	460b      	mov	r3, r1
 8012be0:	4620      	mov	r0, r4
 8012be2:	4629      	mov	r1, r5
 8012be4:	f7ed fb1a 	bl	800021c <__adddf3>
 8012be8:	4604      	mov	r4, r0
 8012bea:	460d      	mov	r5, r1
 8012bec:	ec45 4b10 	vmov	d0, r4, r5
 8012bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012bf4:	2d00      	cmp	r5, #0
 8012bf6:	dc10      	bgt.n	8012c1a <__ieee754_sqrt+0x66>
 8012bf8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012bfc:	4330      	orrs	r0, r6
 8012bfe:	d0f5      	beq.n	8012bec <__ieee754_sqrt+0x38>
 8012c00:	b15d      	cbz	r5, 8012c1a <__ieee754_sqrt+0x66>
 8012c02:	ee10 2a10 	vmov	r2, s0
 8012c06:	462b      	mov	r3, r5
 8012c08:	4620      	mov	r0, r4
 8012c0a:	4629      	mov	r1, r5
 8012c0c:	f7ed fb04 	bl	8000218 <__aeabi_dsub>
 8012c10:	4602      	mov	r2, r0
 8012c12:	460b      	mov	r3, r1
 8012c14:	f7ed fdde 	bl	80007d4 <__aeabi_ddiv>
 8012c18:	e7e6      	b.n	8012be8 <__ieee754_sqrt+0x34>
 8012c1a:	151b      	asrs	r3, r3, #20
 8012c1c:	d10c      	bne.n	8012c38 <__ieee754_sqrt+0x84>
 8012c1e:	2a00      	cmp	r2, #0
 8012c20:	d06d      	beq.n	8012cfe <__ieee754_sqrt+0x14a>
 8012c22:	2000      	movs	r0, #0
 8012c24:	02d6      	lsls	r6, r2, #11
 8012c26:	d56e      	bpl.n	8012d06 <__ieee754_sqrt+0x152>
 8012c28:	1e44      	subs	r4, r0, #1
 8012c2a:	1b1b      	subs	r3, r3, r4
 8012c2c:	f1c0 0420 	rsb	r4, r0, #32
 8012c30:	fa21 f404 	lsr.w	r4, r1, r4
 8012c34:	4322      	orrs	r2, r4
 8012c36:	4081      	lsls	r1, r0
 8012c38:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012c3c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012c40:	07dd      	lsls	r5, r3, #31
 8012c42:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8012c46:	bf42      	ittt	mi
 8012c48:	0052      	lslmi	r2, r2, #1
 8012c4a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8012c4e:	0049      	lslmi	r1, r1, #1
 8012c50:	1058      	asrs	r0, r3, #1
 8012c52:	2500      	movs	r5, #0
 8012c54:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8012c58:	441a      	add	r2, r3
 8012c5a:	0049      	lsls	r1, r1, #1
 8012c5c:	2316      	movs	r3, #22
 8012c5e:	462c      	mov	r4, r5
 8012c60:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012c64:	19a7      	adds	r7, r4, r6
 8012c66:	4297      	cmp	r7, r2
 8012c68:	bfde      	ittt	le
 8012c6a:	1bd2      	suble	r2, r2, r7
 8012c6c:	19bc      	addle	r4, r7, r6
 8012c6e:	19ad      	addle	r5, r5, r6
 8012c70:	0052      	lsls	r2, r2, #1
 8012c72:	3b01      	subs	r3, #1
 8012c74:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8012c78:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012c7c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012c80:	d1f0      	bne.n	8012c64 <__ieee754_sqrt+0xb0>
 8012c82:	f04f 0e20 	mov.w	lr, #32
 8012c86:	469c      	mov	ip, r3
 8012c88:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012c8c:	42a2      	cmp	r2, r4
 8012c8e:	eb06 070c 	add.w	r7, r6, ip
 8012c92:	dc02      	bgt.n	8012c9a <__ieee754_sqrt+0xe6>
 8012c94:	d112      	bne.n	8012cbc <__ieee754_sqrt+0x108>
 8012c96:	428f      	cmp	r7, r1
 8012c98:	d810      	bhi.n	8012cbc <__ieee754_sqrt+0x108>
 8012c9a:	2f00      	cmp	r7, #0
 8012c9c:	eb07 0c06 	add.w	ip, r7, r6
 8012ca0:	da34      	bge.n	8012d0c <__ieee754_sqrt+0x158>
 8012ca2:	f1bc 0f00 	cmp.w	ip, #0
 8012ca6:	db31      	blt.n	8012d0c <__ieee754_sqrt+0x158>
 8012ca8:	f104 0801 	add.w	r8, r4, #1
 8012cac:	1b12      	subs	r2, r2, r4
 8012cae:	428f      	cmp	r7, r1
 8012cb0:	bf88      	it	hi
 8012cb2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8012cb6:	1bc9      	subs	r1, r1, r7
 8012cb8:	4433      	add	r3, r6
 8012cba:	4644      	mov	r4, r8
 8012cbc:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8012cc0:	f1be 0e01 	subs.w	lr, lr, #1
 8012cc4:	443a      	add	r2, r7
 8012cc6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012cca:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012cce:	d1dd      	bne.n	8012c8c <__ieee754_sqrt+0xd8>
 8012cd0:	430a      	orrs	r2, r1
 8012cd2:	d006      	beq.n	8012ce2 <__ieee754_sqrt+0x12e>
 8012cd4:	1c5c      	adds	r4, r3, #1
 8012cd6:	bf13      	iteet	ne
 8012cd8:	3301      	addne	r3, #1
 8012cda:	3501      	addeq	r5, #1
 8012cdc:	4673      	moveq	r3, lr
 8012cde:	f023 0301 	bicne.w	r3, r3, #1
 8012ce2:	106a      	asrs	r2, r5, #1
 8012ce4:	085b      	lsrs	r3, r3, #1
 8012ce6:	07e9      	lsls	r1, r5, #31
 8012ce8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012cec:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8012cf0:	bf48      	it	mi
 8012cf2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012cf6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012cfa:	461c      	mov	r4, r3
 8012cfc:	e776      	b.n	8012bec <__ieee754_sqrt+0x38>
 8012cfe:	0aca      	lsrs	r2, r1, #11
 8012d00:	3b15      	subs	r3, #21
 8012d02:	0549      	lsls	r1, r1, #21
 8012d04:	e78b      	b.n	8012c1e <__ieee754_sqrt+0x6a>
 8012d06:	0052      	lsls	r2, r2, #1
 8012d08:	3001      	adds	r0, #1
 8012d0a:	e78b      	b.n	8012c24 <__ieee754_sqrt+0x70>
 8012d0c:	46a0      	mov	r8, r4
 8012d0e:	e7cd      	b.n	8012cac <__ieee754_sqrt+0xf8>
 8012d10:	7ff00000 	.word	0x7ff00000
 8012d14:	00000000 	.word	0x00000000

08012d18 <__kernel_cos>:
 8012d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d1c:	ec59 8b10 	vmov	r8, r9, d0
 8012d20:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8012d24:	b085      	sub	sp, #20
 8012d26:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8012d2a:	ed8d 1b00 	vstr	d1, [sp]
 8012d2e:	da07      	bge.n	8012d40 <__kernel_cos+0x28>
 8012d30:	ee10 0a10 	vmov	r0, s0
 8012d34:	4649      	mov	r1, r9
 8012d36:	f7ed fed3 	bl	8000ae0 <__aeabi_d2iz>
 8012d3a:	2800      	cmp	r0, #0
 8012d3c:	f000 80aa 	beq.w	8012e94 <__kernel_cos+0x17c>
 8012d40:	4642      	mov	r2, r8
 8012d42:	464b      	mov	r3, r9
 8012d44:	4640      	mov	r0, r8
 8012d46:	4649      	mov	r1, r9
 8012d48:	f7ed fc1a 	bl	8000580 <__aeabi_dmul>
 8012d4c:	a359      	add	r3, pc, #356	; (adr r3, 8012eb4 <__kernel_cos+0x19c>)
 8012d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d52:	4604      	mov	r4, r0
 8012d54:	460d      	mov	r5, r1
 8012d56:	f7ed fc13 	bl	8000580 <__aeabi_dmul>
 8012d5a:	a358      	add	r3, pc, #352	; (adr r3, 8012ebc <__kernel_cos+0x1a4>)
 8012d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d60:	f7ed fa5c 	bl	800021c <__adddf3>
 8012d64:	4622      	mov	r2, r4
 8012d66:	462b      	mov	r3, r5
 8012d68:	f7ed fc0a 	bl	8000580 <__aeabi_dmul>
 8012d6c:	a355      	add	r3, pc, #340	; (adr r3, 8012ec4 <__kernel_cos+0x1ac>)
 8012d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d72:	f7ed fa51 	bl	8000218 <__aeabi_dsub>
 8012d76:	4622      	mov	r2, r4
 8012d78:	462b      	mov	r3, r5
 8012d7a:	f7ed fc01 	bl	8000580 <__aeabi_dmul>
 8012d7e:	a353      	add	r3, pc, #332	; (adr r3, 8012ecc <__kernel_cos+0x1b4>)
 8012d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d84:	f7ed fa4a 	bl	800021c <__adddf3>
 8012d88:	4622      	mov	r2, r4
 8012d8a:	462b      	mov	r3, r5
 8012d8c:	f7ed fbf8 	bl	8000580 <__aeabi_dmul>
 8012d90:	a350      	add	r3, pc, #320	; (adr r3, 8012ed4 <__kernel_cos+0x1bc>)
 8012d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d96:	f7ed fa3f 	bl	8000218 <__aeabi_dsub>
 8012d9a:	4622      	mov	r2, r4
 8012d9c:	462b      	mov	r3, r5
 8012d9e:	f7ed fbef 	bl	8000580 <__aeabi_dmul>
 8012da2:	a34e      	add	r3, pc, #312	; (adr r3, 8012edc <__kernel_cos+0x1c4>)
 8012da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012da8:	f7ed fa38 	bl	800021c <__adddf3>
 8012dac:	462b      	mov	r3, r5
 8012dae:	4622      	mov	r2, r4
 8012db0:	f7ed fbe6 	bl	8000580 <__aeabi_dmul>
 8012db4:	4b3a      	ldr	r3, [pc, #232]	; (8012ea0 <__kernel_cos+0x188>)
 8012db6:	429f      	cmp	r7, r3
 8012db8:	4682      	mov	sl, r0
 8012dba:	468b      	mov	fp, r1
 8012dbc:	dc2c      	bgt.n	8012e18 <__kernel_cos+0x100>
 8012dbe:	2200      	movs	r2, #0
 8012dc0:	4b38      	ldr	r3, [pc, #224]	; (8012ea4 <__kernel_cos+0x18c>)
 8012dc2:	4620      	mov	r0, r4
 8012dc4:	4629      	mov	r1, r5
 8012dc6:	f7ed fbdb 	bl	8000580 <__aeabi_dmul>
 8012dca:	4652      	mov	r2, sl
 8012dcc:	4606      	mov	r6, r0
 8012dce:	460f      	mov	r7, r1
 8012dd0:	465b      	mov	r3, fp
 8012dd2:	4620      	mov	r0, r4
 8012dd4:	4629      	mov	r1, r5
 8012dd6:	f7ed fbd3 	bl	8000580 <__aeabi_dmul>
 8012dda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012dde:	4604      	mov	r4, r0
 8012de0:	460d      	mov	r5, r1
 8012de2:	4640      	mov	r0, r8
 8012de4:	4649      	mov	r1, r9
 8012de6:	f7ed fbcb 	bl	8000580 <__aeabi_dmul>
 8012dea:	4602      	mov	r2, r0
 8012dec:	460b      	mov	r3, r1
 8012dee:	4620      	mov	r0, r4
 8012df0:	4629      	mov	r1, r5
 8012df2:	f7ed fa11 	bl	8000218 <__aeabi_dsub>
 8012df6:	4602      	mov	r2, r0
 8012df8:	460b      	mov	r3, r1
 8012dfa:	4630      	mov	r0, r6
 8012dfc:	4639      	mov	r1, r7
 8012dfe:	f7ed fa0b 	bl	8000218 <__aeabi_dsub>
 8012e02:	460b      	mov	r3, r1
 8012e04:	4928      	ldr	r1, [pc, #160]	; (8012ea8 <__kernel_cos+0x190>)
 8012e06:	4602      	mov	r2, r0
 8012e08:	2000      	movs	r0, #0
 8012e0a:	f7ed fa05 	bl	8000218 <__aeabi_dsub>
 8012e0e:	ec41 0b10 	vmov	d0, r0, r1
 8012e12:	b005      	add	sp, #20
 8012e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e18:	4b24      	ldr	r3, [pc, #144]	; (8012eac <__kernel_cos+0x194>)
 8012e1a:	4923      	ldr	r1, [pc, #140]	; (8012ea8 <__kernel_cos+0x190>)
 8012e1c:	429f      	cmp	r7, r3
 8012e1e:	bfd7      	itett	le
 8012e20:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8012e24:	4f22      	ldrgt	r7, [pc, #136]	; (8012eb0 <__kernel_cos+0x198>)
 8012e26:	2200      	movle	r2, #0
 8012e28:	4616      	movle	r6, r2
 8012e2a:	bfd4      	ite	le
 8012e2c:	461f      	movle	r7, r3
 8012e2e:	2600      	movgt	r6, #0
 8012e30:	4632      	mov	r2, r6
 8012e32:	463b      	mov	r3, r7
 8012e34:	2000      	movs	r0, #0
 8012e36:	f7ed f9ef 	bl	8000218 <__aeabi_dsub>
 8012e3a:	2200      	movs	r2, #0
 8012e3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012e40:	4b18      	ldr	r3, [pc, #96]	; (8012ea4 <__kernel_cos+0x18c>)
 8012e42:	4620      	mov	r0, r4
 8012e44:	4629      	mov	r1, r5
 8012e46:	f7ed fb9b 	bl	8000580 <__aeabi_dmul>
 8012e4a:	4632      	mov	r2, r6
 8012e4c:	463b      	mov	r3, r7
 8012e4e:	f7ed f9e3 	bl	8000218 <__aeabi_dsub>
 8012e52:	4652      	mov	r2, sl
 8012e54:	4606      	mov	r6, r0
 8012e56:	460f      	mov	r7, r1
 8012e58:	465b      	mov	r3, fp
 8012e5a:	4620      	mov	r0, r4
 8012e5c:	4629      	mov	r1, r5
 8012e5e:	f7ed fb8f 	bl	8000580 <__aeabi_dmul>
 8012e62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012e66:	4604      	mov	r4, r0
 8012e68:	460d      	mov	r5, r1
 8012e6a:	4640      	mov	r0, r8
 8012e6c:	4649      	mov	r1, r9
 8012e6e:	f7ed fb87 	bl	8000580 <__aeabi_dmul>
 8012e72:	4602      	mov	r2, r0
 8012e74:	460b      	mov	r3, r1
 8012e76:	4620      	mov	r0, r4
 8012e78:	4629      	mov	r1, r5
 8012e7a:	f7ed f9cd 	bl	8000218 <__aeabi_dsub>
 8012e7e:	4602      	mov	r2, r0
 8012e80:	460b      	mov	r3, r1
 8012e82:	4630      	mov	r0, r6
 8012e84:	4639      	mov	r1, r7
 8012e86:	f7ed f9c7 	bl	8000218 <__aeabi_dsub>
 8012e8a:	4602      	mov	r2, r0
 8012e8c:	460b      	mov	r3, r1
 8012e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e92:	e7ba      	b.n	8012e0a <__kernel_cos+0xf2>
 8012e94:	2000      	movs	r0, #0
 8012e96:	4904      	ldr	r1, [pc, #16]	; (8012ea8 <__kernel_cos+0x190>)
 8012e98:	e7b9      	b.n	8012e0e <__kernel_cos+0xf6>
 8012e9a:	bf00      	nop
 8012e9c:	f3af 8000 	nop.w
 8012ea0:	3fd33332 	.word	0x3fd33332
 8012ea4:	3fe00000 	.word	0x3fe00000
 8012ea8:	3ff00000 	.word	0x3ff00000
 8012eac:	3fe90000 	.word	0x3fe90000
 8012eb0:	3fd20000 	.word	0x3fd20000
 8012eb4:	be8838d4 	.word	0xbe8838d4
 8012eb8:	bda8fae9 	.word	0xbda8fae9
 8012ebc:	bdb4b1c4 	.word	0xbdb4b1c4
 8012ec0:	3e21ee9e 	.word	0x3e21ee9e
 8012ec4:	809c52ad 	.word	0x809c52ad
 8012ec8:	3e927e4f 	.word	0x3e927e4f
 8012ecc:	19cb1590 	.word	0x19cb1590
 8012ed0:	3efa01a0 	.word	0x3efa01a0
 8012ed4:	16c15177 	.word	0x16c15177
 8012ed8:	3f56c16c 	.word	0x3f56c16c
 8012edc:	5555554c 	.word	0x5555554c
 8012ee0:	3fa55555 	.word	0x3fa55555
 8012ee4:	00000000 	.word	0x00000000

08012ee8 <__kernel_rem_pio2>:
 8012ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012eec:	ed2d 8b02 	vpush	{d8}
 8012ef0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8012ef4:	1ed4      	subs	r4, r2, #3
 8012ef6:	9306      	str	r3, [sp, #24]
 8012ef8:	9102      	str	r1, [sp, #8]
 8012efa:	4bc3      	ldr	r3, [pc, #780]	; (8013208 <__kernel_rem_pio2+0x320>)
 8012efc:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8012efe:	9009      	str	r0, [sp, #36]	; 0x24
 8012f00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012f04:	9300      	str	r3, [sp, #0]
 8012f06:	9b06      	ldr	r3, [sp, #24]
 8012f08:	3b01      	subs	r3, #1
 8012f0a:	9304      	str	r3, [sp, #16]
 8012f0c:	2318      	movs	r3, #24
 8012f0e:	fb94 f4f3 	sdiv	r4, r4, r3
 8012f12:	f06f 0317 	mvn.w	r3, #23
 8012f16:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012f1a:	fb04 3303 	mla	r3, r4, r3, r3
 8012f1e:	eb03 0a02 	add.w	sl, r3, r2
 8012f22:	9b00      	ldr	r3, [sp, #0]
 8012f24:	9a04      	ldr	r2, [sp, #16]
 8012f26:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80131f8 <__kernel_rem_pio2+0x310>
 8012f2a:	eb03 0802 	add.w	r8, r3, r2
 8012f2e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8012f30:	1aa7      	subs	r7, r4, r2
 8012f32:	ae20      	add	r6, sp, #128	; 0x80
 8012f34:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012f38:	2500      	movs	r5, #0
 8012f3a:	4545      	cmp	r5, r8
 8012f3c:	dd13      	ble.n	8012f66 <__kernel_rem_pio2+0x7e>
 8012f3e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80131f8 <__kernel_rem_pio2+0x310>
 8012f42:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8012f46:	2600      	movs	r6, #0
 8012f48:	9b00      	ldr	r3, [sp, #0]
 8012f4a:	429e      	cmp	r6, r3
 8012f4c:	dc32      	bgt.n	8012fb4 <__kernel_rem_pio2+0xcc>
 8012f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f50:	9303      	str	r3, [sp, #12]
 8012f52:	9b06      	ldr	r3, [sp, #24]
 8012f54:	199d      	adds	r5, r3, r6
 8012f56:	ab20      	add	r3, sp, #128	; 0x80
 8012f58:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012f5c:	9308      	str	r3, [sp, #32]
 8012f5e:	ec59 8b18 	vmov	r8, r9, d8
 8012f62:	2700      	movs	r7, #0
 8012f64:	e01f      	b.n	8012fa6 <__kernel_rem_pio2+0xbe>
 8012f66:	42ef      	cmn	r7, r5
 8012f68:	d407      	bmi.n	8012f7a <__kernel_rem_pio2+0x92>
 8012f6a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012f6e:	f7ed faa1 	bl	80004b4 <__aeabi_i2d>
 8012f72:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012f76:	3501      	adds	r5, #1
 8012f78:	e7df      	b.n	8012f3a <__kernel_rem_pio2+0x52>
 8012f7a:	ec51 0b18 	vmov	r0, r1, d8
 8012f7e:	e7f8      	b.n	8012f72 <__kernel_rem_pio2+0x8a>
 8012f80:	9908      	ldr	r1, [sp, #32]
 8012f82:	9d03      	ldr	r5, [sp, #12]
 8012f84:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012f88:	9108      	str	r1, [sp, #32]
 8012f8a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012f8e:	9503      	str	r5, [sp, #12]
 8012f90:	f7ed faf6 	bl	8000580 <__aeabi_dmul>
 8012f94:	4602      	mov	r2, r0
 8012f96:	460b      	mov	r3, r1
 8012f98:	4640      	mov	r0, r8
 8012f9a:	4649      	mov	r1, r9
 8012f9c:	f7ed f93e 	bl	800021c <__adddf3>
 8012fa0:	3701      	adds	r7, #1
 8012fa2:	4680      	mov	r8, r0
 8012fa4:	4689      	mov	r9, r1
 8012fa6:	9b04      	ldr	r3, [sp, #16]
 8012fa8:	429f      	cmp	r7, r3
 8012faa:	dde9      	ble.n	8012f80 <__kernel_rem_pio2+0x98>
 8012fac:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012fb0:	3601      	adds	r6, #1
 8012fb2:	e7c9      	b.n	8012f48 <__kernel_rem_pio2+0x60>
 8012fb4:	9b00      	ldr	r3, [sp, #0]
 8012fb6:	9f00      	ldr	r7, [sp, #0]
 8012fb8:	aa0c      	add	r2, sp, #48	; 0x30
 8012fba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012fbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8012fc0:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8012fc2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012fc6:	930a      	str	r3, [sp, #40]	; 0x28
 8012fc8:	ab98      	add	r3, sp, #608	; 0x260
 8012fca:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8012fce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012fd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012fd6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012fda:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8012fde:	9308      	str	r3, [sp, #32]
 8012fe0:	9a08      	ldr	r2, [sp, #32]
 8012fe2:	ab98      	add	r3, sp, #608	; 0x260
 8012fe4:	4413      	add	r3, r2
 8012fe6:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8012fea:	2600      	movs	r6, #0
 8012fec:	1bbb      	subs	r3, r7, r6
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	dc77      	bgt.n	80130e2 <__kernel_rem_pio2+0x1fa>
 8012ff2:	ec49 8b10 	vmov	d0, r8, r9
 8012ff6:	4650      	mov	r0, sl
 8012ff8:	f000 fc22 	bl	8013840 <scalbn>
 8012ffc:	ec55 4b10 	vmov	r4, r5, d0
 8013000:	2200      	movs	r2, #0
 8013002:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8013006:	ee10 0a10 	vmov	r0, s0
 801300a:	4629      	mov	r1, r5
 801300c:	f7ed fab8 	bl	8000580 <__aeabi_dmul>
 8013010:	ec41 0b10 	vmov	d0, r0, r1
 8013014:	f000 fb84 	bl	8013720 <floor>
 8013018:	2200      	movs	r2, #0
 801301a:	ec51 0b10 	vmov	r0, r1, d0
 801301e:	4b7b      	ldr	r3, [pc, #492]	; (801320c <__kernel_rem_pio2+0x324>)
 8013020:	f7ed faae 	bl	8000580 <__aeabi_dmul>
 8013024:	4602      	mov	r2, r0
 8013026:	460b      	mov	r3, r1
 8013028:	4620      	mov	r0, r4
 801302a:	4629      	mov	r1, r5
 801302c:	f7ed f8f4 	bl	8000218 <__aeabi_dsub>
 8013030:	460d      	mov	r5, r1
 8013032:	4604      	mov	r4, r0
 8013034:	f7ed fd54 	bl	8000ae0 <__aeabi_d2iz>
 8013038:	9003      	str	r0, [sp, #12]
 801303a:	f7ed fa3b 	bl	80004b4 <__aeabi_i2d>
 801303e:	4602      	mov	r2, r0
 8013040:	460b      	mov	r3, r1
 8013042:	4620      	mov	r0, r4
 8013044:	4629      	mov	r1, r5
 8013046:	f7ed f8e7 	bl	8000218 <__aeabi_dsub>
 801304a:	f1ba 0f00 	cmp.w	sl, #0
 801304e:	4680      	mov	r8, r0
 8013050:	4689      	mov	r9, r1
 8013052:	dd6b      	ble.n	801312c <__kernel_rem_pio2+0x244>
 8013054:	1e7a      	subs	r2, r7, #1
 8013056:	ab0c      	add	r3, sp, #48	; 0x30
 8013058:	f1ca 0118 	rsb	r1, sl, #24
 801305c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8013060:	9c03      	ldr	r4, [sp, #12]
 8013062:	fa40 f301 	asr.w	r3, r0, r1
 8013066:	441c      	add	r4, r3
 8013068:	408b      	lsls	r3, r1
 801306a:	1ac0      	subs	r0, r0, r3
 801306c:	ab0c      	add	r3, sp, #48	; 0x30
 801306e:	9403      	str	r4, [sp, #12]
 8013070:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013074:	f1ca 0317 	rsb	r3, sl, #23
 8013078:	fa40 fb03 	asr.w	fp, r0, r3
 801307c:	f1bb 0f00 	cmp.w	fp, #0
 8013080:	dd62      	ble.n	8013148 <__kernel_rem_pio2+0x260>
 8013082:	9b03      	ldr	r3, [sp, #12]
 8013084:	2200      	movs	r2, #0
 8013086:	3301      	adds	r3, #1
 8013088:	9303      	str	r3, [sp, #12]
 801308a:	4614      	mov	r4, r2
 801308c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8013090:	4297      	cmp	r7, r2
 8013092:	f300 8089 	bgt.w	80131a8 <__kernel_rem_pio2+0x2c0>
 8013096:	f1ba 0f00 	cmp.w	sl, #0
 801309a:	dd07      	ble.n	80130ac <__kernel_rem_pio2+0x1c4>
 801309c:	f1ba 0f01 	cmp.w	sl, #1
 80130a0:	f000 8096 	beq.w	80131d0 <__kernel_rem_pio2+0x2e8>
 80130a4:	f1ba 0f02 	cmp.w	sl, #2
 80130a8:	f000 809c 	beq.w	80131e4 <__kernel_rem_pio2+0x2fc>
 80130ac:	f1bb 0f02 	cmp.w	fp, #2
 80130b0:	d14a      	bne.n	8013148 <__kernel_rem_pio2+0x260>
 80130b2:	4642      	mov	r2, r8
 80130b4:	464b      	mov	r3, r9
 80130b6:	2000      	movs	r0, #0
 80130b8:	4955      	ldr	r1, [pc, #340]	; (8013210 <__kernel_rem_pio2+0x328>)
 80130ba:	f7ed f8ad 	bl	8000218 <__aeabi_dsub>
 80130be:	4680      	mov	r8, r0
 80130c0:	4689      	mov	r9, r1
 80130c2:	2c00      	cmp	r4, #0
 80130c4:	d040      	beq.n	8013148 <__kernel_rem_pio2+0x260>
 80130c6:	4650      	mov	r0, sl
 80130c8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8013200 <__kernel_rem_pio2+0x318>
 80130cc:	f000 fbb8 	bl	8013840 <scalbn>
 80130d0:	4640      	mov	r0, r8
 80130d2:	4649      	mov	r1, r9
 80130d4:	ec53 2b10 	vmov	r2, r3, d0
 80130d8:	f7ed f89e 	bl	8000218 <__aeabi_dsub>
 80130dc:	4680      	mov	r8, r0
 80130de:	4689      	mov	r9, r1
 80130e0:	e032      	b.n	8013148 <__kernel_rem_pio2+0x260>
 80130e2:	2200      	movs	r2, #0
 80130e4:	4b4b      	ldr	r3, [pc, #300]	; (8013214 <__kernel_rem_pio2+0x32c>)
 80130e6:	4640      	mov	r0, r8
 80130e8:	4649      	mov	r1, r9
 80130ea:	f7ed fa49 	bl	8000580 <__aeabi_dmul>
 80130ee:	f7ed fcf7 	bl	8000ae0 <__aeabi_d2iz>
 80130f2:	f7ed f9df 	bl	80004b4 <__aeabi_i2d>
 80130f6:	2200      	movs	r2, #0
 80130f8:	4b47      	ldr	r3, [pc, #284]	; (8013218 <__kernel_rem_pio2+0x330>)
 80130fa:	4604      	mov	r4, r0
 80130fc:	460d      	mov	r5, r1
 80130fe:	f7ed fa3f 	bl	8000580 <__aeabi_dmul>
 8013102:	4602      	mov	r2, r0
 8013104:	460b      	mov	r3, r1
 8013106:	4640      	mov	r0, r8
 8013108:	4649      	mov	r1, r9
 801310a:	f7ed f885 	bl	8000218 <__aeabi_dsub>
 801310e:	f7ed fce7 	bl	8000ae0 <__aeabi_d2iz>
 8013112:	ab0c      	add	r3, sp, #48	; 0x30
 8013114:	4629      	mov	r1, r5
 8013116:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 801311a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801311e:	4620      	mov	r0, r4
 8013120:	f7ed f87c 	bl	800021c <__adddf3>
 8013124:	3601      	adds	r6, #1
 8013126:	4680      	mov	r8, r0
 8013128:	4689      	mov	r9, r1
 801312a:	e75f      	b.n	8012fec <__kernel_rem_pio2+0x104>
 801312c:	d106      	bne.n	801313c <__kernel_rem_pio2+0x254>
 801312e:	1e7b      	subs	r3, r7, #1
 8013130:	aa0c      	add	r2, sp, #48	; 0x30
 8013132:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8013136:	ea4f 5be0 	mov.w	fp, r0, asr #23
 801313a:	e79f      	b.n	801307c <__kernel_rem_pio2+0x194>
 801313c:	2200      	movs	r2, #0
 801313e:	4b37      	ldr	r3, [pc, #220]	; (801321c <__kernel_rem_pio2+0x334>)
 8013140:	f7ed fca4 	bl	8000a8c <__aeabi_dcmpge>
 8013144:	bb68      	cbnz	r0, 80131a2 <__kernel_rem_pio2+0x2ba>
 8013146:	4683      	mov	fp, r0
 8013148:	2200      	movs	r2, #0
 801314a:	2300      	movs	r3, #0
 801314c:	4640      	mov	r0, r8
 801314e:	4649      	mov	r1, r9
 8013150:	f7ed fc7e 	bl	8000a50 <__aeabi_dcmpeq>
 8013154:	2800      	cmp	r0, #0
 8013156:	f000 80c1 	beq.w	80132dc <__kernel_rem_pio2+0x3f4>
 801315a:	1e7c      	subs	r4, r7, #1
 801315c:	4623      	mov	r3, r4
 801315e:	2200      	movs	r2, #0
 8013160:	9900      	ldr	r1, [sp, #0]
 8013162:	428b      	cmp	r3, r1
 8013164:	da5c      	bge.n	8013220 <__kernel_rem_pio2+0x338>
 8013166:	2a00      	cmp	r2, #0
 8013168:	f040 808b 	bne.w	8013282 <__kernel_rem_pio2+0x39a>
 801316c:	2401      	movs	r4, #1
 801316e:	f06f 0203 	mvn.w	r2, #3
 8013172:	fb02 f304 	mul.w	r3, r2, r4
 8013176:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013178:	58cb      	ldr	r3, [r1, r3]
 801317a:	2b00      	cmp	r3, #0
 801317c:	d056      	beq.n	801322c <__kernel_rem_pio2+0x344>
 801317e:	9b08      	ldr	r3, [sp, #32]
 8013180:	aa98      	add	r2, sp, #608	; 0x260
 8013182:	4413      	add	r3, r2
 8013184:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8013188:	9b06      	ldr	r3, [sp, #24]
 801318a:	19dd      	adds	r5, r3, r7
 801318c:	ab20      	add	r3, sp, #128	; 0x80
 801318e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013192:	19e3      	adds	r3, r4, r7
 8013194:	1c7e      	adds	r6, r7, #1
 8013196:	9303      	str	r3, [sp, #12]
 8013198:	9b03      	ldr	r3, [sp, #12]
 801319a:	429e      	cmp	r6, r3
 801319c:	dd48      	ble.n	8013230 <__kernel_rem_pio2+0x348>
 801319e:	461f      	mov	r7, r3
 80131a0:	e712      	b.n	8012fc8 <__kernel_rem_pio2+0xe0>
 80131a2:	f04f 0b02 	mov.w	fp, #2
 80131a6:	e76c      	b.n	8013082 <__kernel_rem_pio2+0x19a>
 80131a8:	ab0c      	add	r3, sp, #48	; 0x30
 80131aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131ae:	b94c      	cbnz	r4, 80131c4 <__kernel_rem_pio2+0x2dc>
 80131b0:	b12b      	cbz	r3, 80131be <__kernel_rem_pio2+0x2d6>
 80131b2:	a80c      	add	r0, sp, #48	; 0x30
 80131b4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80131b8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80131bc:	2301      	movs	r3, #1
 80131be:	3201      	adds	r2, #1
 80131c0:	461c      	mov	r4, r3
 80131c2:	e765      	b.n	8013090 <__kernel_rem_pio2+0x1a8>
 80131c4:	a80c      	add	r0, sp, #48	; 0x30
 80131c6:	1acb      	subs	r3, r1, r3
 80131c8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80131cc:	4623      	mov	r3, r4
 80131ce:	e7f6      	b.n	80131be <__kernel_rem_pio2+0x2d6>
 80131d0:	1e7a      	subs	r2, r7, #1
 80131d2:	ab0c      	add	r3, sp, #48	; 0x30
 80131d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131d8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80131dc:	a90c      	add	r1, sp, #48	; 0x30
 80131de:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80131e2:	e763      	b.n	80130ac <__kernel_rem_pio2+0x1c4>
 80131e4:	1e7a      	subs	r2, r7, #1
 80131e6:	ab0c      	add	r3, sp, #48	; 0x30
 80131e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131ec:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80131f0:	e7f4      	b.n	80131dc <__kernel_rem_pio2+0x2f4>
 80131f2:	bf00      	nop
 80131f4:	f3af 8000 	nop.w
	...
 8013204:	3ff00000 	.word	0x3ff00000
 8013208:	08013ff8 	.word	0x08013ff8
 801320c:	40200000 	.word	0x40200000
 8013210:	3ff00000 	.word	0x3ff00000
 8013214:	3e700000 	.word	0x3e700000
 8013218:	41700000 	.word	0x41700000
 801321c:	3fe00000 	.word	0x3fe00000
 8013220:	a90c      	add	r1, sp, #48	; 0x30
 8013222:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013226:	3b01      	subs	r3, #1
 8013228:	430a      	orrs	r2, r1
 801322a:	e799      	b.n	8013160 <__kernel_rem_pio2+0x278>
 801322c:	3401      	adds	r4, #1
 801322e:	e7a0      	b.n	8013172 <__kernel_rem_pio2+0x28a>
 8013230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013232:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013236:	f7ed f93d 	bl	80004b4 <__aeabi_i2d>
 801323a:	e8e5 0102 	strd	r0, r1, [r5], #8
 801323e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013240:	9508      	str	r5, [sp, #32]
 8013242:	461c      	mov	r4, r3
 8013244:	2700      	movs	r7, #0
 8013246:	f04f 0800 	mov.w	r8, #0
 801324a:	f04f 0900 	mov.w	r9, #0
 801324e:	9b04      	ldr	r3, [sp, #16]
 8013250:	429f      	cmp	r7, r3
 8013252:	dd03      	ble.n	801325c <__kernel_rem_pio2+0x374>
 8013254:	e8eb 8902 	strd	r8, r9, [fp], #8
 8013258:	3601      	adds	r6, #1
 801325a:	e79d      	b.n	8013198 <__kernel_rem_pio2+0x2b0>
 801325c:	9908      	ldr	r1, [sp, #32]
 801325e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8013262:	9108      	str	r1, [sp, #32]
 8013264:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8013268:	f7ed f98a 	bl	8000580 <__aeabi_dmul>
 801326c:	4602      	mov	r2, r0
 801326e:	460b      	mov	r3, r1
 8013270:	4640      	mov	r0, r8
 8013272:	4649      	mov	r1, r9
 8013274:	f7ec ffd2 	bl	800021c <__adddf3>
 8013278:	3701      	adds	r7, #1
 801327a:	4680      	mov	r8, r0
 801327c:	4689      	mov	r9, r1
 801327e:	e7e6      	b.n	801324e <__kernel_rem_pio2+0x366>
 8013280:	3c01      	subs	r4, #1
 8013282:	ab0c      	add	r3, sp, #48	; 0x30
 8013284:	f1aa 0a18 	sub.w	sl, sl, #24
 8013288:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801328c:	2b00      	cmp	r3, #0
 801328e:	d0f7      	beq.n	8013280 <__kernel_rem_pio2+0x398>
 8013290:	4650      	mov	r0, sl
 8013292:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8013568 <__kernel_rem_pio2+0x680>
 8013296:	f000 fad3 	bl	8013840 <scalbn>
 801329a:	00e5      	lsls	r5, r4, #3
 801329c:	ab98      	add	r3, sp, #608	; 0x260
 801329e:	eb03 0905 	add.w	r9, r3, r5
 80132a2:	ec57 6b10 	vmov	r6, r7, d0
 80132a6:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 80132aa:	46a0      	mov	r8, r4
 80132ac:	f1b8 0f00 	cmp.w	r8, #0
 80132b0:	da4d      	bge.n	801334e <__kernel_rem_pio2+0x466>
 80132b2:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8013570 <__kernel_rem_pio2+0x688>
 80132b6:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 80132ba:	2300      	movs	r3, #0
 80132bc:	9304      	str	r3, [sp, #16]
 80132be:	4657      	mov	r7, sl
 80132c0:	9b04      	ldr	r3, [sp, #16]
 80132c2:	ebb4 0903 	subs.w	r9, r4, r3
 80132c6:	d476      	bmi.n	80133b6 <__kernel_rem_pio2+0x4ce>
 80132c8:	4bab      	ldr	r3, [pc, #684]	; (8013578 <__kernel_rem_pio2+0x690>)
 80132ca:	461e      	mov	r6, r3
 80132cc:	ab70      	add	r3, sp, #448	; 0x1c0
 80132ce:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80132d2:	ed8d 8b06 	vstr	d8, [sp, #24]
 80132d6:	f04f 0800 	mov.w	r8, #0
 80132da:	e05e      	b.n	801339a <__kernel_rem_pio2+0x4b2>
 80132dc:	f1ca 0000 	rsb	r0, sl, #0
 80132e0:	ec49 8b10 	vmov	d0, r8, r9
 80132e4:	f000 faac 	bl	8013840 <scalbn>
 80132e8:	ec55 4b10 	vmov	r4, r5, d0
 80132ec:	2200      	movs	r2, #0
 80132ee:	4ba3      	ldr	r3, [pc, #652]	; (801357c <__kernel_rem_pio2+0x694>)
 80132f0:	ee10 0a10 	vmov	r0, s0
 80132f4:	4629      	mov	r1, r5
 80132f6:	f7ed fbc9 	bl	8000a8c <__aeabi_dcmpge>
 80132fa:	b1f8      	cbz	r0, 801333c <__kernel_rem_pio2+0x454>
 80132fc:	2200      	movs	r2, #0
 80132fe:	4ba0      	ldr	r3, [pc, #640]	; (8013580 <__kernel_rem_pio2+0x698>)
 8013300:	4620      	mov	r0, r4
 8013302:	4629      	mov	r1, r5
 8013304:	f7ed f93c 	bl	8000580 <__aeabi_dmul>
 8013308:	f7ed fbea 	bl	8000ae0 <__aeabi_d2iz>
 801330c:	4606      	mov	r6, r0
 801330e:	f7ed f8d1 	bl	80004b4 <__aeabi_i2d>
 8013312:	2200      	movs	r2, #0
 8013314:	4b99      	ldr	r3, [pc, #612]	; (801357c <__kernel_rem_pio2+0x694>)
 8013316:	f7ed f933 	bl	8000580 <__aeabi_dmul>
 801331a:	460b      	mov	r3, r1
 801331c:	4602      	mov	r2, r0
 801331e:	4629      	mov	r1, r5
 8013320:	4620      	mov	r0, r4
 8013322:	f7ec ff79 	bl	8000218 <__aeabi_dsub>
 8013326:	f7ed fbdb 	bl	8000ae0 <__aeabi_d2iz>
 801332a:	1c7c      	adds	r4, r7, #1
 801332c:	ab0c      	add	r3, sp, #48	; 0x30
 801332e:	f10a 0a18 	add.w	sl, sl, #24
 8013332:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8013336:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 801333a:	e7a9      	b.n	8013290 <__kernel_rem_pio2+0x3a8>
 801333c:	4620      	mov	r0, r4
 801333e:	4629      	mov	r1, r5
 8013340:	f7ed fbce 	bl	8000ae0 <__aeabi_d2iz>
 8013344:	ab0c      	add	r3, sp, #48	; 0x30
 8013346:	463c      	mov	r4, r7
 8013348:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 801334c:	e7a0      	b.n	8013290 <__kernel_rem_pio2+0x3a8>
 801334e:	ab0c      	add	r3, sp, #48	; 0x30
 8013350:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013354:	f7ed f8ae 	bl	80004b4 <__aeabi_i2d>
 8013358:	4632      	mov	r2, r6
 801335a:	463b      	mov	r3, r7
 801335c:	f7ed f910 	bl	8000580 <__aeabi_dmul>
 8013360:	2200      	movs	r2, #0
 8013362:	e969 0102 	strd	r0, r1, [r9, #-8]!
 8013366:	4b86      	ldr	r3, [pc, #536]	; (8013580 <__kernel_rem_pio2+0x698>)
 8013368:	4630      	mov	r0, r6
 801336a:	4639      	mov	r1, r7
 801336c:	f7ed f908 	bl	8000580 <__aeabi_dmul>
 8013370:	f108 38ff 	add.w	r8, r8, #4294967295
 8013374:	4606      	mov	r6, r0
 8013376:	460f      	mov	r7, r1
 8013378:	e798      	b.n	80132ac <__kernel_rem_pio2+0x3c4>
 801337a:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 801337e:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8013382:	f7ed f8fd 	bl	8000580 <__aeabi_dmul>
 8013386:	4602      	mov	r2, r0
 8013388:	460b      	mov	r3, r1
 801338a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801338e:	f7ec ff45 	bl	800021c <__adddf3>
 8013392:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013396:	f108 0801 	add.w	r8, r8, #1
 801339a:	9b00      	ldr	r3, [sp, #0]
 801339c:	4598      	cmp	r8, r3
 801339e:	dc02      	bgt.n	80133a6 <__kernel_rem_pio2+0x4be>
 80133a0:	9b04      	ldr	r3, [sp, #16]
 80133a2:	4598      	cmp	r8, r3
 80133a4:	dde9      	ble.n	801337a <__kernel_rem_pio2+0x492>
 80133a6:	9b04      	ldr	r3, [sp, #16]
 80133a8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80133ac:	3301      	adds	r3, #1
 80133ae:	ecaa 7b02 	vstmia	sl!, {d7}
 80133b2:	9304      	str	r3, [sp, #16]
 80133b4:	e784      	b.n	80132c0 <__kernel_rem_pio2+0x3d8>
 80133b6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80133b8:	2b03      	cmp	r3, #3
 80133ba:	d85d      	bhi.n	8013478 <__kernel_rem_pio2+0x590>
 80133bc:	e8df f003 	tbb	[pc, r3]
 80133c0:	0226264b 	.word	0x0226264b
 80133c4:	ab98      	add	r3, sp, #608	; 0x260
 80133c6:	441d      	add	r5, r3
 80133c8:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80133cc:	462e      	mov	r6, r5
 80133ce:	46a2      	mov	sl, r4
 80133d0:	f1ba 0f00 	cmp.w	sl, #0
 80133d4:	dc6e      	bgt.n	80134b4 <__kernel_rem_pio2+0x5cc>
 80133d6:	462e      	mov	r6, r5
 80133d8:	46a2      	mov	sl, r4
 80133da:	f1ba 0f01 	cmp.w	sl, #1
 80133de:	f300 808a 	bgt.w	80134f6 <__kernel_rem_pio2+0x60e>
 80133e2:	2000      	movs	r0, #0
 80133e4:	2100      	movs	r1, #0
 80133e6:	2c01      	cmp	r4, #1
 80133e8:	f300 80a6 	bgt.w	8013538 <__kernel_rem_pio2+0x650>
 80133ec:	f1bb 0f00 	cmp.w	fp, #0
 80133f0:	f040 80a8 	bne.w	8013544 <__kernel_rem_pio2+0x65c>
 80133f4:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 80133f8:	9c02      	ldr	r4, [sp, #8]
 80133fa:	e9c4 2300 	strd	r2, r3, [r4]
 80133fe:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 8013402:	e9c4 0104 	strd	r0, r1, [r4, #16]
 8013406:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801340a:	e035      	b.n	8013478 <__kernel_rem_pio2+0x590>
 801340c:	3508      	adds	r5, #8
 801340e:	ab48      	add	r3, sp, #288	; 0x120
 8013410:	441d      	add	r5, r3
 8013412:	4626      	mov	r6, r4
 8013414:	2000      	movs	r0, #0
 8013416:	2100      	movs	r1, #0
 8013418:	2e00      	cmp	r6, #0
 801341a:	da3c      	bge.n	8013496 <__kernel_rem_pio2+0x5ae>
 801341c:	f1bb 0f00 	cmp.w	fp, #0
 8013420:	d03f      	beq.n	80134a2 <__kernel_rem_pio2+0x5ba>
 8013422:	4602      	mov	r2, r0
 8013424:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013428:	9d02      	ldr	r5, [sp, #8]
 801342a:	e9c5 2300 	strd	r2, r3, [r5]
 801342e:	4602      	mov	r2, r0
 8013430:	460b      	mov	r3, r1
 8013432:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8013436:	f7ec feef 	bl	8000218 <__aeabi_dsub>
 801343a:	ae4a      	add	r6, sp, #296	; 0x128
 801343c:	2501      	movs	r5, #1
 801343e:	42ac      	cmp	r4, r5
 8013440:	da32      	bge.n	80134a8 <__kernel_rem_pio2+0x5c0>
 8013442:	f1bb 0f00 	cmp.w	fp, #0
 8013446:	d002      	beq.n	801344e <__kernel_rem_pio2+0x566>
 8013448:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801344c:	4619      	mov	r1, r3
 801344e:	9b02      	ldr	r3, [sp, #8]
 8013450:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8013454:	e010      	b.n	8013478 <__kernel_rem_pio2+0x590>
 8013456:	ab98      	add	r3, sp, #608	; 0x260
 8013458:	441d      	add	r5, r3
 801345a:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 801345e:	2000      	movs	r0, #0
 8013460:	2100      	movs	r1, #0
 8013462:	2c00      	cmp	r4, #0
 8013464:	da11      	bge.n	801348a <__kernel_rem_pio2+0x5a2>
 8013466:	f1bb 0f00 	cmp.w	fp, #0
 801346a:	d002      	beq.n	8013472 <__kernel_rem_pio2+0x58a>
 801346c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013470:	4619      	mov	r1, r3
 8013472:	9b02      	ldr	r3, [sp, #8]
 8013474:	e9c3 0100 	strd	r0, r1, [r3]
 8013478:	9b03      	ldr	r3, [sp, #12]
 801347a:	f003 0007 	and.w	r0, r3, #7
 801347e:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8013482:	ecbd 8b02 	vpop	{d8}
 8013486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801348a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801348e:	f7ec fec5 	bl	800021c <__adddf3>
 8013492:	3c01      	subs	r4, #1
 8013494:	e7e5      	b.n	8013462 <__kernel_rem_pio2+0x57a>
 8013496:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801349a:	f7ec febf 	bl	800021c <__adddf3>
 801349e:	3e01      	subs	r6, #1
 80134a0:	e7ba      	b.n	8013418 <__kernel_rem_pio2+0x530>
 80134a2:	4602      	mov	r2, r0
 80134a4:	460b      	mov	r3, r1
 80134a6:	e7bf      	b.n	8013428 <__kernel_rem_pio2+0x540>
 80134a8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80134ac:	f7ec feb6 	bl	800021c <__adddf3>
 80134b0:	3501      	adds	r5, #1
 80134b2:	e7c4      	b.n	801343e <__kernel_rem_pio2+0x556>
 80134b4:	ed16 7b02 	vldr	d7, [r6, #-8]
 80134b8:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80134bc:	ec53 2b17 	vmov	r2, r3, d7
 80134c0:	4640      	mov	r0, r8
 80134c2:	4649      	mov	r1, r9
 80134c4:	ed8d 7b00 	vstr	d7, [sp]
 80134c8:	f7ec fea8 	bl	800021c <__adddf3>
 80134cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134d0:	4602      	mov	r2, r0
 80134d2:	460b      	mov	r3, r1
 80134d4:	4640      	mov	r0, r8
 80134d6:	4649      	mov	r1, r9
 80134d8:	f7ec fe9e 	bl	8000218 <__aeabi_dsub>
 80134dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134e0:	f7ec fe9c 	bl	800021c <__adddf3>
 80134e4:	ed9d 7b04 	vldr	d7, [sp, #16]
 80134e8:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80134ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80134f0:	ed06 7b02 	vstr	d7, [r6, #-8]
 80134f4:	e76c      	b.n	80133d0 <__kernel_rem_pio2+0x4e8>
 80134f6:	ed16 7b02 	vldr	d7, [r6, #-8]
 80134fa:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80134fe:	ec53 2b17 	vmov	r2, r3, d7
 8013502:	4640      	mov	r0, r8
 8013504:	4649      	mov	r1, r9
 8013506:	ed8d 7b00 	vstr	d7, [sp]
 801350a:	f7ec fe87 	bl	800021c <__adddf3>
 801350e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013512:	4602      	mov	r2, r0
 8013514:	460b      	mov	r3, r1
 8013516:	4640      	mov	r0, r8
 8013518:	4649      	mov	r1, r9
 801351a:	f7ec fe7d 	bl	8000218 <__aeabi_dsub>
 801351e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013522:	f7ec fe7b 	bl	800021c <__adddf3>
 8013526:	ed9d 7b04 	vldr	d7, [sp, #16]
 801352a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 801352e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013532:	ed06 7b02 	vstr	d7, [r6, #-8]
 8013536:	e750      	b.n	80133da <__kernel_rem_pio2+0x4f2>
 8013538:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801353c:	f7ec fe6e 	bl	800021c <__adddf3>
 8013540:	3c01      	subs	r4, #1
 8013542:	e750      	b.n	80133e6 <__kernel_rem_pio2+0x4fe>
 8013544:	9a02      	ldr	r2, [sp, #8]
 8013546:	683b      	ldr	r3, [r7, #0]
 8013548:	6013      	str	r3, [r2, #0]
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	6110      	str	r0, [r2, #16]
 801354e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013552:	6053      	str	r3, [r2, #4]
 8013554:	68bb      	ldr	r3, [r7, #8]
 8013556:	6093      	str	r3, [r2, #8]
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801355e:	60d3      	str	r3, [r2, #12]
 8013560:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013564:	6153      	str	r3, [r2, #20]
 8013566:	e787      	b.n	8013478 <__kernel_rem_pio2+0x590>
 8013568:	00000000 	.word	0x00000000
 801356c:	3ff00000 	.word	0x3ff00000
	...
 8013578:	08013fb8 	.word	0x08013fb8
 801357c:	41700000 	.word	0x41700000
 8013580:	3e700000 	.word	0x3e700000
 8013584:	00000000 	.word	0x00000000

08013588 <__kernel_sin>:
 8013588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801358c:	ec55 4b10 	vmov	r4, r5, d0
 8013590:	b085      	sub	sp, #20
 8013592:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013596:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801359a:	ed8d 1b00 	vstr	d1, [sp]
 801359e:	9002      	str	r0, [sp, #8]
 80135a0:	da06      	bge.n	80135b0 <__kernel_sin+0x28>
 80135a2:	ee10 0a10 	vmov	r0, s0
 80135a6:	4629      	mov	r1, r5
 80135a8:	f7ed fa9a 	bl	8000ae0 <__aeabi_d2iz>
 80135ac:	2800      	cmp	r0, #0
 80135ae:	d051      	beq.n	8013654 <__kernel_sin+0xcc>
 80135b0:	4622      	mov	r2, r4
 80135b2:	462b      	mov	r3, r5
 80135b4:	4620      	mov	r0, r4
 80135b6:	4629      	mov	r1, r5
 80135b8:	f7ec ffe2 	bl	8000580 <__aeabi_dmul>
 80135bc:	4682      	mov	sl, r0
 80135be:	468b      	mov	fp, r1
 80135c0:	4602      	mov	r2, r0
 80135c2:	460b      	mov	r3, r1
 80135c4:	4620      	mov	r0, r4
 80135c6:	4629      	mov	r1, r5
 80135c8:	f7ec ffda 	bl	8000580 <__aeabi_dmul>
 80135cc:	a341      	add	r3, pc, #260	; (adr r3, 80136d4 <__kernel_sin+0x14c>)
 80135ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135d2:	4680      	mov	r8, r0
 80135d4:	4689      	mov	r9, r1
 80135d6:	4650      	mov	r0, sl
 80135d8:	4659      	mov	r1, fp
 80135da:	f7ec ffd1 	bl	8000580 <__aeabi_dmul>
 80135de:	a33f      	add	r3, pc, #252	; (adr r3, 80136dc <__kernel_sin+0x154>)
 80135e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135e4:	f7ec fe18 	bl	8000218 <__aeabi_dsub>
 80135e8:	4652      	mov	r2, sl
 80135ea:	465b      	mov	r3, fp
 80135ec:	f7ec ffc8 	bl	8000580 <__aeabi_dmul>
 80135f0:	a33c      	add	r3, pc, #240	; (adr r3, 80136e4 <__kernel_sin+0x15c>)
 80135f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135f6:	f7ec fe11 	bl	800021c <__adddf3>
 80135fa:	4652      	mov	r2, sl
 80135fc:	465b      	mov	r3, fp
 80135fe:	f7ec ffbf 	bl	8000580 <__aeabi_dmul>
 8013602:	a33a      	add	r3, pc, #232	; (adr r3, 80136ec <__kernel_sin+0x164>)
 8013604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013608:	f7ec fe06 	bl	8000218 <__aeabi_dsub>
 801360c:	4652      	mov	r2, sl
 801360e:	465b      	mov	r3, fp
 8013610:	f7ec ffb6 	bl	8000580 <__aeabi_dmul>
 8013614:	a337      	add	r3, pc, #220	; (adr r3, 80136f4 <__kernel_sin+0x16c>)
 8013616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801361a:	f7ec fdff 	bl	800021c <__adddf3>
 801361e:	9b02      	ldr	r3, [sp, #8]
 8013620:	4606      	mov	r6, r0
 8013622:	460f      	mov	r7, r1
 8013624:	b9db      	cbnz	r3, 801365e <__kernel_sin+0xd6>
 8013626:	4602      	mov	r2, r0
 8013628:	460b      	mov	r3, r1
 801362a:	4650      	mov	r0, sl
 801362c:	4659      	mov	r1, fp
 801362e:	f7ec ffa7 	bl	8000580 <__aeabi_dmul>
 8013632:	a325      	add	r3, pc, #148	; (adr r3, 80136c8 <__kernel_sin+0x140>)
 8013634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013638:	f7ec fdee 	bl	8000218 <__aeabi_dsub>
 801363c:	4642      	mov	r2, r8
 801363e:	464b      	mov	r3, r9
 8013640:	f7ec ff9e 	bl	8000580 <__aeabi_dmul>
 8013644:	4602      	mov	r2, r0
 8013646:	460b      	mov	r3, r1
 8013648:	4620      	mov	r0, r4
 801364a:	4629      	mov	r1, r5
 801364c:	f7ec fde6 	bl	800021c <__adddf3>
 8013650:	4604      	mov	r4, r0
 8013652:	460d      	mov	r5, r1
 8013654:	ec45 4b10 	vmov	d0, r4, r5
 8013658:	b005      	add	sp, #20
 801365a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801365e:	2200      	movs	r2, #0
 8013660:	4b1b      	ldr	r3, [pc, #108]	; (80136d0 <__kernel_sin+0x148>)
 8013662:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013666:	f7ec ff8b 	bl	8000580 <__aeabi_dmul>
 801366a:	4632      	mov	r2, r6
 801366c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013670:	463b      	mov	r3, r7
 8013672:	4640      	mov	r0, r8
 8013674:	4649      	mov	r1, r9
 8013676:	f7ec ff83 	bl	8000580 <__aeabi_dmul>
 801367a:	4602      	mov	r2, r0
 801367c:	460b      	mov	r3, r1
 801367e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013682:	f7ec fdc9 	bl	8000218 <__aeabi_dsub>
 8013686:	4652      	mov	r2, sl
 8013688:	465b      	mov	r3, fp
 801368a:	f7ec ff79 	bl	8000580 <__aeabi_dmul>
 801368e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013692:	f7ec fdc1 	bl	8000218 <__aeabi_dsub>
 8013696:	a30c      	add	r3, pc, #48	; (adr r3, 80136c8 <__kernel_sin+0x140>)
 8013698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801369c:	4606      	mov	r6, r0
 801369e:	460f      	mov	r7, r1
 80136a0:	4640      	mov	r0, r8
 80136a2:	4649      	mov	r1, r9
 80136a4:	f7ec ff6c 	bl	8000580 <__aeabi_dmul>
 80136a8:	4602      	mov	r2, r0
 80136aa:	460b      	mov	r3, r1
 80136ac:	4630      	mov	r0, r6
 80136ae:	4639      	mov	r1, r7
 80136b0:	f7ec fdb4 	bl	800021c <__adddf3>
 80136b4:	4602      	mov	r2, r0
 80136b6:	460b      	mov	r3, r1
 80136b8:	4620      	mov	r0, r4
 80136ba:	4629      	mov	r1, r5
 80136bc:	f7ec fdac 	bl	8000218 <__aeabi_dsub>
 80136c0:	e7c6      	b.n	8013650 <__kernel_sin+0xc8>
 80136c2:	bf00      	nop
 80136c4:	f3af 8000 	nop.w
 80136c8:	55555549 	.word	0x55555549
 80136cc:	3fc55555 	.word	0x3fc55555
 80136d0:	3fe00000 	.word	0x3fe00000
 80136d4:	5acfd57c 	.word	0x5acfd57c
 80136d8:	3de5d93a 	.word	0x3de5d93a
 80136dc:	8a2b9ceb 	.word	0x8a2b9ceb
 80136e0:	3e5ae5e6 	.word	0x3e5ae5e6
 80136e4:	57b1fe7d 	.word	0x57b1fe7d
 80136e8:	3ec71de3 	.word	0x3ec71de3
 80136ec:	19c161d5 	.word	0x19c161d5
 80136f0:	3f2a01a0 	.word	0x3f2a01a0
 80136f4:	1110f8a6 	.word	0x1110f8a6
 80136f8:	3f811111 	.word	0x3f811111

080136fc <fabs>:
 80136fc:	ec53 2b10 	vmov	r2, r3, d0
 8013700:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013704:	ec43 2b10 	vmov	d0, r2, r3
 8013708:	4770      	bx	lr

0801370a <finite>:
 801370a:	ee10 3a90 	vmov	r3, s1
 801370e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8013712:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013716:	0fc0      	lsrs	r0, r0, #31
 8013718:	4770      	bx	lr
 801371a:	0000      	movs	r0, r0
 801371c:	0000      	movs	r0, r0
	...

08013720 <floor>:
 8013720:	ec51 0b10 	vmov	r0, r1, d0
 8013724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013728:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801372c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013730:	2e13      	cmp	r6, #19
 8013732:	ee10 8a10 	vmov	r8, s0
 8013736:	460c      	mov	r4, r1
 8013738:	ee10 5a10 	vmov	r5, s0
 801373c:	dc35      	bgt.n	80137aa <floor+0x8a>
 801373e:	2e00      	cmp	r6, #0
 8013740:	da17      	bge.n	8013772 <floor+0x52>
 8013742:	a335      	add	r3, pc, #212	; (adr r3, 8013818 <floor+0xf8>)
 8013744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013748:	f7ec fd68 	bl	800021c <__adddf3>
 801374c:	2200      	movs	r2, #0
 801374e:	2300      	movs	r3, #0
 8013750:	f7ed f9a6 	bl	8000aa0 <__aeabi_dcmpgt>
 8013754:	b150      	cbz	r0, 801376c <floor+0x4c>
 8013756:	2c00      	cmp	r4, #0
 8013758:	da5a      	bge.n	8013810 <floor+0xf0>
 801375a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801375e:	ea53 0308 	orrs.w	r3, r3, r8
 8013762:	4b2f      	ldr	r3, [pc, #188]	; (8013820 <floor+0x100>)
 8013764:	f04f 0500 	mov.w	r5, #0
 8013768:	bf18      	it	ne
 801376a:	461c      	movne	r4, r3
 801376c:	4621      	mov	r1, r4
 801376e:	4628      	mov	r0, r5
 8013770:	e025      	b.n	80137be <floor+0x9e>
 8013772:	4f2c      	ldr	r7, [pc, #176]	; (8013824 <floor+0x104>)
 8013774:	4137      	asrs	r7, r6
 8013776:	ea01 0307 	and.w	r3, r1, r7
 801377a:	4303      	orrs	r3, r0
 801377c:	d01f      	beq.n	80137be <floor+0x9e>
 801377e:	a326      	add	r3, pc, #152	; (adr r3, 8013818 <floor+0xf8>)
 8013780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013784:	f7ec fd4a 	bl	800021c <__adddf3>
 8013788:	2200      	movs	r2, #0
 801378a:	2300      	movs	r3, #0
 801378c:	f7ed f988 	bl	8000aa0 <__aeabi_dcmpgt>
 8013790:	2800      	cmp	r0, #0
 8013792:	d0eb      	beq.n	801376c <floor+0x4c>
 8013794:	2c00      	cmp	r4, #0
 8013796:	bfbe      	ittt	lt
 8013798:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801379c:	fa43 f606 	asrlt.w	r6, r3, r6
 80137a0:	19a4      	addlt	r4, r4, r6
 80137a2:	ea24 0407 	bic.w	r4, r4, r7
 80137a6:	2500      	movs	r5, #0
 80137a8:	e7e0      	b.n	801376c <floor+0x4c>
 80137aa:	2e33      	cmp	r6, #51	; 0x33
 80137ac:	dd0b      	ble.n	80137c6 <floor+0xa6>
 80137ae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80137b2:	d104      	bne.n	80137be <floor+0x9e>
 80137b4:	ee10 2a10 	vmov	r2, s0
 80137b8:	460b      	mov	r3, r1
 80137ba:	f7ec fd2f 	bl	800021c <__adddf3>
 80137be:	ec41 0b10 	vmov	d0, r0, r1
 80137c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137c6:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80137ca:	f04f 33ff 	mov.w	r3, #4294967295
 80137ce:	fa23 f707 	lsr.w	r7, r3, r7
 80137d2:	4238      	tst	r0, r7
 80137d4:	d0f3      	beq.n	80137be <floor+0x9e>
 80137d6:	a310      	add	r3, pc, #64	; (adr r3, 8013818 <floor+0xf8>)
 80137d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137dc:	f7ec fd1e 	bl	800021c <__adddf3>
 80137e0:	2200      	movs	r2, #0
 80137e2:	2300      	movs	r3, #0
 80137e4:	f7ed f95c 	bl	8000aa0 <__aeabi_dcmpgt>
 80137e8:	2800      	cmp	r0, #0
 80137ea:	d0bf      	beq.n	801376c <floor+0x4c>
 80137ec:	2c00      	cmp	r4, #0
 80137ee:	da02      	bge.n	80137f6 <floor+0xd6>
 80137f0:	2e14      	cmp	r6, #20
 80137f2:	d103      	bne.n	80137fc <floor+0xdc>
 80137f4:	3401      	adds	r4, #1
 80137f6:	ea25 0507 	bic.w	r5, r5, r7
 80137fa:	e7b7      	b.n	801376c <floor+0x4c>
 80137fc:	2301      	movs	r3, #1
 80137fe:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8013802:	fa03 f606 	lsl.w	r6, r3, r6
 8013806:	4435      	add	r5, r6
 8013808:	45a8      	cmp	r8, r5
 801380a:	bf88      	it	hi
 801380c:	18e4      	addhi	r4, r4, r3
 801380e:	e7f2      	b.n	80137f6 <floor+0xd6>
 8013810:	2500      	movs	r5, #0
 8013812:	462c      	mov	r4, r5
 8013814:	e7aa      	b.n	801376c <floor+0x4c>
 8013816:	bf00      	nop
 8013818:	8800759c 	.word	0x8800759c
 801381c:	7e37e43c 	.word	0x7e37e43c
 8013820:	bff00000 	.word	0xbff00000
 8013824:	000fffff 	.word	0x000fffff

08013828 <matherr>:
 8013828:	2000      	movs	r0, #0
 801382a:	4770      	bx	lr
 801382c:	0000      	movs	r0, r0
	...

08013830 <nan>:
 8013830:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013838 <nan+0x8>
 8013834:	4770      	bx	lr
 8013836:	bf00      	nop
 8013838:	00000000 	.word	0x00000000
 801383c:	7ff80000 	.word	0x7ff80000

08013840 <scalbn>:
 8013840:	b570      	push	{r4, r5, r6, lr}
 8013842:	ec55 4b10 	vmov	r4, r5, d0
 8013846:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801384a:	4606      	mov	r6, r0
 801384c:	462b      	mov	r3, r5
 801384e:	b9b2      	cbnz	r2, 801387e <scalbn+0x3e>
 8013850:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013854:	4323      	orrs	r3, r4
 8013856:	d03c      	beq.n	80138d2 <scalbn+0x92>
 8013858:	2200      	movs	r2, #0
 801385a:	4b33      	ldr	r3, [pc, #204]	; (8013928 <scalbn+0xe8>)
 801385c:	4629      	mov	r1, r5
 801385e:	ee10 0a10 	vmov	r0, s0
 8013862:	f7ec fe8d 	bl	8000580 <__aeabi_dmul>
 8013866:	4a31      	ldr	r2, [pc, #196]	; (801392c <scalbn+0xec>)
 8013868:	4296      	cmp	r6, r2
 801386a:	4604      	mov	r4, r0
 801386c:	460d      	mov	r5, r1
 801386e:	460b      	mov	r3, r1
 8013870:	da13      	bge.n	801389a <scalbn+0x5a>
 8013872:	a329      	add	r3, pc, #164	; (adr r3, 8013918 <scalbn+0xd8>)
 8013874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013878:	f7ec fe82 	bl	8000580 <__aeabi_dmul>
 801387c:	e00a      	b.n	8013894 <scalbn+0x54>
 801387e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013882:	428a      	cmp	r2, r1
 8013884:	d10c      	bne.n	80138a0 <scalbn+0x60>
 8013886:	ee10 2a10 	vmov	r2, s0
 801388a:	462b      	mov	r3, r5
 801388c:	4620      	mov	r0, r4
 801388e:	4629      	mov	r1, r5
 8013890:	f7ec fcc4 	bl	800021c <__adddf3>
 8013894:	4604      	mov	r4, r0
 8013896:	460d      	mov	r5, r1
 8013898:	e01b      	b.n	80138d2 <scalbn+0x92>
 801389a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801389e:	3a36      	subs	r2, #54	; 0x36
 80138a0:	4432      	add	r2, r6
 80138a2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80138a6:	428a      	cmp	r2, r1
 80138a8:	dd0b      	ble.n	80138c2 <scalbn+0x82>
 80138aa:	ec45 4b11 	vmov	d1, r4, r5
 80138ae:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8013920 <scalbn+0xe0>
 80138b2:	f000 f83f 	bl	8013934 <copysign>
 80138b6:	a31a      	add	r3, pc, #104	; (adr r3, 8013920 <scalbn+0xe0>)
 80138b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138bc:	ec51 0b10 	vmov	r0, r1, d0
 80138c0:	e7da      	b.n	8013878 <scalbn+0x38>
 80138c2:	2a00      	cmp	r2, #0
 80138c4:	dd08      	ble.n	80138d8 <scalbn+0x98>
 80138c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80138ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80138ce:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80138d2:	ec45 4b10 	vmov	d0, r4, r5
 80138d6:	bd70      	pop	{r4, r5, r6, pc}
 80138d8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80138dc:	da0d      	bge.n	80138fa <scalbn+0xba>
 80138de:	f24c 3350 	movw	r3, #50000	; 0xc350
 80138e2:	429e      	cmp	r6, r3
 80138e4:	ec45 4b11 	vmov	d1, r4, r5
 80138e8:	dce1      	bgt.n	80138ae <scalbn+0x6e>
 80138ea:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8013918 <scalbn+0xd8>
 80138ee:	f000 f821 	bl	8013934 <copysign>
 80138f2:	a309      	add	r3, pc, #36	; (adr r3, 8013918 <scalbn+0xd8>)
 80138f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138f8:	e7e0      	b.n	80138bc <scalbn+0x7c>
 80138fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80138fe:	3236      	adds	r2, #54	; 0x36
 8013900:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013904:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013908:	4620      	mov	r0, r4
 801390a:	4629      	mov	r1, r5
 801390c:	2200      	movs	r2, #0
 801390e:	4b08      	ldr	r3, [pc, #32]	; (8013930 <scalbn+0xf0>)
 8013910:	e7b2      	b.n	8013878 <scalbn+0x38>
 8013912:	bf00      	nop
 8013914:	f3af 8000 	nop.w
 8013918:	c2f8f359 	.word	0xc2f8f359
 801391c:	01a56e1f 	.word	0x01a56e1f
 8013920:	8800759c 	.word	0x8800759c
 8013924:	7e37e43c 	.word	0x7e37e43c
 8013928:	43500000 	.word	0x43500000
 801392c:	ffff3cb0 	.word	0xffff3cb0
 8013930:	3c900000 	.word	0x3c900000

08013934 <copysign>:
 8013934:	ec53 2b10 	vmov	r2, r3, d0
 8013938:	ee11 0a90 	vmov	r0, s3
 801393c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013940:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013944:	ea41 0300 	orr.w	r3, r1, r0
 8013948:	ec43 2b10 	vmov	d0, r2, r3
 801394c:	4770      	bx	lr
	...

08013950 <__errno>:
 8013950:	4b01      	ldr	r3, [pc, #4]	; (8013958 <__errno+0x8>)
 8013952:	6818      	ldr	r0, [r3, #0]
 8013954:	4770      	bx	lr
 8013956:	bf00      	nop
 8013958:	20000040 	.word	0x20000040

0801395c <_init>:
 801395c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801395e:	bf00      	nop
 8013960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013962:	bc08      	pop	{r3}
 8013964:	469e      	mov	lr, r3
 8013966:	4770      	bx	lr

08013968 <_fini>:
 8013968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801396a:	bf00      	nop
 801396c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801396e:	bc08      	pop	{r3}
 8013970:	469e      	mov	lr, r3
 8013972:	4770      	bx	lr
