// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer2_out_dout,
        layer2_out_num_data_valid,
        layer2_out_fifo_cap,
        layer2_out_empty_n,
        layer2_out_read,
        layer4_out_din,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_full_n,
        layer4_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer2_out_dout;
input  [10:0] layer2_out_num_data_valid;
input  [10:0] layer2_out_fifo_cap;
input   layer2_out_empty_n;
output   layer2_out_read;
output  [95:0] layer4_out_din;
input  [10:0] layer4_out_num_data_valid;
input  [10:0] layer4_out_fifo_cap;
input   layer4_out_full_n;
output   layer4_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer2_out_read;
reg layer4_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_303_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer2_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer4_out_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] layer2_out_read_reg_2644;
wire   [0:0] icmp_ln1649_fu_474_p2;
reg   [0:0] icmp_ln1649_reg_2664;
wire   [5:0] p_Val2_292_fu_532_p2;
reg   [5:0] p_Val2_292_reg_2669;
wire   [0:0] Range1_all_ones_fu_548_p2;
reg   [0:0] Range1_all_ones_reg_2675;
wire   [0:0] Range1_all_zeros_fu_554_p2;
reg   [0:0] Range1_all_zeros_reg_2680;
wire   [0:0] icmp_ln1649_143_fu_560_p2;
reg   [0:0] icmp_ln1649_143_reg_2686;
wire   [5:0] p_Val2_294_fu_624_p2;
reg   [5:0] p_Val2_294_reg_2691;
wire   [0:0] Range1_all_ones_143_fu_640_p2;
reg   [0:0] Range1_all_ones_143_reg_2697;
wire   [0:0] Range1_all_zeros_143_fu_646_p2;
reg   [0:0] Range1_all_zeros_143_reg_2702;
wire   [0:0] icmp_ln1649_144_fu_652_p2;
reg   [0:0] icmp_ln1649_144_reg_2708;
wire   [5:0] p_Val2_296_fu_716_p2;
reg   [5:0] p_Val2_296_reg_2713;
wire   [0:0] Range1_all_ones_144_fu_732_p2;
reg   [0:0] Range1_all_ones_144_reg_2719;
wire   [0:0] Range1_all_zeros_144_fu_738_p2;
reg   [0:0] Range1_all_zeros_144_reg_2724;
wire   [0:0] icmp_ln1649_145_fu_744_p2;
reg   [0:0] icmp_ln1649_145_reg_2730;
wire   [5:0] p_Val2_298_fu_808_p2;
reg   [5:0] p_Val2_298_reg_2735;
wire   [0:0] Range1_all_ones_145_fu_824_p2;
reg   [0:0] Range1_all_ones_145_reg_2741;
wire   [0:0] Range1_all_zeros_145_fu_830_p2;
reg   [0:0] Range1_all_zeros_145_reg_2746;
wire   [0:0] icmp_ln1649_146_fu_836_p2;
reg   [0:0] icmp_ln1649_146_reg_2752;
wire   [5:0] p_Val2_299_fu_900_p2;
reg   [5:0] p_Val2_299_reg_2757;
wire   [0:0] Range1_all_ones_146_fu_916_p2;
reg   [0:0] Range1_all_ones_146_reg_2763;
wire   [0:0] Range1_all_zeros_146_fu_922_p2;
reg   [0:0] Range1_all_zeros_146_reg_2768;
wire   [0:0] icmp_ln1649_147_fu_928_p2;
reg   [0:0] icmp_ln1649_147_reg_2774;
wire   [5:0] p_Val2_300_fu_992_p2;
reg   [5:0] p_Val2_300_reg_2779;
wire   [0:0] Range1_all_ones_147_fu_1008_p2;
reg   [0:0] Range1_all_ones_147_reg_2785;
wire   [0:0] Range1_all_zeros_147_fu_1014_p2;
reg   [0:0] Range1_all_zeros_147_reg_2790;
wire   [0:0] icmp_ln1649_148_fu_1020_p2;
reg   [0:0] icmp_ln1649_148_reg_2796;
wire   [5:0] p_Val2_301_fu_1084_p2;
reg   [5:0] p_Val2_301_reg_2801;
wire   [0:0] Range1_all_ones_148_fu_1100_p2;
reg   [0:0] Range1_all_ones_148_reg_2807;
wire   [0:0] Range1_all_zeros_148_fu_1106_p2;
reg   [0:0] Range1_all_zeros_148_reg_2812;
wire   [0:0] icmp_ln1649_149_fu_1112_p2;
reg   [0:0] icmp_ln1649_149_reg_2818;
wire   [5:0] p_Val2_302_fu_1176_p2;
reg   [5:0] p_Val2_302_reg_2823;
wire   [0:0] Range1_all_ones_149_fu_1192_p2;
reg   [0:0] Range1_all_ones_149_reg_2829;
wire   [0:0] Range1_all_zeros_149_fu_1198_p2;
reg   [0:0] Range1_all_zeros_149_reg_2834;
wire   [0:0] icmp_ln1649_150_fu_1204_p2;
reg   [0:0] icmp_ln1649_150_reg_2840;
wire   [5:0] p_Val2_303_fu_1268_p2;
reg   [5:0] p_Val2_303_reg_2845;
wire   [0:0] Range1_all_ones_150_fu_1284_p2;
reg   [0:0] Range1_all_ones_150_reg_2851;
wire   [0:0] Range1_all_zeros_150_fu_1290_p2;
reg   [0:0] Range1_all_zeros_150_reg_2856;
wire   [0:0] icmp_ln1649_151_fu_1296_p2;
reg   [0:0] icmp_ln1649_151_reg_2862;
wire   [5:0] p_Val2_304_fu_1360_p2;
reg   [5:0] p_Val2_304_reg_2867;
wire   [0:0] Range1_all_ones_151_fu_1376_p2;
reg   [0:0] Range1_all_ones_151_reg_2873;
wire   [0:0] Range1_all_zeros_151_fu_1382_p2;
reg   [0:0] Range1_all_zeros_151_reg_2878;
wire   [0:0] icmp_ln1649_152_fu_1388_p2;
reg   [0:0] icmp_ln1649_152_reg_2884;
wire   [5:0] p_Val2_305_fu_1452_p2;
reg   [5:0] p_Val2_305_reg_2889;
wire   [0:0] Range1_all_ones_152_fu_1468_p2;
reg   [0:0] Range1_all_ones_152_reg_2895;
wire   [0:0] Range1_all_zeros_152_fu_1474_p2;
reg   [0:0] Range1_all_zeros_152_reg_2900;
wire   [0:0] icmp_ln1649_153_fu_1480_p2;
reg   [0:0] icmp_ln1649_153_reg_2906;
wire   [5:0] p_Val2_306_fu_1544_p2;
reg   [5:0] p_Val2_306_reg_2911;
wire   [0:0] Range1_all_ones_153_fu_1560_p2;
reg   [0:0] Range1_all_ones_153_reg_2917;
wire   [0:0] Range1_all_zeros_153_fu_1566_p2;
reg   [0:0] Range1_all_zeros_153_reg_2922;
wire   [0:0] icmp_ln1649_154_fu_1572_p2;
reg   [0:0] icmp_ln1649_154_reg_2928;
wire   [5:0] p_Val2_307_fu_1636_p2;
reg   [5:0] p_Val2_307_reg_2933;
wire   [0:0] Range1_all_ones_154_fu_1652_p2;
reg   [0:0] Range1_all_ones_154_reg_2939;
wire   [0:0] Range1_all_zeros_154_fu_1658_p2;
reg   [0:0] Range1_all_zeros_154_reg_2944;
wire   [0:0] icmp_ln1649_155_fu_1664_p2;
reg   [0:0] icmp_ln1649_155_reg_2950;
wire   [5:0] p_Val2_308_fu_1728_p2;
reg   [5:0] p_Val2_308_reg_2955;
wire   [0:0] Range1_all_ones_155_fu_1744_p2;
reg   [0:0] Range1_all_ones_155_reg_2961;
wire   [0:0] Range1_all_zeros_155_fu_1750_p2;
reg   [0:0] Range1_all_zeros_155_reg_2966;
wire   [0:0] icmp_ln1649_156_fu_1756_p2;
reg   [0:0] icmp_ln1649_156_reg_2972;
wire   [5:0] p_Val2_311_fu_1820_p2;
reg   [5:0] p_Val2_311_reg_2977;
wire   [0:0] Range1_all_ones_156_fu_1836_p2;
reg   [0:0] Range1_all_ones_156_reg_2983;
wire   [0:0] Range1_all_zeros_156_fu_1842_p2;
reg   [0:0] Range1_all_zeros_156_reg_2988;
wire   [0:0] icmp_ln1649_157_fu_1848_p2;
reg   [0:0] icmp_ln1649_157_reg_2994;
wire   [5:0] p_Val2_313_fu_1912_p2;
reg   [5:0] p_Val2_313_reg_2999;
wire   [0:0] Range1_all_ones_157_fu_1928_p2;
reg   [0:0] Range1_all_ones_157_reg_3005;
wire   [0:0] Range1_all_zeros_157_fu_1934_p2;
reg   [0:0] Range1_all_zeros_157_reg_3010;
reg   [9:0] i_fu_278;
wire   [9:0] i_6_fu_309_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i_5;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] in_data_data_fu_320_p1;
wire   [2:0] trunc_ln828_fu_506_p1;
wire   [0:0] p_Result_s_fu_490_p3;
wire   [0:0] r_fu_510_p2;
wire   [0:0] or_ln374_fu_516_p2;
wire   [0:0] p_Result_840_fu_498_p3;
wire   [0:0] and_ln374_fu_522_p2;
wire   [5:0] p_Val2_210_fu_480_p4;
wire   [5:0] zext_ln377_fu_528_p1;
wire   [5:0] tmp_s_fu_538_p4;
wire   [15:0] in_data_data_28_fu_344_p4;
wire   [2:0] tmp_281_fu_592_p4;
wire   [0:0] p_Result_797_fu_576_p3;
wire   [0:0] r_143_fu_602_p2;
wire   [0:0] or_ln374_143_fu_608_p2;
wire   [0:0] p_Result_842_fu_584_p3;
wire   [0:0] and_ln374_143_fu_614_p2;
wire   [5:0] p_Val2_211_fu_566_p4;
wire   [5:0] zext_ln377_143_fu_620_p1;
wire   [5:0] tmp_282_fu_630_p4;
wire   [15:0] in_data_data_29_fu_354_p4;
wire   [2:0] tmp_283_fu_684_p4;
wire   [0:0] p_Result_800_fu_668_p3;
wire   [0:0] r_144_fu_694_p2;
wire   [0:0] or_ln374_144_fu_700_p2;
wire   [0:0] p_Result_844_fu_676_p3;
wire   [0:0] and_ln374_144_fu_706_p2;
wire   [5:0] p_Val2_212_fu_658_p4;
wire   [5:0] zext_ln377_144_fu_712_p1;
wire   [5:0] tmp_284_fu_722_p4;
wire   [15:0] in_data_data_30_fu_364_p4;
wire   [2:0] tmp_285_fu_776_p4;
wire   [0:0] p_Result_803_fu_760_p3;
wire   [0:0] r_145_fu_786_p2;
wire   [0:0] or_ln374_145_fu_792_p2;
wire   [0:0] p_Result_846_fu_768_p3;
wire   [0:0] and_ln374_145_fu_798_p2;
wire   [5:0] p_Val2_213_fu_750_p4;
wire   [5:0] zext_ln377_145_fu_804_p1;
wire   [5:0] tmp_286_fu_814_p4;
wire   [15:0] p_Val2_209_fu_374_p4;
wire   [2:0] tmp_fu_868_p4;
wire   [0:0] p_Result_806_fu_852_p3;
wire   [0:0] r_146_fu_878_p2;
wire   [0:0] or_ln374_146_fu_884_p2;
wire   [0:0] p_Result_848_fu_860_p3;
wire   [0:0] and_ln374_146_fu_890_p2;
wire   [5:0] p_Val2_214_fu_842_p4;
wire   [5:0] zext_ln377_146_fu_896_p1;
wire   [5:0] tmp_287_fu_906_p4;
wire   [15:0] p_Val2_121_fu_384_p4;
wire   [2:0] tmp_288_fu_960_p4;
wire   [0:0] p_Result_809_fu_944_p3;
wire   [0:0] r_147_fu_970_p2;
wire   [0:0] or_ln374_147_fu_976_p2;
wire   [0:0] p_Result_850_fu_952_p3;
wire   [0:0] and_ln374_147_fu_982_p2;
wire   [5:0] p_Val2_215_fu_934_p4;
wire   [5:0] zext_ln377_147_fu_988_p1;
wire   [5:0] tmp_289_fu_998_p4;
wire   [15:0] p_Val2_122_fu_394_p4;
wire   [2:0] tmp_290_fu_1052_p4;
wire   [0:0] p_Result_812_fu_1036_p3;
wire   [0:0] r_148_fu_1062_p2;
wire   [0:0] or_ln374_148_fu_1068_p2;
wire   [0:0] p_Result_852_fu_1044_p3;
wire   [0:0] and_ln374_148_fu_1074_p2;
wire   [5:0] p_Val2_216_fu_1026_p4;
wire   [5:0] zext_ln377_148_fu_1080_p1;
wire   [5:0] tmp_291_fu_1090_p4;
wire   [15:0] p_Val2_123_fu_404_p4;
wire   [2:0] tmp_292_fu_1144_p4;
wire   [0:0] p_Result_815_fu_1128_p3;
wire   [0:0] r_149_fu_1154_p2;
wire   [0:0] or_ln374_149_fu_1160_p2;
wire   [0:0] p_Result_854_fu_1136_p3;
wire   [0:0] and_ln374_149_fu_1166_p2;
wire   [5:0] p_Val2_217_fu_1118_p4;
wire   [5:0] zext_ln377_149_fu_1172_p1;
wire   [5:0] tmp_293_fu_1182_p4;
wire   [15:0] p_Val2_124_fu_414_p4;
wire   [2:0] tmp_294_fu_1236_p4;
wire   [0:0] p_Result_818_fu_1220_p3;
wire   [0:0] r_150_fu_1246_p2;
wire   [0:0] or_ln374_150_fu_1252_p2;
wire   [0:0] p_Result_856_fu_1228_p3;
wire   [0:0] and_ln374_150_fu_1258_p2;
wire   [5:0] p_Val2_218_fu_1210_p4;
wire   [5:0] zext_ln377_150_fu_1264_p1;
wire   [5:0] tmp_295_fu_1274_p4;
wire   [15:0] p_Val2_125_fu_424_p4;
wire   [2:0] tmp_296_fu_1328_p4;
wire   [0:0] p_Result_821_fu_1312_p3;
wire   [0:0] r_151_fu_1338_p2;
wire   [0:0] or_ln374_151_fu_1344_p2;
wire   [0:0] p_Result_858_fu_1320_p3;
wire   [0:0] and_ln374_151_fu_1350_p2;
wire   [5:0] p_Val2_219_fu_1302_p4;
wire   [5:0] zext_ln377_151_fu_1356_p1;
wire   [5:0] tmp_297_fu_1366_p4;
wire   [15:0] p_Val2_126_fu_434_p4;
wire   [2:0] tmp_298_fu_1420_p4;
wire   [0:0] p_Result_824_fu_1404_p3;
wire   [0:0] r_152_fu_1430_p2;
wire   [0:0] or_ln374_152_fu_1436_p2;
wire   [0:0] p_Result_860_fu_1412_p3;
wire   [0:0] and_ln374_152_fu_1442_p2;
wire   [5:0] p_Val2_220_fu_1394_p4;
wire   [5:0] zext_ln377_152_fu_1448_p1;
wire   [5:0] tmp_299_fu_1458_p4;
wire   [15:0] p_Val2_127_fu_444_p4;
wire   [2:0] tmp_300_fu_1512_p4;
wire   [0:0] p_Result_827_fu_1496_p3;
wire   [0:0] r_153_fu_1522_p2;
wire   [0:0] or_ln374_153_fu_1528_p2;
wire   [0:0] p_Result_862_fu_1504_p3;
wire   [0:0] and_ln374_153_fu_1534_p2;
wire   [5:0] p_Val2_221_fu_1486_p4;
wire   [5:0] zext_ln377_153_fu_1540_p1;
wire   [5:0] tmp_301_fu_1550_p4;
wire   [15:0] p_Val2_128_fu_454_p4;
wire   [2:0] tmp_302_fu_1604_p4;
wire   [0:0] p_Result_830_fu_1588_p3;
wire   [0:0] r_154_fu_1614_p2;
wire   [0:0] or_ln374_154_fu_1620_p2;
wire   [0:0] p_Result_864_fu_1596_p3;
wire   [0:0] and_ln374_154_fu_1626_p2;
wire   [5:0] p_Val2_222_fu_1578_p4;
wire   [5:0] zext_ln377_154_fu_1632_p1;
wire   [5:0] tmp_303_fu_1642_p4;
wire   [15:0] p_Val2_129_fu_464_p4;
wire   [2:0] tmp_304_fu_1696_p4;
wire   [0:0] p_Result_833_fu_1680_p3;
wire   [0:0] r_155_fu_1706_p2;
wire   [0:0] or_ln374_155_fu_1712_p2;
wire   [0:0] p_Result_866_fu_1688_p3;
wire   [0:0] and_ln374_155_fu_1718_p2;
wire   [5:0] p_Val2_223_fu_1670_p4;
wire   [5:0] zext_ln377_155_fu_1724_p1;
wire   [5:0] tmp_305_fu_1734_p4;
wire   [15:0] p_Val2_309_fu_324_p4;
wire   [2:0] tmp_306_fu_1788_p4;
wire   [0:0] p_Result_836_fu_1772_p3;
wire   [0:0] r_156_fu_1798_p2;
wire   [0:0] or_ln374_156_fu_1804_p2;
wire   [0:0] p_Result_868_fu_1780_p3;
wire   [0:0] and_ln374_156_fu_1810_p2;
wire   [5:0] p_Val2_310_fu_1762_p4;
wire   [5:0] zext_ln377_156_fu_1816_p1;
wire   [5:0] tmp_307_fu_1826_p4;
wire   [15:0] p_Val2_208_fu_334_p4;
wire   [2:0] tmp_308_fu_1880_p4;
wire   [0:0] p_Result_839_fu_1864_p3;
wire   [0:0] r_157_fu_1890_p2;
wire   [0:0] or_ln374_157_fu_1896_p2;
wire   [0:0] p_Result_870_fu_1872_p3;
wire   [0:0] and_ln374_157_fu_1902_p2;
wire   [5:0] p_Val2_312_fu_1854_p4;
wire   [5:0] zext_ln377_157_fu_1908_p1;
wire   [5:0] tmp_309_fu_1918_p4;
wire   [0:0] tmp_714_fu_1947_p3;
wire   [0:0] p_Result_841_fu_1940_p3;
wire   [0:0] select_ln888_fu_1954_p3;
wire   [0:0] deleted_zeros_fu_1960_p3;
wire   [5:0] out_data_data_fu_1967_p3;
wire   [0:0] tmp_718_fu_1988_p3;
wire   [0:0] p_Result_843_fu_1981_p3;
wire   [0:0] select_ln888_143_fu_1995_p3;
wire   [0:0] deleted_zeros_143_fu_2001_p3;
wire   [5:0] out_data_data_32_fu_2008_p3;
wire   [0:0] tmp_722_fu_2029_p3;
wire   [0:0] p_Result_845_fu_2022_p3;
wire   [0:0] select_ln888_144_fu_2036_p3;
wire   [0:0] deleted_zeros_144_fu_2042_p3;
wire   [5:0] out_data_data_34_fu_2049_p3;
wire   [0:0] tmp_726_fu_2070_p3;
wire   [0:0] p_Result_847_fu_2063_p3;
wire   [0:0] select_ln888_145_fu_2077_p3;
wire   [0:0] deleted_zeros_145_fu_2083_p3;
wire   [5:0] out_data_data_36_fu_2090_p3;
wire   [0:0] tmp_730_fu_2111_p3;
wire   [0:0] p_Result_849_fu_2104_p3;
wire   [0:0] select_ln888_146_fu_2118_p3;
wire   [0:0] deleted_zeros_146_fu_2124_p3;
wire   [5:0] out_data_data_38_fu_2131_p3;
wire   [0:0] tmp_734_fu_2152_p3;
wire   [0:0] p_Result_851_fu_2145_p3;
wire   [0:0] select_ln888_147_fu_2159_p3;
wire   [0:0] deleted_zeros_147_fu_2165_p3;
wire   [5:0] out_data_data_40_fu_2172_p3;
wire   [0:0] tmp_738_fu_2193_p3;
wire   [0:0] p_Result_853_fu_2186_p3;
wire   [0:0] select_ln888_148_fu_2200_p3;
wire   [0:0] deleted_zeros_148_fu_2206_p3;
wire   [5:0] out_data_data_42_fu_2213_p3;
wire   [0:0] tmp_742_fu_2234_p3;
wire   [0:0] p_Result_855_fu_2227_p3;
wire   [0:0] select_ln888_149_fu_2241_p3;
wire   [0:0] deleted_zeros_149_fu_2247_p3;
wire   [5:0] out_data_data_44_fu_2254_p3;
wire   [0:0] tmp_746_fu_2275_p3;
wire   [0:0] p_Result_857_fu_2268_p3;
wire   [0:0] select_ln888_150_fu_2282_p3;
wire   [0:0] deleted_zeros_150_fu_2288_p3;
wire   [5:0] select_ln302_fu_2295_p3;
wire   [0:0] tmp_750_fu_2316_p3;
wire   [0:0] p_Result_859_fu_2309_p3;
wire   [0:0] select_ln888_151_fu_2323_p3;
wire   [0:0] deleted_zeros_151_fu_2329_p3;
wire   [5:0] select_ln302_127_fu_2336_p3;
wire   [0:0] tmp_754_fu_2357_p3;
wire   [0:0] p_Result_861_fu_2350_p3;
wire   [0:0] select_ln888_152_fu_2364_p3;
wire   [0:0] deleted_zeros_152_fu_2370_p3;
wire   [5:0] select_ln302_128_fu_2377_p3;
wire   [0:0] tmp_758_fu_2398_p3;
wire   [0:0] p_Result_863_fu_2391_p3;
wire   [0:0] select_ln888_153_fu_2405_p3;
wire   [0:0] deleted_zeros_153_fu_2411_p3;
wire   [5:0] select_ln302_129_fu_2418_p3;
wire   [0:0] tmp_762_fu_2439_p3;
wire   [0:0] p_Result_865_fu_2432_p3;
wire   [0:0] select_ln888_154_fu_2446_p3;
wire   [0:0] deleted_zeros_154_fu_2452_p3;
wire   [5:0] select_ln302_130_fu_2459_p3;
wire   [0:0] tmp_766_fu_2480_p3;
wire   [0:0] p_Result_867_fu_2473_p3;
wire   [0:0] select_ln888_155_fu_2487_p3;
wire   [0:0] deleted_zeros_155_fu_2493_p3;
wire   [5:0] select_ln302_131_fu_2500_p3;
wire   [0:0] tmp_770_fu_2521_p3;
wire   [0:0] p_Result_869_fu_2514_p3;
wire   [0:0] select_ln888_156_fu_2528_p3;
wire   [0:0] deleted_zeros_156_fu_2534_p3;
wire   [5:0] select_ln302_132_fu_2541_p3;
wire   [0:0] tmp_774_fu_2562_p3;
wire   [0:0] p_Result_871_fu_2555_p3;
wire   [0:0] select_ln888_157_fu_2569_p3;
wire   [0:0] deleted_zeros_157_fu_2575_p3;
wire   [5:0] select_ln302_133_fu_2582_p3;
wire   [5:0] select_ln1649_133_fu_2589_p3;
wire   [5:0] select_ln1649_132_fu_2548_p3;
wire   [5:0] select_ln1649_131_fu_2507_p3;
wire   [5:0] select_ln1649_130_fu_2466_p3;
wire   [5:0] select_ln1649_129_fu_2425_p3;
wire   [5:0] select_ln1649_128_fu_2384_p3;
wire   [5:0] select_ln1649_127_fu_2343_p3;
wire   [5:0] select_ln1649_fu_2302_p3;
wire   [5:0] out_data_data_45_fu_2261_p3;
wire   [5:0] out_data_data_43_fu_2220_p3;
wire   [5:0] out_data_data_41_fu_2179_p3;
wire   [5:0] out_data_data_39_fu_2138_p3;
wire   [5:0] out_data_data_37_fu_2097_p3;
wire   [5:0] out_data_data_35_fu_2056_p3;
wire   [5:0] out_data_data_33_fu_2015_p3;
wire   [5:0] out_data_data_31_fu_1974_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_240;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_240)) begin
        if ((icmp_ln41_fu_303_p2 == 1'd0)) begin
            i_fu_278 <= i_6_fu_309_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_278 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Range1_all_ones_143_reg_2697 <= Range1_all_ones_143_fu_640_p2;
        Range1_all_ones_144_reg_2719 <= Range1_all_ones_144_fu_732_p2;
        Range1_all_ones_145_reg_2741 <= Range1_all_ones_145_fu_824_p2;
        Range1_all_ones_146_reg_2763 <= Range1_all_ones_146_fu_916_p2;
        Range1_all_ones_147_reg_2785 <= Range1_all_ones_147_fu_1008_p2;
        Range1_all_ones_148_reg_2807 <= Range1_all_ones_148_fu_1100_p2;
        Range1_all_ones_149_reg_2829 <= Range1_all_ones_149_fu_1192_p2;
        Range1_all_ones_150_reg_2851 <= Range1_all_ones_150_fu_1284_p2;
        Range1_all_ones_151_reg_2873 <= Range1_all_ones_151_fu_1376_p2;
        Range1_all_ones_152_reg_2895 <= Range1_all_ones_152_fu_1468_p2;
        Range1_all_ones_153_reg_2917 <= Range1_all_ones_153_fu_1560_p2;
        Range1_all_ones_154_reg_2939 <= Range1_all_ones_154_fu_1652_p2;
        Range1_all_ones_155_reg_2961 <= Range1_all_ones_155_fu_1744_p2;
        Range1_all_ones_156_reg_2983 <= Range1_all_ones_156_fu_1836_p2;
        Range1_all_ones_157_reg_3005 <= Range1_all_ones_157_fu_1928_p2;
        Range1_all_ones_reg_2675 <= Range1_all_ones_fu_548_p2;
        Range1_all_zeros_143_reg_2702 <= Range1_all_zeros_143_fu_646_p2;
        Range1_all_zeros_144_reg_2724 <= Range1_all_zeros_144_fu_738_p2;
        Range1_all_zeros_145_reg_2746 <= Range1_all_zeros_145_fu_830_p2;
        Range1_all_zeros_146_reg_2768 <= Range1_all_zeros_146_fu_922_p2;
        Range1_all_zeros_147_reg_2790 <= Range1_all_zeros_147_fu_1014_p2;
        Range1_all_zeros_148_reg_2812 <= Range1_all_zeros_148_fu_1106_p2;
        Range1_all_zeros_149_reg_2834 <= Range1_all_zeros_149_fu_1198_p2;
        Range1_all_zeros_150_reg_2856 <= Range1_all_zeros_150_fu_1290_p2;
        Range1_all_zeros_151_reg_2878 <= Range1_all_zeros_151_fu_1382_p2;
        Range1_all_zeros_152_reg_2900 <= Range1_all_zeros_152_fu_1474_p2;
        Range1_all_zeros_153_reg_2922 <= Range1_all_zeros_153_fu_1566_p2;
        Range1_all_zeros_154_reg_2944 <= Range1_all_zeros_154_fu_1658_p2;
        Range1_all_zeros_155_reg_2966 <= Range1_all_zeros_155_fu_1750_p2;
        Range1_all_zeros_156_reg_2988 <= Range1_all_zeros_156_fu_1842_p2;
        Range1_all_zeros_157_reg_3010 <= Range1_all_zeros_157_fu_1934_p2;
        Range1_all_zeros_reg_2680 <= Range1_all_zeros_fu_554_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln1649_143_reg_2686 <= icmp_ln1649_143_fu_560_p2;
        icmp_ln1649_144_reg_2708 <= icmp_ln1649_144_fu_652_p2;
        icmp_ln1649_145_reg_2730 <= icmp_ln1649_145_fu_744_p2;
        icmp_ln1649_146_reg_2752 <= icmp_ln1649_146_fu_836_p2;
        icmp_ln1649_147_reg_2774 <= icmp_ln1649_147_fu_928_p2;
        icmp_ln1649_148_reg_2796 <= icmp_ln1649_148_fu_1020_p2;
        icmp_ln1649_149_reg_2818 <= icmp_ln1649_149_fu_1112_p2;
        icmp_ln1649_150_reg_2840 <= icmp_ln1649_150_fu_1204_p2;
        icmp_ln1649_151_reg_2862 <= icmp_ln1649_151_fu_1296_p2;
        icmp_ln1649_152_reg_2884 <= icmp_ln1649_152_fu_1388_p2;
        icmp_ln1649_153_reg_2906 <= icmp_ln1649_153_fu_1480_p2;
        icmp_ln1649_154_reg_2928 <= icmp_ln1649_154_fu_1572_p2;
        icmp_ln1649_155_reg_2950 <= icmp_ln1649_155_fu_1664_p2;
        icmp_ln1649_156_reg_2972 <= icmp_ln1649_156_fu_1756_p2;
        icmp_ln1649_157_reg_2994 <= icmp_ln1649_157_fu_1848_p2;
        icmp_ln1649_reg_2664 <= icmp_ln1649_fu_474_p2;
        layer2_out_read_reg_2644 <= layer2_out_dout;
        p_Val2_292_reg_2669 <= p_Val2_292_fu_532_p2;
        p_Val2_294_reg_2691 <= p_Val2_294_fu_624_p2;
        p_Val2_296_reg_2713 <= p_Val2_296_fu_716_p2;
        p_Val2_298_reg_2735 <= p_Val2_298_fu_808_p2;
        p_Val2_299_reg_2757 <= p_Val2_299_fu_900_p2;
        p_Val2_300_reg_2779 <= p_Val2_300_fu_992_p2;
        p_Val2_301_reg_2801 <= p_Val2_301_fu_1084_p2;
        p_Val2_302_reg_2823 <= p_Val2_302_fu_1176_p2;
        p_Val2_303_reg_2845 <= p_Val2_303_fu_1268_p2;
        p_Val2_304_reg_2867 <= p_Val2_304_fu_1360_p2;
        p_Val2_305_reg_2889 <= p_Val2_305_fu_1452_p2;
        p_Val2_306_reg_2911 <= p_Val2_306_fu_1544_p2;
        p_Val2_307_reg_2933 <= p_Val2_307_fu_1636_p2;
        p_Val2_308_reg_2955 <= p_Val2_308_fu_1728_p2;
        p_Val2_311_reg_2977 <= p_Val2_311_fu_1820_p2;
        p_Val2_313_reg_2999 <= p_Val2_313_fu_1912_p2;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_303_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 10'd0;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_out_blk_n = layer2_out_empty_n;
    end else begin
        layer2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_out_read = 1'b1;
    end else begin
        layer2_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer4_out_blk_n = layer4_out_full_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer4_out_write = 1'b1;
    end else begin
        layer4_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_143_fu_640_p2 = ((tmp_282_fu_630_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_144_fu_732_p2 = ((tmp_284_fu_722_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_145_fu_824_p2 = ((tmp_286_fu_814_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_146_fu_916_p2 = ((tmp_287_fu_906_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_147_fu_1008_p2 = ((tmp_289_fu_998_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_148_fu_1100_p2 = ((tmp_291_fu_1090_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_149_fu_1192_p2 = ((tmp_293_fu_1182_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_150_fu_1284_p2 = ((tmp_295_fu_1274_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_151_fu_1376_p2 = ((tmp_297_fu_1366_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_152_fu_1468_p2 = ((tmp_299_fu_1458_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_153_fu_1560_p2 = ((tmp_301_fu_1550_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_154_fu_1652_p2 = ((tmp_303_fu_1642_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_155_fu_1744_p2 = ((tmp_305_fu_1734_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_156_fu_1836_p2 = ((tmp_307_fu_1826_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_157_fu_1928_p2 = ((tmp_309_fu_1918_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_548_p2 = ((tmp_s_fu_538_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_zeros_143_fu_646_p2 = ((tmp_282_fu_630_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_144_fu_738_p2 = ((tmp_284_fu_722_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_145_fu_830_p2 = ((tmp_286_fu_814_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_146_fu_922_p2 = ((tmp_287_fu_906_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_147_fu_1014_p2 = ((tmp_289_fu_998_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_148_fu_1106_p2 = ((tmp_291_fu_1090_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_149_fu_1198_p2 = ((tmp_293_fu_1182_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_150_fu_1290_p2 = ((tmp_295_fu_1274_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_151_fu_1382_p2 = ((tmp_297_fu_1366_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_152_fu_1474_p2 = ((tmp_299_fu_1458_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_153_fu_1566_p2 = ((tmp_301_fu_1550_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_154_fu_1658_p2 = ((tmp_303_fu_1642_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_155_fu_1750_p2 = ((tmp_305_fu_1734_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_156_fu_1842_p2 = ((tmp_307_fu_1826_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_157_fu_1934_p2 = ((tmp_309_fu_1918_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_554_p2 = ((tmp_s_fu_538_p4 == 6'd0) ? 1'b1 : 1'b0);

assign and_ln374_143_fu_614_p2 = (p_Result_842_fu_584_p3 & or_ln374_143_fu_608_p2);

assign and_ln374_144_fu_706_p2 = (p_Result_844_fu_676_p3 & or_ln374_144_fu_700_p2);

assign and_ln374_145_fu_798_p2 = (p_Result_846_fu_768_p3 & or_ln374_145_fu_792_p2);

assign and_ln374_146_fu_890_p2 = (p_Result_848_fu_860_p3 & or_ln374_146_fu_884_p2);

assign and_ln374_147_fu_982_p2 = (p_Result_850_fu_952_p3 & or_ln374_147_fu_976_p2);

assign and_ln374_148_fu_1074_p2 = (p_Result_852_fu_1044_p3 & or_ln374_148_fu_1068_p2);

assign and_ln374_149_fu_1166_p2 = (p_Result_854_fu_1136_p3 & or_ln374_149_fu_1160_p2);

assign and_ln374_150_fu_1258_p2 = (p_Result_856_fu_1228_p3 & or_ln374_150_fu_1252_p2);

assign and_ln374_151_fu_1350_p2 = (p_Result_858_fu_1320_p3 & or_ln374_151_fu_1344_p2);

assign and_ln374_152_fu_1442_p2 = (p_Result_860_fu_1412_p3 & or_ln374_152_fu_1436_p2);

assign and_ln374_153_fu_1534_p2 = (p_Result_862_fu_1504_p3 & or_ln374_153_fu_1528_p2);

assign and_ln374_154_fu_1626_p2 = (p_Result_864_fu_1596_p3 & or_ln374_154_fu_1620_p2);

assign and_ln374_155_fu_1718_p2 = (p_Result_866_fu_1688_p3 & or_ln374_155_fu_1712_p2);

assign and_ln374_156_fu_1810_p2 = (p_Result_868_fu_1780_p3 & or_ln374_156_fu_1804_p2);

assign and_ln374_157_fu_1902_p2 = (p_Result_870_fu_1872_p3 & or_ln374_157_fu_1896_p2);

assign and_ln374_fu_522_p2 = (p_Result_840_fu_498_p3 & or_ln374_fu_516_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((layer4_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((layer4_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((layer4_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer2_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (layer4_out_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_240 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign deleted_zeros_143_fu_2001_p3 = ((p_Result_843_fu_1981_p3[0:0] == 1'b1) ? select_ln888_143_fu_1995_p3 : Range1_all_zeros_143_reg_2702);

assign deleted_zeros_144_fu_2042_p3 = ((p_Result_845_fu_2022_p3[0:0] == 1'b1) ? select_ln888_144_fu_2036_p3 : Range1_all_zeros_144_reg_2724);

assign deleted_zeros_145_fu_2083_p3 = ((p_Result_847_fu_2063_p3[0:0] == 1'b1) ? select_ln888_145_fu_2077_p3 : Range1_all_zeros_145_reg_2746);

assign deleted_zeros_146_fu_2124_p3 = ((p_Result_849_fu_2104_p3[0:0] == 1'b1) ? select_ln888_146_fu_2118_p3 : Range1_all_zeros_146_reg_2768);

assign deleted_zeros_147_fu_2165_p3 = ((p_Result_851_fu_2145_p3[0:0] == 1'b1) ? select_ln888_147_fu_2159_p3 : Range1_all_zeros_147_reg_2790);

assign deleted_zeros_148_fu_2206_p3 = ((p_Result_853_fu_2186_p3[0:0] == 1'b1) ? select_ln888_148_fu_2200_p3 : Range1_all_zeros_148_reg_2812);

assign deleted_zeros_149_fu_2247_p3 = ((p_Result_855_fu_2227_p3[0:0] == 1'b1) ? select_ln888_149_fu_2241_p3 : Range1_all_zeros_149_reg_2834);

assign deleted_zeros_150_fu_2288_p3 = ((p_Result_857_fu_2268_p3[0:0] == 1'b1) ? select_ln888_150_fu_2282_p3 : Range1_all_zeros_150_reg_2856);

assign deleted_zeros_151_fu_2329_p3 = ((p_Result_859_fu_2309_p3[0:0] == 1'b1) ? select_ln888_151_fu_2323_p3 : Range1_all_zeros_151_reg_2878);

assign deleted_zeros_152_fu_2370_p3 = ((p_Result_861_fu_2350_p3[0:0] == 1'b1) ? select_ln888_152_fu_2364_p3 : Range1_all_zeros_152_reg_2900);

assign deleted_zeros_153_fu_2411_p3 = ((p_Result_863_fu_2391_p3[0:0] == 1'b1) ? select_ln888_153_fu_2405_p3 : Range1_all_zeros_153_reg_2922);

assign deleted_zeros_154_fu_2452_p3 = ((p_Result_865_fu_2432_p3[0:0] == 1'b1) ? select_ln888_154_fu_2446_p3 : Range1_all_zeros_154_reg_2944);

assign deleted_zeros_155_fu_2493_p3 = ((p_Result_867_fu_2473_p3[0:0] == 1'b1) ? select_ln888_155_fu_2487_p3 : Range1_all_zeros_155_reg_2966);

assign deleted_zeros_156_fu_2534_p3 = ((p_Result_869_fu_2514_p3[0:0] == 1'b1) ? select_ln888_156_fu_2528_p3 : Range1_all_zeros_156_reg_2988);

assign deleted_zeros_157_fu_2575_p3 = ((p_Result_871_fu_2555_p3[0:0] == 1'b1) ? select_ln888_157_fu_2569_p3 : Range1_all_zeros_157_reg_3010);

assign deleted_zeros_fu_1960_p3 = ((p_Result_841_fu_1940_p3[0:0] == 1'b1) ? select_ln888_fu_1954_p3 : Range1_all_zeros_reg_2680);

assign i_6_fu_309_p2 = (ap_sig_allocacmp_i_5 + 10'd1);

assign icmp_ln1649_143_fu_560_p2 = (($signed(in_data_data_28_fu_344_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_144_fu_652_p2 = (($signed(in_data_data_29_fu_354_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_145_fu_744_p2 = (($signed(in_data_data_30_fu_364_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_146_fu_836_p2 = (($signed(p_Val2_209_fu_374_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_147_fu_928_p2 = (($signed(p_Val2_121_fu_384_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_148_fu_1020_p2 = (($signed(p_Val2_122_fu_394_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_149_fu_1112_p2 = (($signed(p_Val2_123_fu_404_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_150_fu_1204_p2 = (($signed(p_Val2_124_fu_414_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_151_fu_1296_p2 = (($signed(p_Val2_125_fu_424_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_152_fu_1388_p2 = (($signed(p_Val2_126_fu_434_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_153_fu_1480_p2 = (($signed(p_Val2_127_fu_444_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_154_fu_1572_p2 = (($signed(p_Val2_128_fu_454_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_155_fu_1664_p2 = (($signed(p_Val2_129_fu_464_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_156_fu_1756_p2 = (($signed(p_Val2_309_fu_324_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_157_fu_1848_p2 = (($signed(p_Val2_208_fu_334_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_474_p2 = (($signed(in_data_data_fu_320_p1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_303_p2 = ((ap_sig_allocacmp_i_5 == 10'd900) ? 1'b1 : 1'b0);

assign in_data_data_28_fu_344_p4 = {{layer2_out_dout[31:16]}};

assign in_data_data_29_fu_354_p4 = {{layer2_out_dout[47:32]}};

assign in_data_data_30_fu_364_p4 = {{layer2_out_dout[63:48]}};

assign in_data_data_fu_320_p1 = layer2_out_dout[15:0];

assign layer4_out_din = {{{{{{{{{{{{{{{{select_ln1649_133_fu_2589_p3}, {select_ln1649_132_fu_2548_p3}}, {select_ln1649_131_fu_2507_p3}}, {select_ln1649_130_fu_2466_p3}}, {select_ln1649_129_fu_2425_p3}}, {select_ln1649_128_fu_2384_p3}}, {select_ln1649_127_fu_2343_p3}}, {select_ln1649_fu_2302_p3}}, {out_data_data_45_fu_2261_p3}}, {out_data_data_43_fu_2220_p3}}, {out_data_data_41_fu_2179_p3}}, {out_data_data_39_fu_2138_p3}}, {out_data_data_37_fu_2097_p3}}, {out_data_data_35_fu_2056_p3}}, {out_data_data_33_fu_2015_p3}}, {out_data_data_31_fu_1974_p3}};

assign or_ln374_143_fu_608_p2 = (r_143_fu_602_p2 | p_Result_797_fu_576_p3);

assign or_ln374_144_fu_700_p2 = (r_144_fu_694_p2 | p_Result_800_fu_668_p3);

assign or_ln374_145_fu_792_p2 = (r_145_fu_786_p2 | p_Result_803_fu_760_p3);

assign or_ln374_146_fu_884_p2 = (r_146_fu_878_p2 | p_Result_806_fu_852_p3);

assign or_ln374_147_fu_976_p2 = (r_147_fu_970_p2 | p_Result_809_fu_944_p3);

assign or_ln374_148_fu_1068_p2 = (r_148_fu_1062_p2 | p_Result_812_fu_1036_p3);

assign or_ln374_149_fu_1160_p2 = (r_149_fu_1154_p2 | p_Result_815_fu_1128_p3);

assign or_ln374_150_fu_1252_p2 = (r_150_fu_1246_p2 | p_Result_818_fu_1220_p3);

assign or_ln374_151_fu_1344_p2 = (r_151_fu_1338_p2 | p_Result_821_fu_1312_p3);

assign or_ln374_152_fu_1436_p2 = (r_152_fu_1430_p2 | p_Result_824_fu_1404_p3);

assign or_ln374_153_fu_1528_p2 = (r_153_fu_1522_p2 | p_Result_827_fu_1496_p3);

assign or_ln374_154_fu_1620_p2 = (r_154_fu_1614_p2 | p_Result_830_fu_1588_p3);

assign or_ln374_155_fu_1712_p2 = (r_155_fu_1706_p2 | p_Result_833_fu_1680_p3);

assign or_ln374_156_fu_1804_p2 = (r_156_fu_1798_p2 | p_Result_836_fu_1772_p3);

assign or_ln374_157_fu_1896_p2 = (r_157_fu_1890_p2 | p_Result_839_fu_1864_p3);

assign or_ln374_fu_516_p2 = (r_fu_510_p2 | p_Result_s_fu_490_p3);

assign out_data_data_31_fu_1974_p3 = ((icmp_ln1649_reg_2664[0:0] == 1'b1) ? out_data_data_fu_1967_p3 : 6'd0);

assign out_data_data_32_fu_2008_p3 = ((deleted_zeros_143_fu_2001_p3[0:0] == 1'b1) ? p_Val2_294_reg_2691 : 6'd63);

assign out_data_data_33_fu_2015_p3 = ((icmp_ln1649_143_reg_2686[0:0] == 1'b1) ? out_data_data_32_fu_2008_p3 : 6'd0);

assign out_data_data_34_fu_2049_p3 = ((deleted_zeros_144_fu_2042_p3[0:0] == 1'b1) ? p_Val2_296_reg_2713 : 6'd63);

assign out_data_data_35_fu_2056_p3 = ((icmp_ln1649_144_reg_2708[0:0] == 1'b1) ? out_data_data_34_fu_2049_p3 : 6'd0);

assign out_data_data_36_fu_2090_p3 = ((deleted_zeros_145_fu_2083_p3[0:0] == 1'b1) ? p_Val2_298_reg_2735 : 6'd63);

assign out_data_data_37_fu_2097_p3 = ((icmp_ln1649_145_reg_2730[0:0] == 1'b1) ? out_data_data_36_fu_2090_p3 : 6'd0);

assign out_data_data_38_fu_2131_p3 = ((deleted_zeros_146_fu_2124_p3[0:0] == 1'b1) ? p_Val2_299_reg_2757 : 6'd63);

assign out_data_data_39_fu_2138_p3 = ((icmp_ln1649_146_reg_2752[0:0] == 1'b1) ? out_data_data_38_fu_2131_p3 : 6'd0);

assign out_data_data_40_fu_2172_p3 = ((deleted_zeros_147_fu_2165_p3[0:0] == 1'b1) ? p_Val2_300_reg_2779 : 6'd63);

assign out_data_data_41_fu_2179_p3 = ((icmp_ln1649_147_reg_2774[0:0] == 1'b1) ? out_data_data_40_fu_2172_p3 : 6'd0);

assign out_data_data_42_fu_2213_p3 = ((deleted_zeros_148_fu_2206_p3[0:0] == 1'b1) ? p_Val2_301_reg_2801 : 6'd63);

assign out_data_data_43_fu_2220_p3 = ((icmp_ln1649_148_reg_2796[0:0] == 1'b1) ? out_data_data_42_fu_2213_p3 : 6'd0);

assign out_data_data_44_fu_2254_p3 = ((deleted_zeros_149_fu_2247_p3[0:0] == 1'b1) ? p_Val2_302_reg_2823 : 6'd63);

assign out_data_data_45_fu_2261_p3 = ((icmp_ln1649_149_reg_2818[0:0] == 1'b1) ? out_data_data_44_fu_2254_p3 : 6'd0);

assign out_data_data_fu_1967_p3 = ((deleted_zeros_fu_1960_p3[0:0] == 1'b1) ? p_Val2_292_reg_2669 : 6'd63);

assign p_Result_797_fu_576_p3 = layer2_out_dout[32'd20];

assign p_Result_800_fu_668_p3 = layer2_out_dout[32'd36];

assign p_Result_803_fu_760_p3 = layer2_out_dout[32'd52];

assign p_Result_806_fu_852_p3 = layer2_out_dout[32'd68];

assign p_Result_809_fu_944_p3 = layer2_out_dout[32'd84];

assign p_Result_812_fu_1036_p3 = layer2_out_dout[32'd100];

assign p_Result_815_fu_1128_p3 = layer2_out_dout[32'd116];

assign p_Result_818_fu_1220_p3 = layer2_out_dout[32'd132];

assign p_Result_821_fu_1312_p3 = layer2_out_dout[32'd148];

assign p_Result_824_fu_1404_p3 = layer2_out_dout[32'd164];

assign p_Result_827_fu_1496_p3 = layer2_out_dout[32'd180];

assign p_Result_830_fu_1588_p3 = layer2_out_dout[32'd196];

assign p_Result_833_fu_1680_p3 = layer2_out_dout[32'd212];

assign p_Result_836_fu_1772_p3 = layer2_out_dout[32'd228];

assign p_Result_839_fu_1864_p3 = layer2_out_dout[32'd244];

assign p_Result_840_fu_498_p3 = layer2_out_dout[32'd3];

assign p_Result_841_fu_1940_p3 = layer2_out_read_reg_2644[32'd9];

assign p_Result_842_fu_584_p3 = layer2_out_dout[32'd19];

assign p_Result_843_fu_1981_p3 = layer2_out_read_reg_2644[32'd25];

assign p_Result_844_fu_676_p3 = layer2_out_dout[32'd35];

assign p_Result_845_fu_2022_p3 = layer2_out_read_reg_2644[32'd41];

assign p_Result_846_fu_768_p3 = layer2_out_dout[32'd51];

assign p_Result_847_fu_2063_p3 = layer2_out_read_reg_2644[32'd57];

assign p_Result_848_fu_860_p3 = layer2_out_dout[32'd67];

assign p_Result_849_fu_2104_p3 = layer2_out_read_reg_2644[32'd73];

assign p_Result_850_fu_952_p3 = layer2_out_dout[32'd83];

assign p_Result_851_fu_2145_p3 = layer2_out_read_reg_2644[32'd89];

assign p_Result_852_fu_1044_p3 = layer2_out_dout[32'd99];

assign p_Result_853_fu_2186_p3 = layer2_out_read_reg_2644[32'd105];

assign p_Result_854_fu_1136_p3 = layer2_out_dout[32'd115];

assign p_Result_855_fu_2227_p3 = layer2_out_read_reg_2644[32'd121];

assign p_Result_856_fu_1228_p3 = layer2_out_dout[32'd131];

assign p_Result_857_fu_2268_p3 = layer2_out_read_reg_2644[32'd137];

assign p_Result_858_fu_1320_p3 = layer2_out_dout[32'd147];

assign p_Result_859_fu_2309_p3 = layer2_out_read_reg_2644[32'd153];

assign p_Result_860_fu_1412_p3 = layer2_out_dout[32'd163];

assign p_Result_861_fu_2350_p3 = layer2_out_read_reg_2644[32'd169];

assign p_Result_862_fu_1504_p3 = layer2_out_dout[32'd179];

assign p_Result_863_fu_2391_p3 = layer2_out_read_reg_2644[32'd185];

assign p_Result_864_fu_1596_p3 = layer2_out_dout[32'd195];

assign p_Result_865_fu_2432_p3 = layer2_out_read_reg_2644[32'd201];

assign p_Result_866_fu_1688_p3 = layer2_out_dout[32'd211];

assign p_Result_867_fu_2473_p3 = layer2_out_read_reg_2644[32'd217];

assign p_Result_868_fu_1780_p3 = layer2_out_dout[32'd227];

assign p_Result_869_fu_2514_p3 = layer2_out_read_reg_2644[32'd233];

assign p_Result_870_fu_1872_p3 = layer2_out_dout[32'd243];

assign p_Result_871_fu_2555_p3 = layer2_out_read_reg_2644[32'd249];

assign p_Result_s_fu_490_p3 = layer2_out_dout[32'd4];

assign p_Val2_121_fu_384_p4 = {{layer2_out_dout[95:80]}};

assign p_Val2_122_fu_394_p4 = {{layer2_out_dout[111:96]}};

assign p_Val2_123_fu_404_p4 = {{layer2_out_dout[127:112]}};

assign p_Val2_124_fu_414_p4 = {{layer2_out_dout[143:128]}};

assign p_Val2_125_fu_424_p4 = {{layer2_out_dout[159:144]}};

assign p_Val2_126_fu_434_p4 = {{layer2_out_dout[175:160]}};

assign p_Val2_127_fu_444_p4 = {{layer2_out_dout[191:176]}};

assign p_Val2_128_fu_454_p4 = {{layer2_out_dout[207:192]}};

assign p_Val2_129_fu_464_p4 = {{layer2_out_dout[223:208]}};

assign p_Val2_208_fu_334_p4 = {{layer2_out_dout[255:240]}};

assign p_Val2_209_fu_374_p4 = {{layer2_out_dout[79:64]}};

assign p_Val2_210_fu_480_p4 = {{layer2_out_dout[9:4]}};

assign p_Val2_211_fu_566_p4 = {{layer2_out_dout[25:20]}};

assign p_Val2_212_fu_658_p4 = {{layer2_out_dout[41:36]}};

assign p_Val2_213_fu_750_p4 = {{layer2_out_dout[57:52]}};

assign p_Val2_214_fu_842_p4 = {{layer2_out_dout[73:68]}};

assign p_Val2_215_fu_934_p4 = {{layer2_out_dout[89:84]}};

assign p_Val2_216_fu_1026_p4 = {{layer2_out_dout[105:100]}};

assign p_Val2_217_fu_1118_p4 = {{layer2_out_dout[121:116]}};

assign p_Val2_218_fu_1210_p4 = {{layer2_out_dout[137:132]}};

assign p_Val2_219_fu_1302_p4 = {{layer2_out_dout[153:148]}};

assign p_Val2_220_fu_1394_p4 = {{layer2_out_dout[169:164]}};

assign p_Val2_221_fu_1486_p4 = {{layer2_out_dout[185:180]}};

assign p_Val2_222_fu_1578_p4 = {{layer2_out_dout[201:196]}};

assign p_Val2_223_fu_1670_p4 = {{layer2_out_dout[217:212]}};

assign p_Val2_292_fu_532_p2 = (p_Val2_210_fu_480_p4 + zext_ln377_fu_528_p1);

assign p_Val2_294_fu_624_p2 = (p_Val2_211_fu_566_p4 + zext_ln377_143_fu_620_p1);

assign p_Val2_296_fu_716_p2 = (p_Val2_212_fu_658_p4 + zext_ln377_144_fu_712_p1);

assign p_Val2_298_fu_808_p2 = (p_Val2_213_fu_750_p4 + zext_ln377_145_fu_804_p1);

assign p_Val2_299_fu_900_p2 = (p_Val2_214_fu_842_p4 + zext_ln377_146_fu_896_p1);

assign p_Val2_300_fu_992_p2 = (p_Val2_215_fu_934_p4 + zext_ln377_147_fu_988_p1);

assign p_Val2_301_fu_1084_p2 = (p_Val2_216_fu_1026_p4 + zext_ln377_148_fu_1080_p1);

assign p_Val2_302_fu_1176_p2 = (p_Val2_217_fu_1118_p4 + zext_ln377_149_fu_1172_p1);

assign p_Val2_303_fu_1268_p2 = (p_Val2_218_fu_1210_p4 + zext_ln377_150_fu_1264_p1);

assign p_Val2_304_fu_1360_p2 = (p_Val2_219_fu_1302_p4 + zext_ln377_151_fu_1356_p1);

assign p_Val2_305_fu_1452_p2 = (p_Val2_220_fu_1394_p4 + zext_ln377_152_fu_1448_p1);

assign p_Val2_306_fu_1544_p2 = (p_Val2_221_fu_1486_p4 + zext_ln377_153_fu_1540_p1);

assign p_Val2_307_fu_1636_p2 = (p_Val2_222_fu_1578_p4 + zext_ln377_154_fu_1632_p1);

assign p_Val2_308_fu_1728_p2 = (p_Val2_223_fu_1670_p4 + zext_ln377_155_fu_1724_p1);

assign p_Val2_309_fu_324_p4 = {{layer2_out_dout[239:224]}};

assign p_Val2_310_fu_1762_p4 = {{layer2_out_dout[233:228]}};

assign p_Val2_311_fu_1820_p2 = (p_Val2_310_fu_1762_p4 + zext_ln377_156_fu_1816_p1);

assign p_Val2_312_fu_1854_p4 = {{layer2_out_dout[249:244]}};

assign p_Val2_313_fu_1912_p2 = (p_Val2_312_fu_1854_p4 + zext_ln377_157_fu_1908_p1);

assign r_143_fu_602_p2 = ((tmp_281_fu_592_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_144_fu_694_p2 = ((tmp_283_fu_684_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_145_fu_786_p2 = ((tmp_285_fu_776_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_146_fu_878_p2 = ((tmp_fu_868_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_147_fu_970_p2 = ((tmp_288_fu_960_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_148_fu_1062_p2 = ((tmp_290_fu_1052_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_149_fu_1154_p2 = ((tmp_292_fu_1144_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_150_fu_1246_p2 = ((tmp_294_fu_1236_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_151_fu_1338_p2 = ((tmp_296_fu_1328_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_152_fu_1430_p2 = ((tmp_298_fu_1420_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_153_fu_1522_p2 = ((tmp_300_fu_1512_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_154_fu_1614_p2 = ((tmp_302_fu_1604_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_155_fu_1706_p2 = ((tmp_304_fu_1696_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_156_fu_1798_p2 = ((tmp_306_fu_1788_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_157_fu_1890_p2 = ((tmp_308_fu_1880_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_fu_510_p2 = ((trunc_ln828_fu_506_p1 != 3'd0) ? 1'b1 : 1'b0);

assign select_ln1649_127_fu_2343_p3 = ((icmp_ln1649_151_reg_2862[0:0] == 1'b1) ? select_ln302_127_fu_2336_p3 : 6'd0);

assign select_ln1649_128_fu_2384_p3 = ((icmp_ln1649_152_reg_2884[0:0] == 1'b1) ? select_ln302_128_fu_2377_p3 : 6'd0);

assign select_ln1649_129_fu_2425_p3 = ((icmp_ln1649_153_reg_2906[0:0] == 1'b1) ? select_ln302_129_fu_2418_p3 : 6'd0);

assign select_ln1649_130_fu_2466_p3 = ((icmp_ln1649_154_reg_2928[0:0] == 1'b1) ? select_ln302_130_fu_2459_p3 : 6'd0);

assign select_ln1649_131_fu_2507_p3 = ((icmp_ln1649_155_reg_2950[0:0] == 1'b1) ? select_ln302_131_fu_2500_p3 : 6'd0);

assign select_ln1649_132_fu_2548_p3 = ((icmp_ln1649_156_reg_2972[0:0] == 1'b1) ? select_ln302_132_fu_2541_p3 : 6'd0);

assign select_ln1649_133_fu_2589_p3 = ((icmp_ln1649_157_reg_2994[0:0] == 1'b1) ? select_ln302_133_fu_2582_p3 : 6'd0);

assign select_ln1649_fu_2302_p3 = ((icmp_ln1649_150_reg_2840[0:0] == 1'b1) ? select_ln302_fu_2295_p3 : 6'd0);

assign select_ln302_127_fu_2336_p3 = ((deleted_zeros_151_fu_2329_p3[0:0] == 1'b1) ? p_Val2_304_reg_2867 : 6'd63);

assign select_ln302_128_fu_2377_p3 = ((deleted_zeros_152_fu_2370_p3[0:0] == 1'b1) ? p_Val2_305_reg_2889 : 6'd63);

assign select_ln302_129_fu_2418_p3 = ((deleted_zeros_153_fu_2411_p3[0:0] == 1'b1) ? p_Val2_306_reg_2911 : 6'd63);

assign select_ln302_130_fu_2459_p3 = ((deleted_zeros_154_fu_2452_p3[0:0] == 1'b1) ? p_Val2_307_reg_2933 : 6'd63);

assign select_ln302_131_fu_2500_p3 = ((deleted_zeros_155_fu_2493_p3[0:0] == 1'b1) ? p_Val2_308_reg_2955 : 6'd63);

assign select_ln302_132_fu_2541_p3 = ((deleted_zeros_156_fu_2534_p3[0:0] == 1'b1) ? p_Val2_311_reg_2977 : 6'd63);

assign select_ln302_133_fu_2582_p3 = ((deleted_zeros_157_fu_2575_p3[0:0] == 1'b1) ? p_Val2_313_reg_2999 : 6'd63);

assign select_ln302_fu_2295_p3 = ((deleted_zeros_150_fu_2288_p3[0:0] == 1'b1) ? p_Val2_303_reg_2845 : 6'd63);

assign select_ln888_143_fu_1995_p3 = ((tmp_718_fu_1988_p3[0:0] == 1'b1) ? Range1_all_zeros_143_reg_2702 : Range1_all_ones_143_reg_2697);

assign select_ln888_144_fu_2036_p3 = ((tmp_722_fu_2029_p3[0:0] == 1'b1) ? Range1_all_zeros_144_reg_2724 : Range1_all_ones_144_reg_2719);

assign select_ln888_145_fu_2077_p3 = ((tmp_726_fu_2070_p3[0:0] == 1'b1) ? Range1_all_zeros_145_reg_2746 : Range1_all_ones_145_reg_2741);

assign select_ln888_146_fu_2118_p3 = ((tmp_730_fu_2111_p3[0:0] == 1'b1) ? Range1_all_zeros_146_reg_2768 : Range1_all_ones_146_reg_2763);

assign select_ln888_147_fu_2159_p3 = ((tmp_734_fu_2152_p3[0:0] == 1'b1) ? Range1_all_zeros_147_reg_2790 : Range1_all_ones_147_reg_2785);

assign select_ln888_148_fu_2200_p3 = ((tmp_738_fu_2193_p3[0:0] == 1'b1) ? Range1_all_zeros_148_reg_2812 : Range1_all_ones_148_reg_2807);

assign select_ln888_149_fu_2241_p3 = ((tmp_742_fu_2234_p3[0:0] == 1'b1) ? Range1_all_zeros_149_reg_2834 : Range1_all_ones_149_reg_2829);

assign select_ln888_150_fu_2282_p3 = ((tmp_746_fu_2275_p3[0:0] == 1'b1) ? Range1_all_zeros_150_reg_2856 : Range1_all_ones_150_reg_2851);

assign select_ln888_151_fu_2323_p3 = ((tmp_750_fu_2316_p3[0:0] == 1'b1) ? Range1_all_zeros_151_reg_2878 : Range1_all_ones_151_reg_2873);

assign select_ln888_152_fu_2364_p3 = ((tmp_754_fu_2357_p3[0:0] == 1'b1) ? Range1_all_zeros_152_reg_2900 : Range1_all_ones_152_reg_2895);

assign select_ln888_153_fu_2405_p3 = ((tmp_758_fu_2398_p3[0:0] == 1'b1) ? Range1_all_zeros_153_reg_2922 : Range1_all_ones_153_reg_2917);

assign select_ln888_154_fu_2446_p3 = ((tmp_762_fu_2439_p3[0:0] == 1'b1) ? Range1_all_zeros_154_reg_2944 : Range1_all_ones_154_reg_2939);

assign select_ln888_155_fu_2487_p3 = ((tmp_766_fu_2480_p3[0:0] == 1'b1) ? Range1_all_zeros_155_reg_2966 : Range1_all_ones_155_reg_2961);

assign select_ln888_156_fu_2528_p3 = ((tmp_770_fu_2521_p3[0:0] == 1'b1) ? Range1_all_zeros_156_reg_2988 : Range1_all_ones_156_reg_2983);

assign select_ln888_157_fu_2569_p3 = ((tmp_774_fu_2562_p3[0:0] == 1'b1) ? Range1_all_zeros_157_reg_3010 : Range1_all_ones_157_reg_3005);

assign select_ln888_fu_1954_p3 = ((tmp_714_fu_1947_p3[0:0] == 1'b1) ? Range1_all_zeros_reg_2680 : Range1_all_ones_reg_2675);

assign start_out = real_start;

assign tmp_281_fu_592_p4 = {{layer2_out_dout[18:16]}};

assign tmp_282_fu_630_p4 = {{layer2_out_dout[31:26]}};

assign tmp_283_fu_684_p4 = {{layer2_out_dout[34:32]}};

assign tmp_284_fu_722_p4 = {{layer2_out_dout[47:42]}};

assign tmp_285_fu_776_p4 = {{layer2_out_dout[50:48]}};

assign tmp_286_fu_814_p4 = {{layer2_out_dout[63:58]}};

assign tmp_287_fu_906_p4 = {{layer2_out_dout[79:74]}};

assign tmp_288_fu_960_p4 = {{layer2_out_dout[82:80]}};

assign tmp_289_fu_998_p4 = {{layer2_out_dout[95:90]}};

assign tmp_290_fu_1052_p4 = {{layer2_out_dout[98:96]}};

assign tmp_291_fu_1090_p4 = {{layer2_out_dout[111:106]}};

assign tmp_292_fu_1144_p4 = {{layer2_out_dout[114:112]}};

assign tmp_293_fu_1182_p4 = {{layer2_out_dout[127:122]}};

assign tmp_294_fu_1236_p4 = {{layer2_out_dout[130:128]}};

assign tmp_295_fu_1274_p4 = {{layer2_out_dout[143:138]}};

assign tmp_296_fu_1328_p4 = {{layer2_out_dout[146:144]}};

assign tmp_297_fu_1366_p4 = {{layer2_out_dout[159:154]}};

assign tmp_298_fu_1420_p4 = {{layer2_out_dout[162:160]}};

assign tmp_299_fu_1458_p4 = {{layer2_out_dout[175:170]}};

assign tmp_300_fu_1512_p4 = {{layer2_out_dout[178:176]}};

assign tmp_301_fu_1550_p4 = {{layer2_out_dout[191:186]}};

assign tmp_302_fu_1604_p4 = {{layer2_out_dout[194:192]}};

assign tmp_303_fu_1642_p4 = {{layer2_out_dout[207:202]}};

assign tmp_304_fu_1696_p4 = {{layer2_out_dout[210:208]}};

assign tmp_305_fu_1734_p4 = {{layer2_out_dout[223:218]}};

assign tmp_306_fu_1788_p4 = {{layer2_out_dout[226:224]}};

assign tmp_307_fu_1826_p4 = {{layer2_out_dout[239:234]}};

assign tmp_308_fu_1880_p4 = {{layer2_out_dout[242:240]}};

assign tmp_309_fu_1918_p4 = {{layer2_out_dout[255:250]}};

assign tmp_714_fu_1947_p3 = p_Val2_292_reg_2669[32'd5];

assign tmp_718_fu_1988_p3 = p_Val2_294_reg_2691[32'd5];

assign tmp_722_fu_2029_p3 = p_Val2_296_reg_2713[32'd5];

assign tmp_726_fu_2070_p3 = p_Val2_298_reg_2735[32'd5];

assign tmp_730_fu_2111_p3 = p_Val2_299_reg_2757[32'd5];

assign tmp_734_fu_2152_p3 = p_Val2_300_reg_2779[32'd5];

assign tmp_738_fu_2193_p3 = p_Val2_301_reg_2801[32'd5];

assign tmp_742_fu_2234_p3 = p_Val2_302_reg_2823[32'd5];

assign tmp_746_fu_2275_p3 = p_Val2_303_reg_2845[32'd5];

assign tmp_750_fu_2316_p3 = p_Val2_304_reg_2867[32'd5];

assign tmp_754_fu_2357_p3 = p_Val2_305_reg_2889[32'd5];

assign tmp_758_fu_2398_p3 = p_Val2_306_reg_2911[32'd5];

assign tmp_762_fu_2439_p3 = p_Val2_307_reg_2933[32'd5];

assign tmp_766_fu_2480_p3 = p_Val2_308_reg_2955[32'd5];

assign tmp_770_fu_2521_p3 = p_Val2_311_reg_2977[32'd5];

assign tmp_774_fu_2562_p3 = p_Val2_313_reg_2999[32'd5];

assign tmp_fu_868_p4 = {{layer2_out_dout[66:64]}};

assign tmp_s_fu_538_p4 = {{layer2_out_dout[15:10]}};

assign trunc_ln828_fu_506_p1 = layer2_out_dout[2:0];

assign zext_ln377_143_fu_620_p1 = and_ln374_143_fu_614_p2;

assign zext_ln377_144_fu_712_p1 = and_ln374_144_fu_706_p2;

assign zext_ln377_145_fu_804_p1 = and_ln374_145_fu_798_p2;

assign zext_ln377_146_fu_896_p1 = and_ln374_146_fu_890_p2;

assign zext_ln377_147_fu_988_p1 = and_ln374_147_fu_982_p2;

assign zext_ln377_148_fu_1080_p1 = and_ln374_148_fu_1074_p2;

assign zext_ln377_149_fu_1172_p1 = and_ln374_149_fu_1166_p2;

assign zext_ln377_150_fu_1264_p1 = and_ln374_150_fu_1258_p2;

assign zext_ln377_151_fu_1356_p1 = and_ln374_151_fu_1350_p2;

assign zext_ln377_152_fu_1448_p1 = and_ln374_152_fu_1442_p2;

assign zext_ln377_153_fu_1540_p1 = and_ln374_153_fu_1534_p2;

assign zext_ln377_154_fu_1632_p1 = and_ln374_154_fu_1626_p2;

assign zext_ln377_155_fu_1724_p1 = and_ln374_155_fu_1718_p2;

assign zext_ln377_156_fu_1816_p1 = and_ln374_156_fu_1810_p2;

assign zext_ln377_157_fu_1908_p1 = and_ln374_157_fu_1902_p2;

assign zext_ln377_fu_528_p1 = and_ln374_fu_522_p2;

endmodule //kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s
