<!DOCTYPE HTML>
<!-- Website Template by freewebsitetemplates.com -->
<html>
<head>
	<meta charset="UTF-8">
	<title>研究貢獻 - NCU-EE E-Ray Lab</title>
	<link rel="stylesheet" href="css/style.css" type="text/css">
  
</head>
<body>
	<div id="header">
	<!--<div id style="background-color: #0A4195;"> -->
	<div class='language'>中文 / <a class='language'href='en_research.html'>English</a></div>	
		<a href="Lab.html" class="logo"><img src="nculogo-new-2.png" alt=""></a>
		<ul>
			<li>
				<a href="Lab.html">首頁</a>
			</li>
			<li>
				<a href="about.html">簡介</a>
			</li>
			<li>
				<a href="member.html">研究群</a>
			</li>
			<li>
				<a href="direction.html">研究方向</a>
			</li>			
			<li  class="selected">
				<a href="research.html">研究貢獻</a>
			</li>
			<li>
				<a href="access.html">位置</a>
			</li>
			<li>
				<a href="active.html">活動</a>
			</li>
		</ul>
	</div>
	<div id="body">
	<ul>
	  <li>
	    <div class="contenttitle">發表論文</div>
		<div id ="member">
            <ul>
		<p class="title">    &nbsp&nbsp&nbsp&nbsp&nbsp科技部博士後研究人員學術著作獎作品</p>   
		<li><a href="https://ieeexplore.ieee.org/document/7998204">[1]　First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability</a></li>    
		<p class="title">    &nbsp&nbsp&nbsp&nbsp&nbspIEEE EDS舉辦國際會議- IRPS, IPFA, EDTM, VLSI-TSA, SSDM, & SNW</p>
		<li><a href="https://ieeexplore.ieee.org/document/9770980">[1]　A Novel Physical Unclonable Function: NBTI-PUF Realized by Random Trap Fluctuation (RTF) Enhanced True Randomness in 14 nm FinFET Platform</a></li>
		<li><a href="https://snw2022.conf.nycu.edu.tw/download/2022_SNW_advance_program0515.pdf">[2]　A Built-in Spice Time-domain Variation Model of the BTI-induced Random Trap Fluctuation (RTF) in 14 nm FinFETs</a></li>
		<li><a href="https://ieeexplore.ieee.org/abstract/document/9440097/authors#authors">[3]　FinFET Plus: A Scalable FinFET Architecture with 3D Air-Gap and Air-Spacer Toward the 3nm Generation and Beyond</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9500034">[4]　Fin-TFET: Design of FinFET-based Tunneling FET with Face-tunneling Mechanism</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9405179">[5]　A Reliable Triple-Level Operation of Resistive-Gate Flash Featuring Forming-Free and High Immunity to Sneak Path</a></li>
		<li><a href="https://ieeexplore.ieee.org/abstract/document/9128893">[6]　A Pulsed RTN Transient Measurement Technique: Demonstration on the Understanding of the Switching in Resistance Memory</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9203664">[7]　Design of Low Voltage Vertical Channel Face-tunneling TFET Using Ge/SiGe Materials and Its SRAM Circuit Performance</a></li>
		<li><a href="https://ieeexplore.ieee.org/abstract/document/9131669">[8]　A Self-align Gate-last Resistive Gate Switching FinFET Nonvolatile Memory Feasible for Embedded Applications</a></li>
		<li><a href="https://ieeexplore.ieee.org/abstract/document/8804688">[9]　The Guideline on Designing a High Performance NC MOSFET by Matching the Gate Capacitance and Mobility Enhancement</a></li>
		<li><a href="https://www.researchgate.net/publication/344019810_A_Novel_Experimental_Approach_to_Extracting_Negative_Capacitances_Newly_found_Negative_DIBL_Effect_in_14nm_NC-FinFET_and_the_Way_to_Achieve_Hysteresis-free">[10]　A Novel Experimental Approach to Extracting Negative Capacitances: Newly found Negative DIBL Effect in 14nm NC-FinFET and the Way to Achieve Hysteresis-free</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8403852">[11]　A novel rewritable one-time-programming OTP (RW-OTP) realized by dielectric-fuse RRAM devices featuring ultra-high reliable retention and good endurance for embedded applications</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8421479">[12]　A Novel Approach to Localize the Channel Temperature Induced by the Self-heating Effect in 14nm High-k Metal-gate FinFET</a></li>
		<li><a href="https://www.researchgate.net/publication/333928420_The_Experimental_Observations_of_a_New_Dielectric-fuse_Breakdown_in_a_Bilayer-RRAM_to_Realize_the_OTP_Functionality">[13]　The Experimental Observations of a New Dielectric-fuse Breakdown in a Bilayer-RRAM to Realize the OTP Functionality</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8060214">[14]　The impact of TiN barrier on the NBTI in an advanced high-k metal-gate p-channel MOSFET</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8060064">[15]　The issues on the power consumption of trigate FinFET: The design and manufacturing guidelines</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8242268">[16]　The guideline on designing face-tunneling FET for large-scale-device applications in IoT</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/7942487">[17]　A novel design of P-N staggered face-tunneling TFET targeting for low power and appropriate performance applications</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/7947549">[18]　Geometric variation: A novel approach to examine the surface roughness and the line roughness effects in trigate FinFETs</a></li>    
		<p class="title">    &nbsp&nbsp&nbsp&nbsp&nbsp固態組國際頂級旗艦會議- IEDM & Symposia on VLSI 計十篇</p>  
		<li><a href="https://ieeexplore.ieee.org/document/9830515">[1]　NVDimm-FE: A High-density 3D Architecture of 3-bit/c 2TnCFE to Break Great Memory Wall with 10 ns of PGM-pulse, 1010 Cycles of Endurance, and Decade Lifetime at 103 °C</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9508737">[2]　The First Embedded 14nm FeFinFET NVM: 2T1CFE Array as Electrical Synapses and Activations for High-performance and Low-power Inference Accelerators</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9371898">[3]　A Novel Complementary Architecture of One-time-programmable Memory and Its Applications as Physical Unclonable Function (PUF) and One-time Password</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9371993">[4]　Novel Concept of Hardware Security in Using Gate-switching FinFET Nonvolatile Memory to Implement True-Random-Number Generator</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8993514">[5]　High-Density Multiple Bits-per-Cell 1T4R RRAM Array with Gradual SET/RESET and its Effectiveness for Deep Learning</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8993496">[6]　Novel Concept of the Transistor Variation Directed Toward the Circuit Implementation of Physical Unclonable Function (PUF) and True-random-number Generator (TRNG)</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8776488">[7]　A Novel Architecture to Build Ideal-linearity Neuromorphic Synapses on a Pure Logic FinFET Platform Featuring 2.5ns PGM-time and 1012 Endurance</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8778094">[8]　The Demonstration of Gate Dielectric-fuse 4kb OTP Memory Feasible for Embedded Applications in High-k Metal-gate CMOS Generations and Beyond</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8776515">[9]　Embedded PUF on 14nm HKMG FinFET Platform: A Novel 2-bit-per-cell OTP-based Memory Feasible for IoT Secuirty Solution in 5G Era</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/8510706">[10]　An Energy Efficient FinFET-based Field Programmable Synapse Array (FPSA) Feasible for One-shot Learning on EDGE AI</a></li>     
                <p class="title">    &nbsp&nbsp&nbsp&nbsp&nbspDSML&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp發表論文一覽</p>
		<li><a href="https://ieeexplore.ieee.org/document/9815328">[1]　Positive-bias-temperature-instability Induced Random-trap-fluctuation Enhanced Physical Unclonable Functions on 14-nm nFinFETs</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9780646">[2]　Cryogenic Quasi-Ballistic Transport Enhanced by Strained Silicon Technologies in 14-nm Complementary Fin Field Effect Transistors Through Virtual Source Model</a></li>
		<li><a href="https://iopscience.iop.org/article/10.1088/1361-6641/ac33c3">[3]　A three-bit-per-cell via-type resistive random access memory gated metal-oxide semiconductor field-effect transistor non-volatile memory with the FORMing-free characteristic</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9514807">[4]　An Embedded Three-Bit-Per-Cell Two-Transistors and One-Ferroelectric-Capacitance Nonvolatile Memory</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9497347">[5]　RADAR: A Fast and Energy-Efficient Programming Technique for Multiple Bits-Per-Cell RRAM Arrays</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9419727">[6]　A FORMing-Free HfO2-/HfON-Based Resistive-Gate Metal–Oxide–Semiconductor Field-Effect-Transistor (RG-MOSFET) Nonvolatile Memory With 3-Bit-Per-Cell Storage Capability</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[7]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>
		<li><a href="https://ieeexplore.ieee.org/abstract/document/8418834">[8]　An Experimental Approach to Characterizing the Channel Local Temperature Induced by Self-Heating Effect in FinFET</a></li>
		<li><a href="https://www.researchgate.net/publication/320724217_A_14-nm_FinFET_Logic_CMOS_Process_Compatible_RRAM_Flash_With_Excellent_Immunity_to_Sneak_Path">[9]　A 14-nm FinFET Logic CMOS Process Compatible RRAM Flash With Excellent Immunity to Sneak Path</a></li>
		<li><a href="https://link.springer.com/chapter/10.1007/978-3-030-37500-3_5">[10]　Principles and Applications of Ig-RTN in Nano-scaled MOSFET</a></li>    
                <li><a href="https://ieeexplore.ieee.org/document/9419727">[11]　A FORMing-Free HfO2-/HfON-Based Resistive-Gate Metal–Oxide–Semiconductor Field-Effect-Transistor (RG-MOSFET) Nonvolatile Memory With 3-Bit-Per-Cell Storage Capability</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[12]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>
		<li><a href="https://ieeexplore.ieee.org/abstract/document/8418834">[13]　An Experimental Approach to Characterizing the Channel Local Temperature Induced by Self-Heating Effect in FinFET</a></li>
                <li><a href="https://ieeexplore.ieee.org/abstract/document/8089812">[14]　A 14-nm FinFET Logic CMOS Process Compatible RRAM Flash With Excellent Immunity to Sneak Path</a></li>
		<li><a href="https://aip.scitation.org/doi/abs/10.1063/1.4952987?journalCode=jap">[15]　A theoretical and experimental evaluation of surface roughness variation in trigate metal oxide semiconductor field effect transistors</a></li>
		<li><a href="https://aip.scitation.org/doi/10.1063/1.4938142">[16]　The understanding on the evolution of stress-induced gate leakage in high-k dielectric metal-oxide-field-effect transistor by random-telegraph-noise measurement</a></li>
		<li><a href="https://aip.scitation.org/doi/10.1063/1.4879244">[17]　The understanding of the drain-current fluctuation in a silicon-carbon source-drain strained n-channel metal-oxide-semiconductor field-effect transistors</a></li>    
		<li><a href="https://aip.scitation.org/doi/10.1063/1.4768687">[18]　The mechanisms of random trap fluctuation in metal oxide semiconductor field effect transistors</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6289339">[19]　Suppressing Device Variability by Cryogenic Implant for 28-nm Low-Power SoC Applications</a></li>    
		<li><a href="https://aip.scitation.org/doi/10.1063/1.3340926">[20]　The proximity of the strain induced effect to improve the electron mobility in a silicon-carbon source-drain structure of n-channel metal-oxide-semiconductor field-effect transistors</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9371898?denied=">[1]　A Novel Complementary Architecture of One-time- programmable Memory and Its Applications as Physical Unclonable Function (PUF) and One-time Password</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9371993">[22]　Novel Concept of Hardware Security in Using Gate- switching FinFET Nonvolatile Memory to Implement True-Random-Number Generator</a></li>    
		<li><a href="https://ieeexplore.ieee.org/abstract/document/8993514">[23]　High-Density Multiple Bits-per-Cell 1T4R RRAM Array with Gradual SET/RESET and its Effectiveness for Deep Learning</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8993496">[24]　Novel Concept of the Transistor Variation Directed Toward the Circuit Implementation of Physical Unclonable Function (PUF) and True-random-number Generator (TRNG)</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8776488">[25]　A Novel Architecture to Build Ideal-linearity Neuromorphic Synapses on a Pure Logic FinFET Platform Featuring 2.5ns PGM-time and 1012 Endurance</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8778094">[26]　The Demonstration of Gate Dielectric-fuse 4kb OTP Memory Feasible for Embedded Applications in High-k Metal-gate CMOS Generations and Beyond</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8776515">[27]　Embedded PUF on 14nm HKMG FinFET Platform: A Novel 2-bit-per-cell OTP-based Memory Feasible for IoT Security Solution in 5G Era</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8510706">[28]　An Energy Efficient FinFET-based Field Programmable Synapse Array (FPSA) Feasible for One-shot Learning on EDGE AI</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7998204">[29]　First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7573435">[30]　A new variation plot to examine the interfacial-dipole induced work-function variation in advanced high-k metal-gate CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7409619">[31]　The demonstration of low-cost and logic process fully-compatible OTP memory on advanced HKMG CMOS with a newly found dielectric fuse breakdown</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/7047036">[32]　A circuit level variability prediction of basic logic gates in advanced trigate CMOS technology</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6894389">[33]　The experimental demonstration of the BTI-induced breakdown path in 28nm high-k metal gate technology CMOS devices</a></li> 
		<li><a href="https://ieeexplore.ieee.org/document/6724729">[34]　Gate current variation: A new theory and practice on investigating the off-state leakage of trigate MOSFETs and the power dissipation of SRAM</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6479072">[35]　The understanding of multi-level RTN in trigate MOSFETs through the 2D profiling of traps and its impact on SRAM performance: A new failure mechanism found</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6242525">[36]　The understanding of the trap induced variation in bulk tri-gate devices by a novel random trap profiling (RTP) technique</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5984702">[37]　A novel and direct experimental observation of the discrete dopant effect in ultra-scaled CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5424223">[38]　A new and simple experimental approach to characterizing the carrier transport and reliability of strained CMOS devices in the quasi-ballistic regime</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5200671?denied=">[39]　Design of high-performance and highly reliable nMOSFETs with embedded Si:C S/D extension stressor(Si:C S/D-E)</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5200632">[40]　A new observation of strain-induced slow traps in advanced CMOS technology with process-induced strain using random telegraph noise measurement</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9440097">[41]　FinFET Plus: A Scalable FinFET Architecture with 3D Air-Gap and Air-Spacer Toward the 3nm Generation and Beyond</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9405179">[42]　A Reliable Triple-Level Operation of Resistive-Gate Flash Featuring Forming-Free and High Immunity to Sneak Path</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9203664">[3]　Design of Low Voltage Vertical Channel Face-tunneling TFET Using Ge/SiGe Materials and Its SRAM Circuit Performance</a></li>    
		<li><a href="https://ieeexplore.ieee.org/abstract/document/9131669">[44]　A Self-align Gate-last Resistive Gate Switching FinFET Nonvolatile Memory Feasible for Embedded Applications</a></li>    
		<li><a href="https://ieeexplore.ieee.org/abstract/document/9128893">[45]　A Pulsed RTN Transient Measurement Technique: Demonstration on the Understanding of the Switching in Resistance Memory</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8782951?denied=">[46]　The understanding of gate capacitance matching on achieving a high performance NC MOSFET with sufficient mobility</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8804688">[47]　The Guideline on Designing a High Performance NC MOSFET by Matching the Gate Capacitance and Mobility Enhancement</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8487104">[48]　The Design of High Performance Si/SiGe-Based Tunneling FET: Strategies and Solutions</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8403852">[49]　A novel rewritable one-time-programming OTP (RW-OTP) realized by dielectric-fuse RRAM devices featuring ultra-high reliable retention and good endurance for embedded applications</li>    
		<li><a href="https://ieeexplore.ieee.org/document/8421479">[50]　A novel approach to localize the channel temperature induced by the self-heating effect in 14nm high-k metal-gate FinFET</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8060214">[51]　The impact of TiN barrier on the NBTI in an advanced high-k metal-gate p-channel MOSFET</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8060064">[52]　The issues on the power consumption of trigate FinFET: The design and manufacturing guidelines</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8242268">[53]　The guideline on designing face-tunneling FET for large-scale-device applications in IoT</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7942487">[54]　A novel design of P-N staggered face-tunneling TFET targeting for low power and appropriate performance applications</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7947549">[55]　Geometric variation: A novel approach to examine the surface roughness and the line roughness effects in trigate FinFETs</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7564243">[56]　Experimental techniques on the understanding of the charge loss in a SONOS nitride-storage nonvolatile memory</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7548507">[57]　A novel one transistor resistance-gate nonvolatile memory</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7577977">[58]　A novel one transistor non-volatile memory feasible for NOR and NAND applications in IoT era</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7480486">[59]　An Innovative 1T1R Dipole Dynamic Random Access Memory (DiRAM) featuring high speed, ultra-low power, and low voltage operation</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7224355?arnumber=7224355">[60]　The RTN measurement technique on leakage path finding in advanced high-k metal gate CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7275322">[61]　Design of complementary tilt-gate TFETs with SiGe/Si and III-V integrations feasible for ultra-low-power applications</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7348617">[62]　A comprehensive transport model for high performance HEMTs considering the parasitic resistance and capacitance effects</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6839679">[63]　The observation of BTI-induced RTN traps in inversion and accumulation modes on HfO2 high-k metal gate 28nm CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6545596">[64]　The understanding of the bulk trigate MOSFET's reliability through the manipulation of RTN traps</a></li>    
		<li><a href="https://www.researchgate.net/publication/261525858_The_impact_of_the_carrier_transport_on_the_random_dopant_induced_drain_current_variation_in_the_saturation_regime_of_advanced_strained-silicon_CMOS_devices">[65]　The impact of the carrier transport on the random dopant induced drain current variation in the saturation regime of advanced strained-silicon CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6210148?denied=">[66]　New criteria for the RDF induced drain current variation considering strain and transport effects in strain-silicon CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5872257">[67]　Experimental determination of the transport parameters in high performance Dopant-Segregated Schottky-barrier MOSFETs</a></li>    
		<li><a href="https://ieeexplore.ieee.org/abstract/document/5784610">[68]　New observations on the physical mechanism of Vth-variation in nanoscale CMOS devices after long term stress</a></li>    
		<li><a href="https://www.researchgate.net/publication/261046572_The_Understanding_of_Strain-Induced_Device_Degradation_in_Advanced_MOSFETs_with_Process-Induced_Strain_Technology_of_65nm_Node_and_Beyond">[69]　The understanding of strain-induced device degradation in advanced MOSFETs with process-induced strain technology of 65nm node and beyond</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5488944">[70]　The investigation of the stress-induced traps and its correlation to PBTI in high-kdielectrics nMOSFETs by the RTN measurement technique</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5418486">[71]　New observation of an abnormal leakage current in advanced CMOS devices with short channel lengths down to 50nm and beyond</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/4530826">[72]　The ballistic transport and reliability of the SOI and strained-SOI nMOSFETs with 65nm node and beyond technology</a></li>    
		<li><a href="https://patents.google.com/patent/US9336869/da">[73]　Nonvolatile resistance memory and its operation thereof</a></li>    
		<li><a href="https://patents.google.com/patent/CN105304126A/it">[74]　記憶體陣列電路</a></li>    
		<li><a href="https://www.iprdb.com/patent/TWI560715B.html?ds=tw">[75]　非揮發性電阻式記憶體及其操作</a></li>    
		<li><a href="https://insight.rpxcorp.com/patent/US20160322460A1">[76]　Staggered-type Tunneling Field Effect Transistor</a></li>    
		<li><a href="https://patents.google.com/patent/CN106098768A">[77]　交錯行穿隧場效晶體管</a></li>    
		<li><a href="https://patents.google.com/patent/US20160027844A1/en">[78]　Nand Type Variable Resistance Random Access Memory and Methods</a></li>
		<li><a href="">[79]　一種非揮發性阻變式儲存電路及其控制方法</a></li>    
		<li><a href="https://patents.google.com/patent/TWI555248B/en">[80]　一種反及型態阻變式快閃記憶體電路及操作</a></li>    
		<li><a href="">[81]　Structure and Formation Method of Semiconductor Device Structure</a></li>    
		<li><a href="https://projonline.njhzinfo.com/home/patent-detail/cn201610850027.9.html#1">[82]　半導體裝置結構</a></li>    
		<li><a href="https://ir.nctu.edu.tw/bitstream/11536/151372/1/201721763.pdf">[83]　半導體元件裝置</a></li>    
		<li><a href="">[84]　Structure and Formation Method of Semiconductor Device Structure</a></li>    
		<li><a href="https://projonline.njhzinfo.com/home/patent-detail/cn201610850027.9.html#1">[85]　半導體裝置結構</a></li>    
		<li><a href="https://ir.nctu.edu.tw/bitstream/11536/151388/1/201727896.pdf">[86]　半導體裝置結構</a></li>    
		<li><a href="https://ir.nctu.edu.tw/bitstream/11536/151249/1/20170032848.pdf">[87]　Dielectric Fuse Memory Circuit and Operation Method Thereof</a></li>    
		<li><a href="https://ir.nctu.edu.tw/handle/11536/151341?locale=zh_TW">[88]　介電質熔絲記憶電路及其操作方法</a></li>    
		<li><a href="https://ir.nctu.edu.tw/bitstream/11536/151442/1/20180294406.pdf">[89]　Nonvolatile Memory and Its Operation Method Thereof</a></li>    
		<li><a href="http://www.soopat.com/patent/201810320176">[90]　非揮發性記憶體與其操作方法</a></li>    
		<li><a href="https://ir.nctu.edu.tw/bitstream/11536/151489/1/201838156.pdf">[91]　非揮發性記憶體與其操作方法</a></li>    
		<li><a href="">[92]　Nonvolatile Memory Comprising Variable Resistance Transistors and Method for Operating the Same</a></li>    
		<li><a href="">[93]　三閘極場效電晶體</a></li>  
	        <br>
     		    
    <li>
	 <div class="contenttitle">技術報告暨其他</div>
	       <div id ="member1">
	       <p class="title">    &nbsp&nbsp&nbsp&nbsp&nbsp技術報告</p> 	 
	       <li><a href="">[1]　謝易叡 著，《國防科技前瞻_未來國防科技發展建議-技術報告: 應對5G-AIOT應用廣泛興起所導致資安議題的量子硬體防護解決方案》， 工研院，已被接受尚未出刊，一零九年。</a></li>    
</body>
</html>
