--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 966 paths analyzed, 195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.009ns.
--------------------------------------------------------------------------------
Slack:                  14.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (1.321ns logic, 3.639ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_pixel_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.D2      net (fanout=10)       1.242   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_7_rstpot
                                                       led2/M_pixel_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (1.321ns logic, 3.450ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  15.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_2 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_2 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_2
    SLICE_X13Y18.C1      net (fanout=6)        0.733   led2/M_pixel_ctr_q[2]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.321ns logic, 3.422ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_3 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_3 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_3
    SLICE_X13Y18.C3      net (fanout=5)        0.564   led2/M_player_front_q[3]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (1.409ns logic, 3.253ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y19.D2      net (fanout=10)       1.037   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y19.CLK     Tas                   0.373   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_3_rstpot
                                                       led2/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.321ns logic, 3.245ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_pixel_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.C4      net (fanout=10)       1.034   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_6_rstpot
                                                       led2/M_pixel_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.321ns logic, 3.242ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_2 (FF)
  Destination:          led2/M_pixel_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_2 to led2/M_pixel_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_2
    SLICE_X13Y18.C1      net (fanout=6)        0.733   led2/M_pixel_ctr_q[2]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.D2      net (fanout=10)       1.242   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_7_rstpot
                                                       led2/M_pixel_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (1.321ns logic, 3.233ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_4 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.430   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_4
    SLICE_X13Y18.C4      net (fanout=8)        0.547   led2/M_pixel_ctr_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (1.321ns logic, 3.236ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X17Y18.C2      net (fanout=10)       0.545   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X17Y18.C       Tilo                  0.259   led2/M_state_q
                                                       led2/M_state_q_glue_set
    SLICE_X17Y18.AX      net (fanout=1)        0.446   led2/M_state_q_glue_set
    SLICE_X17Y18.CLK     Tdick                 0.114   led2/M_state_q
                                                       led2/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.321ns logic, 3.199ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_0 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_0 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.AQ      Tcko                  0.430   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_0
    SLICE_X16Y19.B1      net (fanout=6)        1.211   led2/M_pixel_ctr_q[0]
    SLICE_X16Y19.B       Tilo                  0.254   led2/M_player_back_q[3]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o3
    SLICE_X17Y18.A3      net (fanout=1)        0.543   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o3
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.316ns logic, 3.185ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_3 (FF)
  Destination:          led2/M_pixel_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_3 to led2/M_pixel_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_3
    SLICE_X13Y18.C3      net (fanout=5)        0.564   led2/M_player_front_q[3]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.D2      net (fanout=10)       1.242   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_7_rstpot
                                                       led2/M_pixel_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (1.409ns logic, 3.064ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_5 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_5 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.BQ      Tcko                  0.430   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5
    SLICE_X13Y18.C5      net (fanout=7)        0.440   led2/M_pixel_ctr_q[5]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.321ns logic, 3.129ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_bit_ctr_q_2 (FF)
  Destination:          led2/M_pixel_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.291 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_bit_ctr_q_2 to led2/M_pixel_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.BMUX    Tshcko                0.518   led2/M_bit_ctr_q[4]
                                                       led2/M_bit_ctr_q_2
    SLICE_X14Y18.C3      net (fanout=4)        1.037   led2/M_bit_ctr_q[2]
    SLICE_X14Y18.C       Tilo                  0.235   led2/N12
                                                       led2/Mcount_M_pixel_ctr_q_val1_SW1
    SLICE_X15Y17.A2      net (fanout=2)        0.732   led2/N10
    SLICE_X15Y17.A       Tilo                  0.259   led2/_n08071
                                                       led2/_n080711
    SLICE_X13Y20.A1      net (fanout=8)        1.203   led2/_n08071
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_4_rstpot
                                                       led2/M_pixel_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (1.385ns logic, 2.972ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_pixel_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y19.C4      net (fanout=10)       0.829   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y19.CLK     Tas                   0.373   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_2_rstpot
                                                       led2/M_pixel_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.321ns logic, 3.037ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_4 to led2/M_pixel_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.430   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_4
    SLICE_X13Y18.C4      net (fanout=8)        0.547   led2/M_pixel_ctr_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.D2      net (fanout=10)       1.242   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_7_rstpot
                                                       led2/M_pixel_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.321ns logic, 3.047ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_2 (FF)
  Destination:          led2/M_pixel_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_2 to led2/M_pixel_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_2
    SLICE_X13Y18.C1      net (fanout=6)        0.733   led2/M_pixel_ctr_q[2]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.C4      net (fanout=10)       1.034   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_6_rstpot
                                                       led2/M_pixel_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.321ns logic, 3.025ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_2 (FF)
  Destination:          led2/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_2 to led2/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_2
    SLICE_X13Y18.C1      net (fanout=6)        0.733   led2/M_pixel_ctr_q[2]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y19.D2      net (fanout=10)       1.037   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y19.CLK     Tas                   0.373   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_3_rstpot
                                                       led2/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (1.321ns logic, 3.028ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_0 (FF)
  Destination:          led2/M_pixel_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_0 to led2/M_pixel_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.AQ      Tcko                  0.430   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_0
    SLICE_X16Y19.B1      net (fanout=6)        1.211   led2/M_pixel_ctr_q[0]
    SLICE_X16Y19.B       Tilo                  0.254   led2/M_player_back_q[3]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o3
    SLICE_X17Y18.A3      net (fanout=1)        0.543   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o3
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.D2      net (fanout=10)       1.242   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_7_rstpot
                                                       led2/M_pixel_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (1.316ns logic, 2.996ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_2 (FF)
  Destination:          led2/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.296 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_2 to led2/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.CQ      Tcko                  0.430   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_2
    SLICE_X13Y18.C1      net (fanout=6)        0.733   led2/M_pixel_ctr_q[2]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X17Y18.C2      net (fanout=10)       0.545   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X17Y18.C       Tilo                  0.259   led2/M_state_q
                                                       led2/M_state_q_glue_set
    SLICE_X17Y18.AX      net (fanout=1)        0.446   led2/M_state_q_glue_set
    SLICE_X17Y18.CLK     Tdick                 0.114   led2/M_state_q
                                                       led2/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.321ns logic, 2.982ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_pixel_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y19.A5      net (fanout=10)       0.739   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y19.CLK     Tas                   0.373   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_0_rstpot
                                                       led2/M_pixel_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (1.321ns logic, 2.947ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_3 (FF)
  Destination:          led2/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_3 to led2/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_3
    SLICE_X13Y18.C3      net (fanout=5)        0.564   led2/M_player_front_q[3]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y19.D2      net (fanout=10)       1.037   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y19.CLK     Tas                   0.373   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_3_rstpot
                                                       led2/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (1.409ns logic, 2.859ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_3 (FF)
  Destination:          led2/M_pixel_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_3 to led2/M_pixel_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_3
    SLICE_X13Y18.C3      net (fanout=5)        0.564   led2/M_player_front_q[3]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.C4      net (fanout=10)       1.034   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_6_rstpot
                                                       led2/M_pixel_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (1.409ns logic, 2.856ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_5 (FF)
  Destination:          led2/M_pixel_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_5 to led2/M_pixel_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.BQ      Tcko                  0.430   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5
    SLICE_X13Y18.C5      net (fanout=7)        0.440   led2/M_pixel_ctr_q[5]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.D2      net (fanout=10)       1.242   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_7_rstpot
                                                       led2/M_pixel_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (1.321ns logic, 2.940ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_5 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_5 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.BQ      Tcko                  0.430   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5
    SLICE_X16Y19.C1      net (fanout=7)        1.027   led2/M_pixel_ctr_q[5]
    SLICE_X16Y19.C       Tilo                  0.255   led2/M_player_back_q[3]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o4
    SLICE_X17Y18.A4      net (fanout=1)        0.482   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o4
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (1.317ns logic, 2.940ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_5 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_5 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BMUX    Tshcko                0.518   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_5
    SLICE_X13Y18.C6      net (fanout=1)        0.142   led2/M_player_front_q[5]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.409ns logic, 2.831ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_6 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_6 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.430   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_6
    SLICE_X16Y19.C2      net (fanout=6)        1.018   led2/M_pixel_ctr_q[6]
    SLICE_X16Y19.C       Tilo                  0.255   led2/M_player_back_q[3]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o4
    SLICE_X17Y18.A4      net (fanout=1)        0.482   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o4
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (1.317ns logic, 2.931ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_3 (FF)
  Destination:          led2/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_3 to led2/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_3
    SLICE_X13Y18.C3      net (fanout=5)        0.564   led2/M_player_front_q[3]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X17Y18.C2      net (fanout=10)       0.545   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X17Y18.C       Tilo                  0.259   led2/M_state_q
                                                       led2/M_state_q_glue_set
    SLICE_X17Y18.AX      net (fanout=1)        0.446   led2/M_state_q_glue_set
    SLICE_X17Y18.CLK     Tdick                 0.114   led2/M_state_q
                                                       led2/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.409ns logic, 2.813ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_pixel_ctr_q_6 (FF)
  Destination:          led2/M_pixel_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_pixel_ctr_q_6 to led2/M_pixel_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.430   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_6
    SLICE_X17Y18.B1      net (fanout=6)        1.241   led2/M_pixel_ctr_q[6]
    SLICE_X17Y18.B       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o1
    SLICE_X17Y18.A5      net (fanout=1)        0.230   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o1
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.B2      net (fanout=10)       1.431   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_5_rstpot
                                                       led2/M_pixel_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (1.321ns logic, 2.902ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_player_front_q_4 (FF)
  Destination:          led2/M_pixel_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_player_front_q_4 to led2/M_pixel_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   led2/M_player_front_q[4]
                                                       led2/M_player_front_q_4
    SLICE_X13Y18.C2      net (fanout=6)        0.950   led2/M_player_front_q[4]
    SLICE_X13Y18.C       Tilo                  0.259   led2/M_player_front_q[4]
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A1      net (fanout=1)        1.258   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o2
    SLICE_X17Y18.A       Tilo                  0.259   led2/M_state_q
                                                       led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o5
    SLICE_X13Y20.A6      net (fanout=10)       0.652   led2/M_pixel_ctr_q[7]_M_pixel_ctr_q[7]_OR_8_o
    SLICE_X13Y20.CLK     Tas                   0.373   led2/M_pixel_ctr_q[7]
                                                       led2/M_pixel_ctr_q_4_rstpot
                                                       led2/M_pixel_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.321ns logic, 2.860ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2/M_bit_ctr_q_2 (FF)
  Destination:          led2/M_pixel_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2/M_bit_ctr_q_2 to led2/M_pixel_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.BMUX    Tshcko                0.518   led2/M_bit_ctr_q[4]
                                                       led2/M_bit_ctr_q_2
    SLICE_X14Y18.C3      net (fanout=4)        1.037   led2/M_bit_ctr_q[2]
    SLICE_X14Y18.C       Tilo                  0.235   led2/N12
                                                       led2/Mcount_M_pixel_ctr_q_val1_SW1
    SLICE_X15Y17.A2      net (fanout=2)        0.732   led2/N10
    SLICE_X15Y17.A       Tilo                  0.259   led2/_n08071
                                                       led2/_n080711
    SLICE_X13Y19.A2      net (fanout=8)        1.022   led2/_n08071
    SLICE_X13Y19.CLK     Tas                   0.373   led2/M_pixel_ctr_q[3]
                                                       led2/M_pixel_ctr_q_0_rstpot
                                                       led2/M_pixel_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.385ns logic, 2.791ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: outled_OBUF/CLK
  Logical resource: led2/M_rst_ctr_q_0/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led2/M_player_back_q[3]/CLK
  Logical resource: led2/M_player_back_q_3/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led2/M_rst_ctr_q[11]/CLK
  Logical resource: led2/M_rst_ctr_q_9/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led2/M_rst_ctr_q[11]/CLK
  Logical resource: led2/M_rst_ctr_q_10/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led2/M_rst_ctr_q[11]/CLK
  Logical resource: led2/M_rst_ctr_q_11/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X11Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_player_front_q[4]/CLK
  Logical resource: led2/M_player_front_q_3/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: led2/M_player_front_q[4]/SR
  Logical resource: led2/M_player_front_q_3/SR
  Location pin: SLICE_X13Y18.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_player_front_q[4]/CLK
  Logical resource: led2/M_player_front_q_1/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_player_front_q[4]/CLK
  Logical resource: led2/M_player_front_q_5/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: led2/M_player_front_q[4]/SR
  Logical resource: led2/M_player_front_q_5/SR
  Location pin: SLICE_X13Y18.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_player_front_q[4]/CLK
  Logical resource: led2/M_player_front_q_4/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[3]/CLK
  Logical resource: led2/M_pixel_ctr_q_0/CK
  Location pin: SLICE_X13Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[3]/CLK
  Logical resource: led2/M_pixel_ctr_q_1/CK
  Location pin: SLICE_X13Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[3]/CLK
  Logical resource: led2/M_pixel_ctr_q_2/CK
  Location pin: SLICE_X13Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[3]/CLK
  Logical resource: led2/M_pixel_ctr_q_3/CK
  Location pin: SLICE_X13Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[7]/CLK
  Logical resource: led2/M_pixel_ctr_q_4/CK
  Location pin: SLICE_X13Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[7]/CLK
  Logical resource: led2/M_pixel_ctr_q_5/CK
  Location pin: SLICE_X13Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[7]/CLK
  Logical resource: led2/M_pixel_ctr_q_6/CK
  Location pin: SLICE_X13Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_pixel_ctr_q[7]/CLK
  Logical resource: led2/M_pixel_ctr_q_7/CK
  Location pin: SLICE_X13Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_bit_ctr_q[4]/CLK
  Logical resource: led2/M_bit_ctr_q_0/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_bit_ctr_q[4]/CLK
  Logical resource: led2/M_bit_ctr_q_2/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: led2/M_bit_ctr_q[4]/SR
  Logical resource: led2/M_bit_ctr_q_2/SR
  Location pin: SLICE_X15Y18.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_bit_ctr_q[4]/CLK
  Logical resource: led2/M_bit_ctr_q_1/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_bit_ctr_q[4]/CLK
  Logical resource: led2/M_bit_ctr_q_3/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: led2/M_bit_ctr_q[4]/CLK
  Logical resource: led2/M_bit_ctr_q_4/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.009|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 966 paths, 0 nets, and 325 connections

Design statistics:
   Minimum period:   5.009ns{1}   (Maximum frequency: 199.641MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 03:38:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4548 MB



