
Measurements.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003f62  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000158  00800060  00003f62  00003ff6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000035  008001b8  008001b8  0000414e  2**0
                  ALLOC
  3 .stab         00003144  00000000  00000000  00004150  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001618  00000000  00000000  00007294  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  000088ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  00008a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002f02  00000000  00000000  00008c80  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014c2  00000000  00000000  0000bb82  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001511  00000000  00000000  0000d044  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0000e558  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000386  00000000  00000000  0000e738  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002374  00000000  00000000  0000eabe  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  00010e32  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 6a 15 	jmp	0x2ad4	; 0x2ad4 <__vector_1>
       8:	0c 94 96 15 	jmp	0x2b2c	; 0x2b2c <__vector_2>
       c:	0c 94 c2 15 	jmp	0x2b84	; 0x2b84 <__vector_3>
      10:	0c 94 68 1d 	jmp	0x3ad0	; 0x3ad0 <__vector_4>
      14:	0c 94 3f 1d 	jmp	0x3a7e	; 0x3a7e <__vector_5>
      18:	0c 94 16 1d 	jmp	0x3a2c	; 0x3a2c <__vector_6>
      1c:	0c 94 ed 1c 	jmp	0x39da	; 0x39da <__vector_7>
      20:	0c 94 c4 1c 	jmp	0x3988	; 0x3988 <__vector_8>
      24:	0c 94 9b 1c 	jmp	0x3936	; 0x3936 <__vector_9>
      28:	0c 94 72 1c 	jmp	0x38e4	; 0x38e4 <__vector_10>
      2c:	0c 94 49 1c 	jmp	0x3892	; 0x3892 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 5e 14 	jmp	0x28bc	; 0x28bc <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e6       	ldi	r30, 0x62	; 98
      68:	ff e3       	ldi	r31, 0x3F	; 63
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 3b       	cpi	r26, 0xB8	; 184
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 eb       	ldi	r26, 0xB8	; 184
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 3e       	cpi	r26, 0xED	; 237
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <main>
      8a:	0c 94 af 1f 	jmp	0x3f5e	; 0x3f5e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__fixunssfsi>:
     190:	ef 92       	push	r14
     192:	ff 92       	push	r15
     194:	0f 93       	push	r16
     196:	1f 93       	push	r17
     198:	7b 01       	movw	r14, r22
     19a:	8c 01       	movw	r16, r24
     19c:	20 e0       	ldi	r18, 0x00	; 0
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	40 e0       	ldi	r20, 0x00	; 0
     1a2:	5f e4       	ldi	r21, 0x4F	; 79
     1a4:	0e 94 29 11 	call	0x2252	; 0x2252 <__gesf2>
     1a8:	88 23       	and	r24, r24
     1aa:	8c f0       	brlt	.+34     	; 0x1ce <__fixunssfsi+0x3e>
     1ac:	c8 01       	movw	r24, r16
     1ae:	b7 01       	movw	r22, r14
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	40 e0       	ldi	r20, 0x00	; 0
     1b6:	5f e4       	ldi	r21, 0x4F	; 79
     1b8:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__subsf3>
     1bc:	0e 94 b7 11 	call	0x236e	; 0x236e <__fixsfsi>
     1c0:	9b 01       	movw	r18, r22
     1c2:	ac 01       	movw	r20, r24
     1c4:	20 50       	subi	r18, 0x00	; 0
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 48       	sbci	r21, 0x80	; 128
     1cc:	06 c0       	rjmp	.+12     	; 0x1da <__fixunssfsi+0x4a>
     1ce:	c8 01       	movw	r24, r16
     1d0:	b7 01       	movw	r22, r14
     1d2:	0e 94 b7 11 	call	0x236e	; 0x236e <__fixsfsi>
     1d6:	9b 01       	movw	r18, r22
     1d8:	ac 01       	movw	r20, r24
     1da:	b9 01       	movw	r22, r18
     1dc:	ca 01       	movw	r24, r20
     1de:	1f 91       	pop	r17
     1e0:	0f 91       	pop	r16
     1e2:	ff 90       	pop	r15
     1e4:	ef 90       	pop	r14
     1e6:	08 95       	ret

000001e8 <__udivdi3>:
     1e8:	ae e5       	ldi	r26, 0x5E	; 94
     1ea:	b0 e0       	ldi	r27, 0x00	; 0
     1ec:	ea ef       	ldi	r30, 0xFA	; 250
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	0c 94 78 1f 	jmp	0x3ef0	; 0x3ef0 <__prologue_saves__>
     1f4:	a8 e0       	ldi	r26, 0x08	; 8
     1f6:	4e 01       	movw	r8, r28
     1f8:	08 94       	sec
     1fa:	81 1c       	adc	r8, r1
     1fc:	91 1c       	adc	r9, r1
     1fe:	f4 01       	movw	r30, r8
     200:	6a 2e       	mov	r6, r26
     202:	11 92       	st	Z+, r1
     204:	6a 94       	dec	r6
     206:	e9 f7       	brne	.-6      	; 0x202 <__udivdi3+0x1a>
     208:	29 83       	std	Y+1, r18	; 0x01
     20a:	3a 83       	std	Y+2, r19	; 0x02
     20c:	4b 83       	std	Y+3, r20	; 0x03
     20e:	5c 83       	std	Y+4, r21	; 0x04
     210:	6d 83       	std	Y+5, r22	; 0x05
     212:	7e 83       	std	Y+6, r23	; 0x06
     214:	8f 83       	std	Y+7, r24	; 0x07
     216:	98 87       	std	Y+8, r25	; 0x08
     218:	ce 01       	movw	r24, r28
     21a:	09 96       	adiw	r24, 0x09	; 9
     21c:	fc 01       	movw	r30, r24
     21e:	11 92       	st	Z+, r1
     220:	aa 95       	dec	r26
     222:	e9 f7       	brne	.-6      	; 0x21e <__udivdi3+0x36>
     224:	a9 86       	std	Y+9, r10	; 0x09
     226:	ba 86       	std	Y+10, r11	; 0x0a
     228:	cb 86       	std	Y+11, r12	; 0x0b
     22a:	dc 86       	std	Y+12, r13	; 0x0c
     22c:	ed 86       	std	Y+13, r14	; 0x0d
     22e:	fe 86       	std	Y+14, r15	; 0x0e
     230:	0f 87       	std	Y+15, r16	; 0x0f
     232:	18 8b       	std	Y+16, r17	; 0x10
     234:	29 84       	ldd	r2, Y+9	; 0x09
     236:	3a 84       	ldd	r3, Y+10	; 0x0a
     238:	4b 84       	ldd	r4, Y+11	; 0x0b
     23a:	5c 84       	ldd	r5, Y+12	; 0x0c
     23c:	ed 84       	ldd	r14, Y+13	; 0x0d
     23e:	fe 84       	ldd	r15, Y+14	; 0x0e
     240:	0f 85       	ldd	r16, Y+15	; 0x0f
     242:	18 89       	ldd	r17, Y+16	; 0x10
     244:	69 80       	ldd	r6, Y+1	; 0x01
     246:	7a 80       	ldd	r7, Y+2	; 0x02
     248:	8b 80       	ldd	r8, Y+3	; 0x03
     24a:	9c 80       	ldd	r9, Y+4	; 0x04
     24c:	6d a6       	std	Y+45, r6	; 0x2d
     24e:	7e a6       	std	Y+46, r7	; 0x2e
     250:	8f a6       	std	Y+47, r8	; 0x2f
     252:	98 aa       	std	Y+48, r9	; 0x30
     254:	6d 80       	ldd	r6, Y+5	; 0x05
     256:	7e 80       	ldd	r7, Y+6	; 0x06
     258:	8f 80       	ldd	r8, Y+7	; 0x07
     25a:	98 84       	ldd	r9, Y+8	; 0x08
     25c:	e1 14       	cp	r14, r1
     25e:	f1 04       	cpc	r15, r1
     260:	01 05       	cpc	r16, r1
     262:	11 05       	cpc	r17, r1
     264:	09 f0       	breq	.+2      	; 0x268 <__udivdi3+0x80>
     266:	b3 c3       	rjmp	.+1894   	; 0x9ce <__stack+0x16f>
     268:	62 14       	cp	r6, r2
     26a:	73 04       	cpc	r7, r3
     26c:	84 04       	cpc	r8, r4
     26e:	95 04       	cpc	r9, r5
     270:	08 f0       	brcs	.+2      	; 0x274 <__udivdi3+0x8c>
     272:	3d c1       	rjmp	.+634    	; 0x4ee <__udivdi3+0x306>
     274:	00 e0       	ldi	r16, 0x00	; 0
     276:	20 16       	cp	r2, r16
     278:	00 e0       	ldi	r16, 0x00	; 0
     27a:	30 06       	cpc	r3, r16
     27c:	01 e0       	ldi	r16, 0x01	; 1
     27e:	40 06       	cpc	r4, r16
     280:	00 e0       	ldi	r16, 0x00	; 0
     282:	50 06       	cpc	r5, r16
     284:	88 f4       	brcc	.+34     	; 0x2a8 <__udivdi3+0xc0>
     286:	1f ef       	ldi	r17, 0xFF	; 255
     288:	21 16       	cp	r2, r17
     28a:	31 04       	cpc	r3, r1
     28c:	41 04       	cpc	r4, r1
     28e:	51 04       	cpc	r5, r1
     290:	39 f0       	breq	.+14     	; 0x2a0 <__udivdi3+0xb8>
     292:	30 f0       	brcs	.+12     	; 0x2a0 <__udivdi3+0xb8>
     294:	48 e0       	ldi	r20, 0x08	; 8
     296:	e4 2e       	mov	r14, r20
     298:	f1 2c       	mov	r15, r1
     29a:	01 2d       	mov	r16, r1
     29c:	11 2d       	mov	r17, r1
     29e:	18 c0       	rjmp	.+48     	; 0x2d0 <__udivdi3+0xe8>
     2a0:	ee 24       	eor	r14, r14
     2a2:	ff 24       	eor	r15, r15
     2a4:	87 01       	movw	r16, r14
     2a6:	14 c0       	rjmp	.+40     	; 0x2d0 <__udivdi3+0xe8>
     2a8:	20 e0       	ldi	r18, 0x00	; 0
     2aa:	22 16       	cp	r2, r18
     2ac:	20 e0       	ldi	r18, 0x00	; 0
     2ae:	32 06       	cpc	r3, r18
     2b0:	20 e0       	ldi	r18, 0x00	; 0
     2b2:	42 06       	cpc	r4, r18
     2b4:	21 e0       	ldi	r18, 0x01	; 1
     2b6:	52 06       	cpc	r5, r18
     2b8:	30 f0       	brcs	.+12     	; 0x2c6 <__udivdi3+0xde>
     2ba:	38 e1       	ldi	r19, 0x18	; 24
     2bc:	e3 2e       	mov	r14, r19
     2be:	f1 2c       	mov	r15, r1
     2c0:	01 2d       	mov	r16, r1
     2c2:	11 2d       	mov	r17, r1
     2c4:	05 c0       	rjmp	.+10     	; 0x2d0 <__udivdi3+0xe8>
     2c6:	20 e1       	ldi	r18, 0x10	; 16
     2c8:	e2 2e       	mov	r14, r18
     2ca:	f1 2c       	mov	r15, r1
     2cc:	01 2d       	mov	r16, r1
     2ce:	11 2d       	mov	r17, r1
     2d0:	d2 01       	movw	r26, r4
     2d2:	c1 01       	movw	r24, r2
     2d4:	0e 2c       	mov	r0, r14
     2d6:	04 c0       	rjmp	.+8      	; 0x2e0 <__udivdi3+0xf8>
     2d8:	b6 95       	lsr	r27
     2da:	a7 95       	ror	r26
     2dc:	97 95       	ror	r25
     2de:	87 95       	ror	r24
     2e0:	0a 94       	dec	r0
     2e2:	d2 f7       	brpl	.-12     	; 0x2d8 <__udivdi3+0xf0>
     2e4:	8e 54       	subi	r24, 0x4E	; 78
     2e6:	9f 4f       	sbci	r25, 0xFF	; 255
     2e8:	dc 01       	movw	r26, r24
     2ea:	2c 91       	ld	r18, X
     2ec:	80 e2       	ldi	r24, 0x20	; 32
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	a0 e0       	ldi	r26, 0x00	; 0
     2f2:	b0 e0       	ldi	r27, 0x00	; 0
     2f4:	8e 19       	sub	r24, r14
     2f6:	9f 09       	sbc	r25, r15
     2f8:	a0 0b       	sbc	r26, r16
     2fa:	b1 0b       	sbc	r27, r17
     2fc:	7c 01       	movw	r14, r24
     2fe:	8d 01       	movw	r16, r26
     300:	e2 1a       	sub	r14, r18
     302:	f1 08       	sbc	r15, r1
     304:	01 09       	sbc	r16, r1
     306:	11 09       	sbc	r17, r1
     308:	e1 14       	cp	r14, r1
     30a:	f1 04       	cpc	r15, r1
     30c:	01 05       	cpc	r16, r1
     30e:	11 05       	cpc	r17, r1
     310:	a1 f1       	breq	.+104    	; 0x37a <__udivdi3+0x192>
     312:	0e 2c       	mov	r0, r14
     314:	04 c0       	rjmp	.+8      	; 0x31e <__udivdi3+0x136>
     316:	22 0c       	add	r2, r2
     318:	33 1c       	adc	r3, r3
     31a:	44 1c       	adc	r4, r4
     31c:	55 1c       	adc	r5, r5
     31e:	0a 94       	dec	r0
     320:	d2 f7       	brpl	.-12     	; 0x316 <__udivdi3+0x12e>
     322:	a4 01       	movw	r20, r8
     324:	93 01       	movw	r18, r6
     326:	0e 2c       	mov	r0, r14
     328:	04 c0       	rjmp	.+8      	; 0x332 <__udivdi3+0x14a>
     32a:	22 0f       	add	r18, r18
     32c:	33 1f       	adc	r19, r19
     32e:	44 1f       	adc	r20, r20
     330:	55 1f       	adc	r21, r21
     332:	0a 94       	dec	r0
     334:	d2 f7       	brpl	.-12     	; 0x32a <__udivdi3+0x142>
     336:	80 e2       	ldi	r24, 0x20	; 32
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	8e 19       	sub	r24, r14
     33c:	9f 09       	sbc	r25, r15
     33e:	6d a4       	ldd	r6, Y+45	; 0x2d
     340:	7e a4       	ldd	r7, Y+46	; 0x2e
     342:	8f a4       	ldd	r8, Y+47	; 0x2f
     344:	98 a8       	ldd	r9, Y+48	; 0x30
     346:	04 c0       	rjmp	.+8      	; 0x350 <__udivdi3+0x168>
     348:	96 94       	lsr	r9
     34a:	87 94       	ror	r8
     34c:	77 94       	ror	r7
     34e:	67 94       	ror	r6
     350:	8a 95       	dec	r24
     352:	d2 f7       	brpl	.-12     	; 0x348 <__udivdi3+0x160>
     354:	62 2a       	or	r6, r18
     356:	73 2a       	or	r7, r19
     358:	84 2a       	or	r8, r20
     35a:	95 2a       	or	r9, r21
     35c:	ad a4       	ldd	r10, Y+45	; 0x2d
     35e:	be a4       	ldd	r11, Y+46	; 0x2e
     360:	cf a4       	ldd	r12, Y+47	; 0x2f
     362:	d8 a8       	ldd	r13, Y+48	; 0x30
     364:	04 c0       	rjmp	.+8      	; 0x36e <__udivdi3+0x186>
     366:	aa 0c       	add	r10, r10
     368:	bb 1c       	adc	r11, r11
     36a:	cc 1c       	adc	r12, r12
     36c:	dd 1c       	adc	r13, r13
     36e:	ea 94       	dec	r14
     370:	d2 f7       	brpl	.-12     	; 0x366 <__udivdi3+0x17e>
     372:	ad a6       	std	Y+45, r10	; 0x2d
     374:	be a6       	std	Y+46, r11	; 0x2e
     376:	cf a6       	std	Y+47, r12	; 0x2f
     378:	d8 aa       	std	Y+48, r13	; 0x30
     37a:	62 01       	movw	r12, r4
     37c:	ee 24       	eor	r14, r14
     37e:	ff 24       	eor	r15, r15
     380:	cd aa       	std	Y+53, r12	; 0x35
     382:	de aa       	std	Y+54, r13	; 0x36
     384:	ef aa       	std	Y+55, r14	; 0x37
     386:	f8 ae       	std	Y+56, r15	; 0x38
     388:	92 01       	movw	r18, r4
     38a:	81 01       	movw	r16, r2
     38c:	20 70       	andi	r18, 0x00	; 0
     38e:	30 70       	andi	r19, 0x00	; 0
     390:	09 af       	std	Y+57, r16	; 0x39
     392:	1a af       	std	Y+58, r17	; 0x3a
     394:	2b af       	std	Y+59, r18	; 0x3b
     396:	3c af       	std	Y+60, r19	; 0x3c
     398:	c4 01       	movw	r24, r8
     39a:	b3 01       	movw	r22, r6
     39c:	a7 01       	movw	r20, r14
     39e:	96 01       	movw	r18, r12
     3a0:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     3a4:	7b 01       	movw	r14, r22
     3a6:	8c 01       	movw	r16, r24
     3a8:	c4 01       	movw	r24, r8
     3aa:	b3 01       	movw	r22, r6
     3ac:	2d a9       	ldd	r18, Y+53	; 0x35
     3ae:	3e a9       	ldd	r19, Y+54	; 0x36
     3b0:	4f a9       	ldd	r20, Y+55	; 0x37
     3b2:	58 ad       	ldd	r21, Y+56	; 0x38
     3b4:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     3b8:	c9 01       	movw	r24, r18
     3ba:	da 01       	movw	r26, r20
     3bc:	3c 01       	movw	r6, r24
     3be:	4d 01       	movw	r8, r26
     3c0:	c4 01       	movw	r24, r8
     3c2:	b3 01       	movw	r22, r6
     3c4:	29 ad       	ldd	r18, Y+57	; 0x39
     3c6:	3a ad       	ldd	r19, Y+58	; 0x3a
     3c8:	4b ad       	ldd	r20, Y+59	; 0x3b
     3ca:	5c ad       	ldd	r21, Y+60	; 0x3c
     3cc:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     3d0:	9b 01       	movw	r18, r22
     3d2:	ac 01       	movw	r20, r24
     3d4:	87 01       	movw	r16, r14
     3d6:	ff 24       	eor	r15, r15
     3d8:	ee 24       	eor	r14, r14
     3da:	ad a4       	ldd	r10, Y+45	; 0x2d
     3dc:	be a4       	ldd	r11, Y+46	; 0x2e
     3de:	cf a4       	ldd	r12, Y+47	; 0x2f
     3e0:	d8 a8       	ldd	r13, Y+48	; 0x30
     3e2:	c6 01       	movw	r24, r12
     3e4:	aa 27       	eor	r26, r26
     3e6:	bb 27       	eor	r27, r27
     3e8:	57 01       	movw	r10, r14
     3ea:	68 01       	movw	r12, r16
     3ec:	a8 2a       	or	r10, r24
     3ee:	b9 2a       	or	r11, r25
     3f0:	ca 2a       	or	r12, r26
     3f2:	db 2a       	or	r13, r27
     3f4:	a2 16       	cp	r10, r18
     3f6:	b3 06       	cpc	r11, r19
     3f8:	c4 06       	cpc	r12, r20
     3fa:	d5 06       	cpc	r13, r21
     3fc:	e0 f4       	brcc	.+56     	; 0x436 <__udivdi3+0x24e>
     3fe:	08 94       	sec
     400:	61 08       	sbc	r6, r1
     402:	71 08       	sbc	r7, r1
     404:	81 08       	sbc	r8, r1
     406:	91 08       	sbc	r9, r1
     408:	a2 0c       	add	r10, r2
     40a:	b3 1c       	adc	r11, r3
     40c:	c4 1c       	adc	r12, r4
     40e:	d5 1c       	adc	r13, r5
     410:	a2 14       	cp	r10, r2
     412:	b3 04       	cpc	r11, r3
     414:	c4 04       	cpc	r12, r4
     416:	d5 04       	cpc	r13, r5
     418:	70 f0       	brcs	.+28     	; 0x436 <__udivdi3+0x24e>
     41a:	a2 16       	cp	r10, r18
     41c:	b3 06       	cpc	r11, r19
     41e:	c4 06       	cpc	r12, r20
     420:	d5 06       	cpc	r13, r21
     422:	48 f4       	brcc	.+18     	; 0x436 <__udivdi3+0x24e>
     424:	08 94       	sec
     426:	61 08       	sbc	r6, r1
     428:	71 08       	sbc	r7, r1
     42a:	81 08       	sbc	r8, r1
     42c:	91 08       	sbc	r9, r1
     42e:	a2 0c       	add	r10, r2
     430:	b3 1c       	adc	r11, r3
     432:	c4 1c       	adc	r12, r4
     434:	d5 1c       	adc	r13, r5
     436:	a2 1a       	sub	r10, r18
     438:	b3 0a       	sbc	r11, r19
     43a:	c4 0a       	sbc	r12, r20
     43c:	d5 0a       	sbc	r13, r21
     43e:	c6 01       	movw	r24, r12
     440:	b5 01       	movw	r22, r10
     442:	2d a9       	ldd	r18, Y+53	; 0x35
     444:	3e a9       	ldd	r19, Y+54	; 0x36
     446:	4f a9       	ldd	r20, Y+55	; 0x37
     448:	58 ad       	ldd	r21, Y+56	; 0x38
     44a:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     44e:	7b 01       	movw	r14, r22
     450:	8c 01       	movw	r16, r24
     452:	c6 01       	movw	r24, r12
     454:	b5 01       	movw	r22, r10
     456:	2d a9       	ldd	r18, Y+53	; 0x35
     458:	3e a9       	ldd	r19, Y+54	; 0x36
     45a:	4f a9       	ldd	r20, Y+55	; 0x37
     45c:	58 ad       	ldd	r21, Y+56	; 0x38
     45e:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     462:	c9 01       	movw	r24, r18
     464:	da 01       	movw	r26, r20
     466:	5c 01       	movw	r10, r24
     468:	6d 01       	movw	r12, r26
     46a:	c6 01       	movw	r24, r12
     46c:	b5 01       	movw	r22, r10
     46e:	29 ad       	ldd	r18, Y+57	; 0x39
     470:	3a ad       	ldd	r19, Y+58	; 0x3a
     472:	4b ad       	ldd	r20, Y+59	; 0x3b
     474:	5c ad       	ldd	r21, Y+60	; 0x3c
     476:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     47a:	9b 01       	movw	r18, r22
     47c:	ac 01       	movw	r20, r24
     47e:	87 01       	movw	r16, r14
     480:	ff 24       	eor	r15, r15
     482:	ee 24       	eor	r14, r14
     484:	8d a5       	ldd	r24, Y+45	; 0x2d
     486:	9e a5       	ldd	r25, Y+46	; 0x2e
     488:	af a5       	ldd	r26, Y+47	; 0x2f
     48a:	b8 a9       	ldd	r27, Y+48	; 0x30
     48c:	a0 70       	andi	r26, 0x00	; 0
     48e:	b0 70       	andi	r27, 0x00	; 0
     490:	e8 2a       	or	r14, r24
     492:	f9 2a       	or	r15, r25
     494:	0a 2b       	or	r16, r26
     496:	1b 2b       	or	r17, r27
     498:	e2 16       	cp	r14, r18
     49a:	f3 06       	cpc	r15, r19
     49c:	04 07       	cpc	r16, r20
     49e:	15 07       	cpc	r17, r21
     4a0:	c0 f4       	brcc	.+48     	; 0x4d2 <__udivdi3+0x2ea>
     4a2:	08 94       	sec
     4a4:	a1 08       	sbc	r10, r1
     4a6:	b1 08       	sbc	r11, r1
     4a8:	c1 08       	sbc	r12, r1
     4aa:	d1 08       	sbc	r13, r1
     4ac:	e2 0c       	add	r14, r2
     4ae:	f3 1c       	adc	r15, r3
     4b0:	04 1d       	adc	r16, r4
     4b2:	15 1d       	adc	r17, r5
     4b4:	e2 14       	cp	r14, r2
     4b6:	f3 04       	cpc	r15, r3
     4b8:	04 05       	cpc	r16, r4
     4ba:	15 05       	cpc	r17, r5
     4bc:	50 f0       	brcs	.+20     	; 0x4d2 <__udivdi3+0x2ea>
     4be:	e2 16       	cp	r14, r18
     4c0:	f3 06       	cpc	r15, r19
     4c2:	04 07       	cpc	r16, r20
     4c4:	15 07       	cpc	r17, r21
     4c6:	28 f4       	brcc	.+10     	; 0x4d2 <__udivdi3+0x2ea>
     4c8:	08 94       	sec
     4ca:	a1 08       	sbc	r10, r1
     4cc:	b1 08       	sbc	r11, r1
     4ce:	c1 08       	sbc	r12, r1
     4d0:	d1 08       	sbc	r13, r1
     4d2:	d3 01       	movw	r26, r6
     4d4:	99 27       	eor	r25, r25
     4d6:	88 27       	eor	r24, r24
     4d8:	86 01       	movw	r16, r12
     4da:	75 01       	movw	r14, r10
     4dc:	e8 2a       	or	r14, r24
     4de:	f9 2a       	or	r15, r25
     4e0:	0a 2b       	or	r16, r26
     4e2:	1b 2b       	or	r17, r27
     4e4:	e9 aa       	std	Y+49, r14	; 0x31
     4e6:	fa aa       	std	Y+50, r15	; 0x32
     4e8:	0b ab       	std	Y+51, r16	; 0x33
     4ea:	1c ab       	std	Y+52, r17	; 0x34
     4ec:	cf c4       	rjmp	.+2462   	; 0xe8c <__stack+0x62d>
     4ee:	21 14       	cp	r2, r1
     4f0:	31 04       	cpc	r3, r1
     4f2:	41 04       	cpc	r4, r1
     4f4:	51 04       	cpc	r5, r1
     4f6:	71 f4       	brne	.+28     	; 0x514 <__udivdi3+0x32c>
     4f8:	61 e0       	ldi	r22, 0x01	; 1
     4fa:	70 e0       	ldi	r23, 0x00	; 0
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	50 e0       	ldi	r21, 0x00	; 0
     508:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     50c:	c9 01       	movw	r24, r18
     50e:	da 01       	movw	r26, r20
     510:	1c 01       	movw	r2, r24
     512:	2d 01       	movw	r4, r26
     514:	00 e0       	ldi	r16, 0x00	; 0
     516:	20 16       	cp	r2, r16
     518:	00 e0       	ldi	r16, 0x00	; 0
     51a:	30 06       	cpc	r3, r16
     51c:	01 e0       	ldi	r16, 0x01	; 1
     51e:	40 06       	cpc	r4, r16
     520:	00 e0       	ldi	r16, 0x00	; 0
     522:	50 06       	cpc	r5, r16
     524:	88 f4       	brcc	.+34     	; 0x548 <__udivdi3+0x360>
     526:	1f ef       	ldi	r17, 0xFF	; 255
     528:	21 16       	cp	r2, r17
     52a:	31 04       	cpc	r3, r1
     52c:	41 04       	cpc	r4, r1
     52e:	51 04       	cpc	r5, r1
     530:	31 f0       	breq	.+12     	; 0x53e <__udivdi3+0x356>
     532:	28 f0       	brcs	.+10     	; 0x53e <__udivdi3+0x356>
     534:	48 e0       	ldi	r20, 0x08	; 8
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	60 e0       	ldi	r22, 0x00	; 0
     53a:	70 e0       	ldi	r23, 0x00	; 0
     53c:	17 c0       	rjmp	.+46     	; 0x56c <__udivdi3+0x384>
     53e:	40 e0       	ldi	r20, 0x00	; 0
     540:	50 e0       	ldi	r21, 0x00	; 0
     542:	60 e0       	ldi	r22, 0x00	; 0
     544:	70 e0       	ldi	r23, 0x00	; 0
     546:	12 c0       	rjmp	.+36     	; 0x56c <__udivdi3+0x384>
     548:	20 e0       	ldi	r18, 0x00	; 0
     54a:	22 16       	cp	r2, r18
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	32 06       	cpc	r3, r18
     550:	20 e0       	ldi	r18, 0x00	; 0
     552:	42 06       	cpc	r4, r18
     554:	21 e0       	ldi	r18, 0x01	; 1
     556:	52 06       	cpc	r5, r18
     558:	28 f0       	brcs	.+10     	; 0x564 <__udivdi3+0x37c>
     55a:	48 e1       	ldi	r20, 0x18	; 24
     55c:	50 e0       	ldi	r21, 0x00	; 0
     55e:	60 e0       	ldi	r22, 0x00	; 0
     560:	70 e0       	ldi	r23, 0x00	; 0
     562:	04 c0       	rjmp	.+8      	; 0x56c <__udivdi3+0x384>
     564:	40 e1       	ldi	r20, 0x10	; 16
     566:	50 e0       	ldi	r21, 0x00	; 0
     568:	60 e0       	ldi	r22, 0x00	; 0
     56a:	70 e0       	ldi	r23, 0x00	; 0
     56c:	d2 01       	movw	r26, r4
     56e:	c1 01       	movw	r24, r2
     570:	04 2e       	mov	r0, r20
     572:	04 c0       	rjmp	.+8      	; 0x57c <__udivdi3+0x394>
     574:	b6 95       	lsr	r27
     576:	a7 95       	ror	r26
     578:	97 95       	ror	r25
     57a:	87 95       	ror	r24
     57c:	0a 94       	dec	r0
     57e:	d2 f7       	brpl	.-12     	; 0x574 <__udivdi3+0x38c>
     580:	8e 54       	subi	r24, 0x4E	; 78
     582:	9f 4f       	sbci	r25, 0xFF	; 255
     584:	dc 01       	movw	r26, r24
     586:	2c 91       	ld	r18, X
     588:	e0 e2       	ldi	r30, 0x20	; 32
     58a:	ee 2e       	mov	r14, r30
     58c:	f1 2c       	mov	r15, r1
     58e:	01 2d       	mov	r16, r1
     590:	11 2d       	mov	r17, r1
     592:	d8 01       	movw	r26, r16
     594:	c7 01       	movw	r24, r14
     596:	84 1b       	sub	r24, r20
     598:	95 0b       	sbc	r25, r21
     59a:	a6 0b       	sbc	r26, r22
     59c:	b7 0b       	sbc	r27, r23
     59e:	82 1b       	sub	r24, r18
     5a0:	91 09       	sbc	r25, r1
     5a2:	a1 09       	sbc	r26, r1
     5a4:	b1 09       	sbc	r27, r1
     5a6:	00 97       	sbiw	r24, 0x00	; 0
     5a8:	a1 05       	cpc	r26, r1
     5aa:	b1 05       	cpc	r27, r1
     5ac:	61 f4       	brne	.+24     	; 0x5c6 <__udivdi3+0x3de>
     5ae:	64 01       	movw	r12, r8
     5b0:	53 01       	movw	r10, r6
     5b2:	a2 18       	sub	r10, r2
     5b4:	b3 08       	sbc	r11, r3
     5b6:	c4 08       	sbc	r12, r4
     5b8:	d5 08       	sbc	r13, r5
     5ba:	31 e0       	ldi	r19, 0x01	; 1
     5bc:	63 2e       	mov	r6, r19
     5be:	71 2c       	mov	r7, r1
     5c0:	81 2c       	mov	r8, r1
     5c2:	91 2c       	mov	r9, r1
     5c4:	1e c1       	rjmp	.+572    	; 0x802 <__udivdi3+0x61a>
     5c6:	6f 96       	adiw	r28, 0x1f	; 31
     5c8:	8f af       	std	Y+63, r24	; 0x3f
     5ca:	6f 97       	sbiw	r28, 0x1f	; 31
     5cc:	08 2e       	mov	r0, r24
     5ce:	04 c0       	rjmp	.+8      	; 0x5d8 <__udivdi3+0x3f0>
     5d0:	22 0c       	add	r2, r2
     5d2:	33 1c       	adc	r3, r3
     5d4:	44 1c       	adc	r4, r4
     5d6:	55 1c       	adc	r5, r5
     5d8:	0a 94       	dec	r0
     5da:	d2 f7       	brpl	.-12     	; 0x5d0 <__udivdi3+0x3e8>
     5dc:	ee 2d       	mov	r30, r14
     5de:	e8 1b       	sub	r30, r24
     5e0:	64 01       	movw	r12, r8
     5e2:	53 01       	movw	r10, r6
     5e4:	0e 2e       	mov	r0, r30
     5e6:	04 c0       	rjmp	.+8      	; 0x5f0 <__udivdi3+0x408>
     5e8:	d6 94       	lsr	r13
     5ea:	c7 94       	ror	r12
     5ec:	b7 94       	ror	r11
     5ee:	a7 94       	ror	r10
     5f0:	0a 94       	dec	r0
     5f2:	d2 f7       	brpl	.-12     	; 0x5e8 <__udivdi3+0x400>
     5f4:	a4 01       	movw	r20, r8
     5f6:	93 01       	movw	r18, r6
     5f8:	6f 96       	adiw	r28, 0x1f	; 31
     5fa:	0f ac       	ldd	r0, Y+63	; 0x3f
     5fc:	6f 97       	sbiw	r28, 0x1f	; 31
     5fe:	04 c0       	rjmp	.+8      	; 0x608 <__udivdi3+0x420>
     600:	22 0f       	add	r18, r18
     602:	33 1f       	adc	r19, r19
     604:	44 1f       	adc	r20, r20
     606:	55 1f       	adc	r21, r21
     608:	0a 94       	dec	r0
     60a:	d2 f7       	brpl	.-12     	; 0x600 <__udivdi3+0x418>
     60c:	6d a4       	ldd	r6, Y+45	; 0x2d
     60e:	7e a4       	ldd	r7, Y+46	; 0x2e
     610:	8f a4       	ldd	r8, Y+47	; 0x2f
     612:	98 a8       	ldd	r9, Y+48	; 0x30
     614:	0e 2e       	mov	r0, r30
     616:	04 c0       	rjmp	.+8      	; 0x620 <__udivdi3+0x438>
     618:	96 94       	lsr	r9
     61a:	87 94       	ror	r8
     61c:	77 94       	ror	r7
     61e:	67 94       	ror	r6
     620:	0a 94       	dec	r0
     622:	d2 f7       	brpl	.-12     	; 0x618 <__udivdi3+0x430>
     624:	84 01       	movw	r16, r8
     626:	73 01       	movw	r14, r6
     628:	e2 2a       	or	r14, r18
     62a:	f3 2a       	or	r15, r19
     62c:	04 2b       	or	r16, r20
     62e:	15 2b       	or	r17, r21
     630:	e9 a6       	std	Y+41, r14	; 0x29
     632:	fa a6       	std	Y+42, r15	; 0x2a
     634:	0b a7       	std	Y+43, r16	; 0x2b
     636:	1c a7       	std	Y+44, r17	; 0x2c
     638:	32 01       	movw	r6, r4
     63a:	88 24       	eor	r8, r8
     63c:	99 24       	eor	r9, r9
     63e:	92 01       	movw	r18, r4
     640:	81 01       	movw	r16, r2
     642:	20 70       	andi	r18, 0x00	; 0
     644:	30 70       	andi	r19, 0x00	; 0
     646:	21 96       	adiw	r28, 0x01	; 1
     648:	0c af       	std	Y+60, r16	; 0x3c
     64a:	1d af       	std	Y+61, r17	; 0x3d
     64c:	2e af       	std	Y+62, r18	; 0x3e
     64e:	3f af       	std	Y+63, r19	; 0x3f
     650:	21 97       	sbiw	r28, 0x01	; 1
     652:	c6 01       	movw	r24, r12
     654:	b5 01       	movw	r22, r10
     656:	a4 01       	movw	r20, r8
     658:	93 01       	movw	r18, r6
     65a:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     65e:	7b 01       	movw	r14, r22
     660:	8c 01       	movw	r16, r24
     662:	c6 01       	movw	r24, r12
     664:	b5 01       	movw	r22, r10
     666:	a4 01       	movw	r20, r8
     668:	93 01       	movw	r18, r6
     66a:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     66e:	c9 01       	movw	r24, r18
     670:	da 01       	movw	r26, r20
     672:	25 96       	adiw	r28, 0x05	; 5
     674:	8c af       	std	Y+60, r24	; 0x3c
     676:	9d af       	std	Y+61, r25	; 0x3d
     678:	ae af       	std	Y+62, r26	; 0x3e
     67a:	bf af       	std	Y+63, r27	; 0x3f
     67c:	25 97       	sbiw	r28, 0x05	; 5
     67e:	bc 01       	movw	r22, r24
     680:	cd 01       	movw	r24, r26
     682:	21 96       	adiw	r28, 0x01	; 1
     684:	2c ad       	ldd	r18, Y+60	; 0x3c
     686:	3d ad       	ldd	r19, Y+61	; 0x3d
     688:	4e ad       	ldd	r20, Y+62	; 0x3e
     68a:	5f ad       	ldd	r21, Y+63	; 0x3f
     68c:	21 97       	sbiw	r28, 0x01	; 1
     68e:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     692:	9b 01       	movw	r18, r22
     694:	ac 01       	movw	r20, r24
     696:	87 01       	movw	r16, r14
     698:	ff 24       	eor	r15, r15
     69a:	ee 24       	eor	r14, r14
     69c:	a9 a4       	ldd	r10, Y+41	; 0x29
     69e:	ba a4       	ldd	r11, Y+42	; 0x2a
     6a0:	cb a4       	ldd	r12, Y+43	; 0x2b
     6a2:	dc a4       	ldd	r13, Y+44	; 0x2c
     6a4:	c6 01       	movw	r24, r12
     6a6:	aa 27       	eor	r26, r26
     6a8:	bb 27       	eor	r27, r27
     6aa:	5c 01       	movw	r10, r24
     6ac:	6d 01       	movw	r12, r26
     6ae:	ae 28       	or	r10, r14
     6b0:	bf 28       	or	r11, r15
     6b2:	c0 2a       	or	r12, r16
     6b4:	d1 2a       	or	r13, r17
     6b6:	a2 16       	cp	r10, r18
     6b8:	b3 06       	cpc	r11, r19
     6ba:	c4 06       	cpc	r12, r20
     6bc:	d5 06       	cpc	r13, r21
     6be:	60 f5       	brcc	.+88     	; 0x718 <__udivdi3+0x530>
     6c0:	25 96       	adiw	r28, 0x05	; 5
     6c2:	6c ad       	ldd	r22, Y+60	; 0x3c
     6c4:	7d ad       	ldd	r23, Y+61	; 0x3d
     6c6:	8e ad       	ldd	r24, Y+62	; 0x3e
     6c8:	9f ad       	ldd	r25, Y+63	; 0x3f
     6ca:	25 97       	sbiw	r28, 0x05	; 5
     6cc:	61 50       	subi	r22, 0x01	; 1
     6ce:	70 40       	sbci	r23, 0x00	; 0
     6d0:	80 40       	sbci	r24, 0x00	; 0
     6d2:	90 40       	sbci	r25, 0x00	; 0
     6d4:	25 96       	adiw	r28, 0x05	; 5
     6d6:	6c af       	std	Y+60, r22	; 0x3c
     6d8:	7d af       	std	Y+61, r23	; 0x3d
     6da:	8e af       	std	Y+62, r24	; 0x3e
     6dc:	9f af       	std	Y+63, r25	; 0x3f
     6de:	25 97       	sbiw	r28, 0x05	; 5
     6e0:	a2 0c       	add	r10, r2
     6e2:	b3 1c       	adc	r11, r3
     6e4:	c4 1c       	adc	r12, r4
     6e6:	d5 1c       	adc	r13, r5
     6e8:	a2 14       	cp	r10, r2
     6ea:	b3 04       	cpc	r11, r3
     6ec:	c4 04       	cpc	r12, r4
     6ee:	d5 04       	cpc	r13, r5
     6f0:	98 f0       	brcs	.+38     	; 0x718 <__udivdi3+0x530>
     6f2:	a2 16       	cp	r10, r18
     6f4:	b3 06       	cpc	r11, r19
     6f6:	c4 06       	cpc	r12, r20
     6f8:	d5 06       	cpc	r13, r21
     6fa:	70 f4       	brcc	.+28     	; 0x718 <__udivdi3+0x530>
     6fc:	61 50       	subi	r22, 0x01	; 1
     6fe:	70 40       	sbci	r23, 0x00	; 0
     700:	80 40       	sbci	r24, 0x00	; 0
     702:	90 40       	sbci	r25, 0x00	; 0
     704:	25 96       	adiw	r28, 0x05	; 5
     706:	6c af       	std	Y+60, r22	; 0x3c
     708:	7d af       	std	Y+61, r23	; 0x3d
     70a:	8e af       	std	Y+62, r24	; 0x3e
     70c:	9f af       	std	Y+63, r25	; 0x3f
     70e:	25 97       	sbiw	r28, 0x05	; 5
     710:	a2 0c       	add	r10, r2
     712:	b3 1c       	adc	r11, r3
     714:	c4 1c       	adc	r12, r4
     716:	d5 1c       	adc	r13, r5
     718:	a2 1a       	sub	r10, r18
     71a:	b3 0a       	sbc	r11, r19
     71c:	c4 0a       	sbc	r12, r20
     71e:	d5 0a       	sbc	r13, r21
     720:	c6 01       	movw	r24, r12
     722:	b5 01       	movw	r22, r10
     724:	a4 01       	movw	r20, r8
     726:	93 01       	movw	r18, r6
     728:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     72c:	7b 01       	movw	r14, r22
     72e:	8c 01       	movw	r16, r24
     730:	c6 01       	movw	r24, r12
     732:	b5 01       	movw	r22, r10
     734:	a4 01       	movw	r20, r8
     736:	93 01       	movw	r18, r6
     738:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     73c:	c9 01       	movw	r24, r18
     73e:	da 01       	movw	r26, r20
     740:	3c 01       	movw	r6, r24
     742:	4d 01       	movw	r8, r26
     744:	c4 01       	movw	r24, r8
     746:	b3 01       	movw	r22, r6
     748:	21 96       	adiw	r28, 0x01	; 1
     74a:	2c ad       	ldd	r18, Y+60	; 0x3c
     74c:	3d ad       	ldd	r19, Y+61	; 0x3d
     74e:	4e ad       	ldd	r20, Y+62	; 0x3e
     750:	5f ad       	ldd	r21, Y+63	; 0x3f
     752:	21 97       	sbiw	r28, 0x01	; 1
     754:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     758:	9b 01       	movw	r18, r22
     75a:	ac 01       	movw	r20, r24
     75c:	87 01       	movw	r16, r14
     75e:	ff 24       	eor	r15, r15
     760:	ee 24       	eor	r14, r14
     762:	89 a5       	ldd	r24, Y+41	; 0x29
     764:	9a a5       	ldd	r25, Y+42	; 0x2a
     766:	ab a5       	ldd	r26, Y+43	; 0x2b
     768:	bc a5       	ldd	r27, Y+44	; 0x2c
     76a:	a0 70       	andi	r26, 0x00	; 0
     76c:	b0 70       	andi	r27, 0x00	; 0
     76e:	57 01       	movw	r10, r14
     770:	68 01       	movw	r12, r16
     772:	a8 2a       	or	r10, r24
     774:	b9 2a       	or	r11, r25
     776:	ca 2a       	or	r12, r26
     778:	db 2a       	or	r13, r27
     77a:	a2 16       	cp	r10, r18
     77c:	b3 06       	cpc	r11, r19
     77e:	c4 06       	cpc	r12, r20
     780:	d5 06       	cpc	r13, r21
     782:	e0 f4       	brcc	.+56     	; 0x7bc <__udivdi3+0x5d4>
     784:	08 94       	sec
     786:	61 08       	sbc	r6, r1
     788:	71 08       	sbc	r7, r1
     78a:	81 08       	sbc	r8, r1
     78c:	91 08       	sbc	r9, r1
     78e:	a2 0c       	add	r10, r2
     790:	b3 1c       	adc	r11, r3
     792:	c4 1c       	adc	r12, r4
     794:	d5 1c       	adc	r13, r5
     796:	a2 14       	cp	r10, r2
     798:	b3 04       	cpc	r11, r3
     79a:	c4 04       	cpc	r12, r4
     79c:	d5 04       	cpc	r13, r5
     79e:	70 f0       	brcs	.+28     	; 0x7bc <__udivdi3+0x5d4>
     7a0:	a2 16       	cp	r10, r18
     7a2:	b3 06       	cpc	r11, r19
     7a4:	c4 06       	cpc	r12, r20
     7a6:	d5 06       	cpc	r13, r21
     7a8:	48 f4       	brcc	.+18     	; 0x7bc <__udivdi3+0x5d4>
     7aa:	08 94       	sec
     7ac:	61 08       	sbc	r6, r1
     7ae:	71 08       	sbc	r7, r1
     7b0:	81 08       	sbc	r8, r1
     7b2:	91 08       	sbc	r9, r1
     7b4:	a2 0c       	add	r10, r2
     7b6:	b3 1c       	adc	r11, r3
     7b8:	c4 1c       	adc	r12, r4
     7ba:	d5 1c       	adc	r13, r5
     7bc:	8d a5       	ldd	r24, Y+45	; 0x2d
     7be:	9e a5       	ldd	r25, Y+46	; 0x2e
     7c0:	af a5       	ldd	r26, Y+47	; 0x2f
     7c2:	b8 a9       	ldd	r27, Y+48	; 0x30
     7c4:	6f 96       	adiw	r28, 0x1f	; 31
     7c6:	0f ac       	ldd	r0, Y+63	; 0x3f
     7c8:	6f 97       	sbiw	r28, 0x1f	; 31
     7ca:	04 c0       	rjmp	.+8      	; 0x7d4 <__udivdi3+0x5ec>
     7cc:	88 0f       	add	r24, r24
     7ce:	99 1f       	adc	r25, r25
     7d0:	aa 1f       	adc	r26, r26
     7d2:	bb 1f       	adc	r27, r27
     7d4:	0a 94       	dec	r0
     7d6:	d2 f7       	brpl	.-12     	; 0x7cc <__udivdi3+0x5e4>
     7d8:	8d a7       	std	Y+45, r24	; 0x2d
     7da:	9e a7       	std	Y+46, r25	; 0x2e
     7dc:	af a7       	std	Y+47, r26	; 0x2f
     7de:	b8 ab       	std	Y+48, r27	; 0x30
     7e0:	a2 1a       	sub	r10, r18
     7e2:	b3 0a       	sbc	r11, r19
     7e4:	c4 0a       	sbc	r12, r20
     7e6:	d5 0a       	sbc	r13, r21
     7e8:	25 96       	adiw	r28, 0x05	; 5
     7ea:	ec ac       	ldd	r14, Y+60	; 0x3c
     7ec:	fd ac       	ldd	r15, Y+61	; 0x3d
     7ee:	0e ad       	ldd	r16, Y+62	; 0x3e
     7f0:	1f ad       	ldd	r17, Y+63	; 0x3f
     7f2:	25 97       	sbiw	r28, 0x05	; 5
     7f4:	d7 01       	movw	r26, r14
     7f6:	99 27       	eor	r25, r25
     7f8:	88 27       	eor	r24, r24
     7fa:	68 2a       	or	r6, r24
     7fc:	79 2a       	or	r7, r25
     7fe:	8a 2a       	or	r8, r26
     800:	9b 2a       	or	r9, r27
     802:	82 01       	movw	r16, r4
     804:	22 27       	eor	r18, r18
     806:	33 27       	eor	r19, r19
     808:	29 96       	adiw	r28, 0x09	; 9
     80a:	0c af       	std	Y+60, r16	; 0x3c
     80c:	1d af       	std	Y+61, r17	; 0x3d
     80e:	2e af       	std	Y+62, r18	; 0x3e
     810:	3f af       	std	Y+63, r19	; 0x3f
     812:	29 97       	sbiw	r28, 0x09	; 9
     814:	a2 01       	movw	r20, r4
     816:	91 01       	movw	r18, r2
     818:	40 70       	andi	r20, 0x00	; 0
     81a:	50 70       	andi	r21, 0x00	; 0
     81c:	2d 96       	adiw	r28, 0x0d	; 13
     81e:	2c af       	std	Y+60, r18	; 0x3c
     820:	3d af       	std	Y+61, r19	; 0x3d
     822:	4e af       	std	Y+62, r20	; 0x3e
     824:	5f af       	std	Y+63, r21	; 0x3f
     826:	2d 97       	sbiw	r28, 0x0d	; 13
     828:	c6 01       	movw	r24, r12
     82a:	b5 01       	movw	r22, r10
     82c:	29 96       	adiw	r28, 0x09	; 9
     82e:	2c ad       	ldd	r18, Y+60	; 0x3c
     830:	3d ad       	ldd	r19, Y+61	; 0x3d
     832:	4e ad       	ldd	r20, Y+62	; 0x3e
     834:	5f ad       	ldd	r21, Y+63	; 0x3f
     836:	29 97       	sbiw	r28, 0x09	; 9
     838:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     83c:	7b 01       	movw	r14, r22
     83e:	8c 01       	movw	r16, r24
     840:	c6 01       	movw	r24, r12
     842:	b5 01       	movw	r22, r10
     844:	29 96       	adiw	r28, 0x09	; 9
     846:	2c ad       	ldd	r18, Y+60	; 0x3c
     848:	3d ad       	ldd	r19, Y+61	; 0x3d
     84a:	4e ad       	ldd	r20, Y+62	; 0x3e
     84c:	5f ad       	ldd	r21, Y+63	; 0x3f
     84e:	29 97       	sbiw	r28, 0x09	; 9
     850:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     854:	c9 01       	movw	r24, r18
     856:	da 01       	movw	r26, r20
     858:	61 96       	adiw	r28, 0x11	; 17
     85a:	8c af       	std	Y+60, r24	; 0x3c
     85c:	9d af       	std	Y+61, r25	; 0x3d
     85e:	ae af       	std	Y+62, r26	; 0x3e
     860:	bf af       	std	Y+63, r27	; 0x3f
     862:	61 97       	sbiw	r28, 0x11	; 17
     864:	bc 01       	movw	r22, r24
     866:	cd 01       	movw	r24, r26
     868:	2d 96       	adiw	r28, 0x0d	; 13
     86a:	2c ad       	ldd	r18, Y+60	; 0x3c
     86c:	3d ad       	ldd	r19, Y+61	; 0x3d
     86e:	4e ad       	ldd	r20, Y+62	; 0x3e
     870:	5f ad       	ldd	r21, Y+63	; 0x3f
     872:	2d 97       	sbiw	r28, 0x0d	; 13
     874:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     878:	9b 01       	movw	r18, r22
     87a:	ac 01       	movw	r20, r24
     87c:	87 01       	movw	r16, r14
     87e:	ff 24       	eor	r15, r15
     880:	ee 24       	eor	r14, r14
     882:	ad a4       	ldd	r10, Y+45	; 0x2d
     884:	be a4       	ldd	r11, Y+46	; 0x2e
     886:	cf a4       	ldd	r12, Y+47	; 0x2f
     888:	d8 a8       	ldd	r13, Y+48	; 0x30
     88a:	c6 01       	movw	r24, r12
     88c:	aa 27       	eor	r26, r26
     88e:	bb 27       	eor	r27, r27
     890:	57 01       	movw	r10, r14
     892:	68 01       	movw	r12, r16
     894:	a8 2a       	or	r10, r24
     896:	b9 2a       	or	r11, r25
     898:	ca 2a       	or	r12, r26
     89a:	db 2a       	or	r13, r27
     89c:	a2 16       	cp	r10, r18
     89e:	b3 06       	cpc	r11, r19
     8a0:	c4 06       	cpc	r12, r20
     8a2:	d5 06       	cpc	r13, r21
     8a4:	60 f5       	brcc	.+88     	; 0x8fe <__stack+0x9f>
     8a6:	61 96       	adiw	r28, 0x11	; 17
     8a8:	6c ad       	ldd	r22, Y+60	; 0x3c
     8aa:	7d ad       	ldd	r23, Y+61	; 0x3d
     8ac:	8e ad       	ldd	r24, Y+62	; 0x3e
     8ae:	9f ad       	ldd	r25, Y+63	; 0x3f
     8b0:	61 97       	sbiw	r28, 0x11	; 17
     8b2:	61 50       	subi	r22, 0x01	; 1
     8b4:	70 40       	sbci	r23, 0x00	; 0
     8b6:	80 40       	sbci	r24, 0x00	; 0
     8b8:	90 40       	sbci	r25, 0x00	; 0
     8ba:	61 96       	adiw	r28, 0x11	; 17
     8bc:	6c af       	std	Y+60, r22	; 0x3c
     8be:	7d af       	std	Y+61, r23	; 0x3d
     8c0:	8e af       	std	Y+62, r24	; 0x3e
     8c2:	9f af       	std	Y+63, r25	; 0x3f
     8c4:	61 97       	sbiw	r28, 0x11	; 17
     8c6:	a2 0c       	add	r10, r2
     8c8:	b3 1c       	adc	r11, r3
     8ca:	c4 1c       	adc	r12, r4
     8cc:	d5 1c       	adc	r13, r5
     8ce:	a2 14       	cp	r10, r2
     8d0:	b3 04       	cpc	r11, r3
     8d2:	c4 04       	cpc	r12, r4
     8d4:	d5 04       	cpc	r13, r5
     8d6:	98 f0       	brcs	.+38     	; 0x8fe <__stack+0x9f>
     8d8:	a2 16       	cp	r10, r18
     8da:	b3 06       	cpc	r11, r19
     8dc:	c4 06       	cpc	r12, r20
     8de:	d5 06       	cpc	r13, r21
     8e0:	70 f4       	brcc	.+28     	; 0x8fe <__stack+0x9f>
     8e2:	61 50       	subi	r22, 0x01	; 1
     8e4:	70 40       	sbci	r23, 0x00	; 0
     8e6:	80 40       	sbci	r24, 0x00	; 0
     8e8:	90 40       	sbci	r25, 0x00	; 0
     8ea:	61 96       	adiw	r28, 0x11	; 17
     8ec:	6c af       	std	Y+60, r22	; 0x3c
     8ee:	7d af       	std	Y+61, r23	; 0x3d
     8f0:	8e af       	std	Y+62, r24	; 0x3e
     8f2:	9f af       	std	Y+63, r25	; 0x3f
     8f4:	61 97       	sbiw	r28, 0x11	; 17
     8f6:	a2 0c       	add	r10, r2
     8f8:	b3 1c       	adc	r11, r3
     8fa:	c4 1c       	adc	r12, r4
     8fc:	d5 1c       	adc	r13, r5
     8fe:	a2 1a       	sub	r10, r18
     900:	b3 0a       	sbc	r11, r19
     902:	c4 0a       	sbc	r12, r20
     904:	d5 0a       	sbc	r13, r21
     906:	c6 01       	movw	r24, r12
     908:	b5 01       	movw	r22, r10
     90a:	29 96       	adiw	r28, 0x09	; 9
     90c:	2c ad       	ldd	r18, Y+60	; 0x3c
     90e:	3d ad       	ldd	r19, Y+61	; 0x3d
     910:	4e ad       	ldd	r20, Y+62	; 0x3e
     912:	5f ad       	ldd	r21, Y+63	; 0x3f
     914:	29 97       	sbiw	r28, 0x09	; 9
     916:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     91a:	7b 01       	movw	r14, r22
     91c:	8c 01       	movw	r16, r24
     91e:	c6 01       	movw	r24, r12
     920:	b5 01       	movw	r22, r10
     922:	29 96       	adiw	r28, 0x09	; 9
     924:	2c ad       	ldd	r18, Y+60	; 0x3c
     926:	3d ad       	ldd	r19, Y+61	; 0x3d
     928:	4e ad       	ldd	r20, Y+62	; 0x3e
     92a:	5f ad       	ldd	r21, Y+63	; 0x3f
     92c:	29 97       	sbiw	r28, 0x09	; 9
     92e:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     932:	c9 01       	movw	r24, r18
     934:	da 01       	movw	r26, r20
     936:	5c 01       	movw	r10, r24
     938:	6d 01       	movw	r12, r26
     93a:	c6 01       	movw	r24, r12
     93c:	b5 01       	movw	r22, r10
     93e:	2d 96       	adiw	r28, 0x0d	; 13
     940:	2c ad       	ldd	r18, Y+60	; 0x3c
     942:	3d ad       	ldd	r19, Y+61	; 0x3d
     944:	4e ad       	ldd	r20, Y+62	; 0x3e
     946:	5f ad       	ldd	r21, Y+63	; 0x3f
     948:	2d 97       	sbiw	r28, 0x0d	; 13
     94a:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     94e:	9b 01       	movw	r18, r22
     950:	ac 01       	movw	r20, r24
     952:	87 01       	movw	r16, r14
     954:	ff 24       	eor	r15, r15
     956:	ee 24       	eor	r14, r14
     958:	8d a5       	ldd	r24, Y+45	; 0x2d
     95a:	9e a5       	ldd	r25, Y+46	; 0x2e
     95c:	af a5       	ldd	r26, Y+47	; 0x2f
     95e:	b8 a9       	ldd	r27, Y+48	; 0x30
     960:	a0 70       	andi	r26, 0x00	; 0
     962:	b0 70       	andi	r27, 0x00	; 0
     964:	e8 2a       	or	r14, r24
     966:	f9 2a       	or	r15, r25
     968:	0a 2b       	or	r16, r26
     96a:	1b 2b       	or	r17, r27
     96c:	e2 16       	cp	r14, r18
     96e:	f3 06       	cpc	r15, r19
     970:	04 07       	cpc	r16, r20
     972:	15 07       	cpc	r17, r21
     974:	c0 f4       	brcc	.+48     	; 0x9a6 <__stack+0x147>
     976:	08 94       	sec
     978:	a1 08       	sbc	r10, r1
     97a:	b1 08       	sbc	r11, r1
     97c:	c1 08       	sbc	r12, r1
     97e:	d1 08       	sbc	r13, r1
     980:	e2 0c       	add	r14, r2
     982:	f3 1c       	adc	r15, r3
     984:	04 1d       	adc	r16, r4
     986:	15 1d       	adc	r17, r5
     988:	e2 14       	cp	r14, r2
     98a:	f3 04       	cpc	r15, r3
     98c:	04 05       	cpc	r16, r4
     98e:	15 05       	cpc	r17, r5
     990:	50 f0       	brcs	.+20     	; 0x9a6 <__stack+0x147>
     992:	e2 16       	cp	r14, r18
     994:	f3 06       	cpc	r15, r19
     996:	04 07       	cpc	r16, r20
     998:	15 07       	cpc	r17, r21
     99a:	28 f4       	brcc	.+10     	; 0x9a6 <__stack+0x147>
     99c:	08 94       	sec
     99e:	a1 08       	sbc	r10, r1
     9a0:	b1 08       	sbc	r11, r1
     9a2:	c1 08       	sbc	r12, r1
     9a4:	d1 08       	sbc	r13, r1
     9a6:	61 96       	adiw	r28, 0x11	; 17
     9a8:	ec ac       	ldd	r14, Y+60	; 0x3c
     9aa:	fd ac       	ldd	r15, Y+61	; 0x3d
     9ac:	0e ad       	ldd	r16, Y+62	; 0x3e
     9ae:	1f ad       	ldd	r17, Y+63	; 0x3f
     9b0:	61 97       	sbiw	r28, 0x11	; 17
     9b2:	d7 01       	movw	r26, r14
     9b4:	99 27       	eor	r25, r25
     9b6:	88 27       	eor	r24, r24
     9b8:	96 01       	movw	r18, r12
     9ba:	85 01       	movw	r16, r10
     9bc:	08 2b       	or	r16, r24
     9be:	19 2b       	or	r17, r25
     9c0:	2a 2b       	or	r18, r26
     9c2:	3b 2b       	or	r19, r27
     9c4:	09 ab       	std	Y+49, r16	; 0x31
     9c6:	1a ab       	std	Y+50, r17	; 0x32
     9c8:	2b ab       	std	Y+51, r18	; 0x33
     9ca:	3c ab       	std	Y+52, r19	; 0x34
     9cc:	62 c2       	rjmp	.+1220   	; 0xe92 <__stack+0x633>
     9ce:	6e 14       	cp	r6, r14
     9d0:	7f 04       	cpc	r7, r15
     9d2:	80 06       	cpc	r8, r16
     9d4:	91 06       	cpc	r9, r17
     9d6:	08 f4       	brcc	.+2      	; 0x9da <__stack+0x17b>
     9d8:	51 c2       	rjmp	.+1186   	; 0xe7c <__stack+0x61d>
     9da:	20 e0       	ldi	r18, 0x00	; 0
     9dc:	e2 16       	cp	r14, r18
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	f2 06       	cpc	r15, r18
     9e2:	21 e0       	ldi	r18, 0x01	; 1
     9e4:	02 07       	cpc	r16, r18
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	12 07       	cpc	r17, r18
     9ea:	88 f4       	brcc	.+34     	; 0xa0e <__stack+0x1af>
     9ec:	3f ef       	ldi	r19, 0xFF	; 255
     9ee:	e3 16       	cp	r14, r19
     9f0:	f1 04       	cpc	r15, r1
     9f2:	01 05       	cpc	r16, r1
     9f4:	11 05       	cpc	r17, r1
     9f6:	31 f0       	breq	.+12     	; 0xa04 <__stack+0x1a5>
     9f8:	28 f0       	brcs	.+10     	; 0xa04 <__stack+0x1a5>
     9fa:	48 e0       	ldi	r20, 0x08	; 8
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	70 e0       	ldi	r23, 0x00	; 0
     a02:	17 c0       	rjmp	.+46     	; 0xa32 <__stack+0x1d3>
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	50 e0       	ldi	r21, 0x00	; 0
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	70 e0       	ldi	r23, 0x00	; 0
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__stack+0x1d3>
     a0e:	40 e0       	ldi	r20, 0x00	; 0
     a10:	e4 16       	cp	r14, r20
     a12:	40 e0       	ldi	r20, 0x00	; 0
     a14:	f4 06       	cpc	r15, r20
     a16:	40 e0       	ldi	r20, 0x00	; 0
     a18:	04 07       	cpc	r16, r20
     a1a:	41 e0       	ldi	r20, 0x01	; 1
     a1c:	14 07       	cpc	r17, r20
     a1e:	28 f0       	brcs	.+10     	; 0xa2a <__stack+0x1cb>
     a20:	48 e1       	ldi	r20, 0x18	; 24
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	70 e0       	ldi	r23, 0x00	; 0
     a28:	04 c0       	rjmp	.+8      	; 0xa32 <__stack+0x1d3>
     a2a:	40 e1       	ldi	r20, 0x10	; 16
     a2c:	50 e0       	ldi	r21, 0x00	; 0
     a2e:	60 e0       	ldi	r22, 0x00	; 0
     a30:	70 e0       	ldi	r23, 0x00	; 0
     a32:	d8 01       	movw	r26, r16
     a34:	c7 01       	movw	r24, r14
     a36:	04 2e       	mov	r0, r20
     a38:	04 c0       	rjmp	.+8      	; 0xa42 <__stack+0x1e3>
     a3a:	b6 95       	lsr	r27
     a3c:	a7 95       	ror	r26
     a3e:	97 95       	ror	r25
     a40:	87 95       	ror	r24
     a42:	0a 94       	dec	r0
     a44:	d2 f7       	brpl	.-12     	; 0xa3a <__stack+0x1db>
     a46:	8e 54       	subi	r24, 0x4E	; 78
     a48:	9f 4f       	sbci	r25, 0xFF	; 255
     a4a:	dc 01       	movw	r26, r24
     a4c:	2c 91       	ld	r18, X
     a4e:	30 e2       	ldi	r19, 0x20	; 32
     a50:	a3 2e       	mov	r10, r19
     a52:	b1 2c       	mov	r11, r1
     a54:	c1 2c       	mov	r12, r1
     a56:	d1 2c       	mov	r13, r1
     a58:	d6 01       	movw	r26, r12
     a5a:	c5 01       	movw	r24, r10
     a5c:	84 1b       	sub	r24, r20
     a5e:	95 0b       	sbc	r25, r21
     a60:	a6 0b       	sbc	r26, r22
     a62:	b7 0b       	sbc	r27, r23
     a64:	82 1b       	sub	r24, r18
     a66:	91 09       	sbc	r25, r1
     a68:	a1 09       	sbc	r26, r1
     a6a:	b1 09       	sbc	r27, r1
     a6c:	00 97       	sbiw	r24, 0x00	; 0
     a6e:	a1 05       	cpc	r26, r1
     a70:	b1 05       	cpc	r27, r1
     a72:	89 f4       	brne	.+34     	; 0xa96 <__stack+0x237>
     a74:	e6 14       	cp	r14, r6
     a76:	f7 04       	cpc	r15, r7
     a78:	08 05       	cpc	r16, r8
     a7a:	19 05       	cpc	r17, r9
     a7c:	08 f4       	brcc	.+2      	; 0xa80 <__stack+0x221>
     a7e:	f2 c1       	rjmp	.+996    	; 0xe64 <__stack+0x605>
     a80:	6d a4       	ldd	r6, Y+45	; 0x2d
     a82:	7e a4       	ldd	r7, Y+46	; 0x2e
     a84:	8f a4       	ldd	r8, Y+47	; 0x2f
     a86:	98 a8       	ldd	r9, Y+48	; 0x30
     a88:	62 14       	cp	r6, r2
     a8a:	73 04       	cpc	r7, r3
     a8c:	84 04       	cpc	r8, r4
     a8e:	95 04       	cpc	r9, r5
     a90:	08 f0       	brcs	.+2      	; 0xa94 <__stack+0x235>
     a92:	e8 c1       	rjmp	.+976    	; 0xe64 <__stack+0x605>
     a94:	f3 c1       	rjmp	.+998    	; 0xe7c <__stack+0x61d>
     a96:	6e 96       	adiw	r28, 0x1e	; 30
     a98:	8f af       	std	Y+63, r24	; 0x3f
     a9a:	6e 97       	sbiw	r28, 0x1e	; 30
     a9c:	08 2e       	mov	r0, r24
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__stack+0x249>
     aa0:	ee 0c       	add	r14, r14
     aa2:	ff 1c       	adc	r15, r15
     aa4:	00 1f       	adc	r16, r16
     aa6:	11 1f       	adc	r17, r17
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__stack+0x241>
     aac:	6a 2d       	mov	r22, r10
     aae:	68 1b       	sub	r22, r24
     ab0:	d2 01       	movw	r26, r4
     ab2:	c1 01       	movw	r24, r2
     ab4:	06 2e       	mov	r0, r22
     ab6:	04 c0       	rjmp	.+8      	; 0xac0 <__stack+0x261>
     ab8:	b6 95       	lsr	r27
     aba:	a7 95       	ror	r26
     abc:	97 95       	ror	r25
     abe:	87 95       	ror	r24
     ac0:	0a 94       	dec	r0
     ac2:	d2 f7       	brpl	.-12     	; 0xab8 <__stack+0x259>
     ac4:	5c 01       	movw	r10, r24
     ac6:	6d 01       	movw	r12, r26
     ac8:	ae 28       	or	r10, r14
     aca:	bf 28       	or	r11, r15
     acc:	c0 2a       	or	r12, r16
     ace:	d1 2a       	or	r13, r17
     ad0:	ad a2       	std	Y+37, r10	; 0x25
     ad2:	be a2       	std	Y+38, r11	; 0x26
     ad4:	cf a2       	std	Y+39, r12	; 0x27
     ad6:	d8 a6       	std	Y+40, r13	; 0x28
     ad8:	72 01       	movw	r14, r4
     ada:	61 01       	movw	r12, r2
     adc:	6e 96       	adiw	r28, 0x1e	; 30
     ade:	0f ac       	ldd	r0, Y+63	; 0x3f
     ae0:	6e 97       	sbiw	r28, 0x1e	; 30
     ae2:	04 c0       	rjmp	.+8      	; 0xaec <__stack+0x28d>
     ae4:	cc 0c       	add	r12, r12
     ae6:	dd 1c       	adc	r13, r13
     ae8:	ee 1c       	adc	r14, r14
     aea:	ff 1c       	adc	r15, r15
     aec:	0a 94       	dec	r0
     aee:	d2 f7       	brpl	.-12     	; 0xae4 <__stack+0x285>
     af0:	c9 a2       	std	Y+33, r12	; 0x21
     af2:	da a2       	std	Y+34, r13	; 0x22
     af4:	eb a2       	std	Y+35, r14	; 0x23
     af6:	fc a2       	std	Y+36, r15	; 0x24
     af8:	64 01       	movw	r12, r8
     afa:	53 01       	movw	r10, r6
     afc:	06 2e       	mov	r0, r22
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <__stack+0x2a9>
     b00:	d6 94       	lsr	r13
     b02:	c7 94       	ror	r12
     b04:	b7 94       	ror	r11
     b06:	a7 94       	ror	r10
     b08:	0a 94       	dec	r0
     b0a:	d2 f7       	brpl	.-12     	; 0xb00 <__stack+0x2a1>
     b0c:	d4 01       	movw	r26, r8
     b0e:	c3 01       	movw	r24, r6
     b10:	6e 96       	adiw	r28, 0x1e	; 30
     b12:	0f ac       	ldd	r0, Y+63	; 0x3f
     b14:	6e 97       	sbiw	r28, 0x1e	; 30
     b16:	04 c0       	rjmp	.+8      	; 0xb20 <__stack+0x2c1>
     b18:	88 0f       	add	r24, r24
     b1a:	99 1f       	adc	r25, r25
     b1c:	aa 1f       	adc	r26, r26
     b1e:	bb 1f       	adc	r27, r27
     b20:	0a 94       	dec	r0
     b22:	d2 f7       	brpl	.-12     	; 0xb18 <__stack+0x2b9>
     b24:	ed a4       	ldd	r14, Y+45	; 0x2d
     b26:	fe a4       	ldd	r15, Y+46	; 0x2e
     b28:	0f a5       	ldd	r16, Y+47	; 0x2f
     b2a:	18 a9       	ldd	r17, Y+48	; 0x30
     b2c:	04 c0       	rjmp	.+8      	; 0xb36 <__stack+0x2d7>
     b2e:	16 95       	lsr	r17
     b30:	07 95       	ror	r16
     b32:	f7 94       	ror	r15
     b34:	e7 94       	ror	r14
     b36:	6a 95       	dec	r22
     b38:	d2 f7       	brpl	.-12     	; 0xb2e <__stack+0x2cf>
     b3a:	37 01       	movw	r6, r14
     b3c:	48 01       	movw	r8, r16
     b3e:	68 2a       	or	r6, r24
     b40:	79 2a       	or	r7, r25
     b42:	8a 2a       	or	r8, r26
     b44:	9b 2a       	or	r9, r27
     b46:	6d 8e       	std	Y+29, r6	; 0x1d
     b48:	7e 8e       	std	Y+30, r7	; 0x1e
     b4a:	8f 8e       	std	Y+31, r8	; 0x1f
     b4c:	98 a2       	std	Y+32, r9	; 0x20
     b4e:	ed a0       	ldd	r14, Y+37	; 0x25
     b50:	fe a0       	ldd	r15, Y+38	; 0x26
     b52:	0f a1       	ldd	r16, Y+39	; 0x27
     b54:	18 a5       	ldd	r17, Y+40	; 0x28
     b56:	38 01       	movw	r6, r16
     b58:	88 24       	eor	r8, r8
     b5a:	99 24       	eor	r9, r9
     b5c:	98 01       	movw	r18, r16
     b5e:	87 01       	movw	r16, r14
     b60:	20 70       	andi	r18, 0x00	; 0
     b62:	30 70       	andi	r19, 0x00	; 0
     b64:	65 96       	adiw	r28, 0x15	; 21
     b66:	0c af       	std	Y+60, r16	; 0x3c
     b68:	1d af       	std	Y+61, r17	; 0x3d
     b6a:	2e af       	std	Y+62, r18	; 0x3e
     b6c:	3f af       	std	Y+63, r19	; 0x3f
     b6e:	65 97       	sbiw	r28, 0x15	; 21
     b70:	c6 01       	movw	r24, r12
     b72:	b5 01       	movw	r22, r10
     b74:	a4 01       	movw	r20, r8
     b76:	93 01       	movw	r18, r6
     b78:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     b7c:	7b 01       	movw	r14, r22
     b7e:	8c 01       	movw	r16, r24
     b80:	c6 01       	movw	r24, r12
     b82:	b5 01       	movw	r22, r10
     b84:	a4 01       	movw	r20, r8
     b86:	93 01       	movw	r18, r6
     b88:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     b8c:	c9 01       	movw	r24, r18
     b8e:	da 01       	movw	r26, r20
     b90:	1c 01       	movw	r2, r24
     b92:	2d 01       	movw	r4, r26
     b94:	c2 01       	movw	r24, r4
     b96:	b1 01       	movw	r22, r2
     b98:	65 96       	adiw	r28, 0x15	; 21
     b9a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b9c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b9e:	4e ad       	ldd	r20, Y+62	; 0x3e
     ba0:	5f ad       	ldd	r21, Y+63	; 0x3f
     ba2:	65 97       	sbiw	r28, 0x15	; 21
     ba4:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     ba8:	9b 01       	movw	r18, r22
     baa:	ac 01       	movw	r20, r24
     bac:	87 01       	movw	r16, r14
     bae:	ff 24       	eor	r15, r15
     bb0:	ee 24       	eor	r14, r14
     bb2:	ad 8c       	ldd	r10, Y+29	; 0x1d
     bb4:	be 8c       	ldd	r11, Y+30	; 0x1e
     bb6:	cf 8c       	ldd	r12, Y+31	; 0x1f
     bb8:	d8 a0       	ldd	r13, Y+32	; 0x20
     bba:	c6 01       	movw	r24, r12
     bbc:	aa 27       	eor	r26, r26
     bbe:	bb 27       	eor	r27, r27
     bc0:	57 01       	movw	r10, r14
     bc2:	68 01       	movw	r12, r16
     bc4:	a8 2a       	or	r10, r24
     bc6:	b9 2a       	or	r11, r25
     bc8:	ca 2a       	or	r12, r26
     bca:	db 2a       	or	r13, r27
     bcc:	a2 16       	cp	r10, r18
     bce:	b3 06       	cpc	r11, r19
     bd0:	c4 06       	cpc	r12, r20
     bd2:	d5 06       	cpc	r13, r21
     bd4:	00 f5       	brcc	.+64     	; 0xc16 <__stack+0x3b7>
     bd6:	08 94       	sec
     bd8:	21 08       	sbc	r2, r1
     bda:	31 08       	sbc	r3, r1
     bdc:	41 08       	sbc	r4, r1
     bde:	51 08       	sbc	r5, r1
     be0:	ed a0       	ldd	r14, Y+37	; 0x25
     be2:	fe a0       	ldd	r15, Y+38	; 0x26
     be4:	0f a1       	ldd	r16, Y+39	; 0x27
     be6:	18 a5       	ldd	r17, Y+40	; 0x28
     be8:	ae 0c       	add	r10, r14
     bea:	bf 1c       	adc	r11, r15
     bec:	c0 1e       	adc	r12, r16
     bee:	d1 1e       	adc	r13, r17
     bf0:	ae 14       	cp	r10, r14
     bf2:	bf 04       	cpc	r11, r15
     bf4:	c0 06       	cpc	r12, r16
     bf6:	d1 06       	cpc	r13, r17
     bf8:	70 f0       	brcs	.+28     	; 0xc16 <__stack+0x3b7>
     bfa:	a2 16       	cp	r10, r18
     bfc:	b3 06       	cpc	r11, r19
     bfe:	c4 06       	cpc	r12, r20
     c00:	d5 06       	cpc	r13, r21
     c02:	48 f4       	brcc	.+18     	; 0xc16 <__stack+0x3b7>
     c04:	08 94       	sec
     c06:	21 08       	sbc	r2, r1
     c08:	31 08       	sbc	r3, r1
     c0a:	41 08       	sbc	r4, r1
     c0c:	51 08       	sbc	r5, r1
     c0e:	ae 0c       	add	r10, r14
     c10:	bf 1c       	adc	r11, r15
     c12:	c0 1e       	adc	r12, r16
     c14:	d1 1e       	adc	r13, r17
     c16:	a2 1a       	sub	r10, r18
     c18:	b3 0a       	sbc	r11, r19
     c1a:	c4 0a       	sbc	r12, r20
     c1c:	d5 0a       	sbc	r13, r21
     c1e:	c6 01       	movw	r24, r12
     c20:	b5 01       	movw	r22, r10
     c22:	a4 01       	movw	r20, r8
     c24:	93 01       	movw	r18, r6
     c26:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     c2a:	7b 01       	movw	r14, r22
     c2c:	8c 01       	movw	r16, r24
     c2e:	c6 01       	movw	r24, r12
     c30:	b5 01       	movw	r22, r10
     c32:	a4 01       	movw	r20, r8
     c34:	93 01       	movw	r18, r6
     c36:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
     c3a:	c9 01       	movw	r24, r18
     c3c:	da 01       	movw	r26, r20
     c3e:	3c 01       	movw	r6, r24
     c40:	4d 01       	movw	r8, r26
     c42:	c4 01       	movw	r24, r8
     c44:	b3 01       	movw	r22, r6
     c46:	65 96       	adiw	r28, 0x15	; 21
     c48:	2c ad       	ldd	r18, Y+60	; 0x3c
     c4a:	3d ad       	ldd	r19, Y+61	; 0x3d
     c4c:	4e ad       	ldd	r20, Y+62	; 0x3e
     c4e:	5f ad       	ldd	r21, Y+63	; 0x3f
     c50:	65 97       	sbiw	r28, 0x15	; 21
     c52:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     c56:	9b 01       	movw	r18, r22
     c58:	ac 01       	movw	r20, r24
     c5a:	87 01       	movw	r16, r14
     c5c:	ff 24       	eor	r15, r15
     c5e:	ee 24       	eor	r14, r14
     c60:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c62:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c64:	af 8d       	ldd	r26, Y+31	; 0x1f
     c66:	b8 a1       	ldd	r27, Y+32	; 0x20
     c68:	a0 70       	andi	r26, 0x00	; 0
     c6a:	b0 70       	andi	r27, 0x00	; 0
     c6c:	57 01       	movw	r10, r14
     c6e:	68 01       	movw	r12, r16
     c70:	a8 2a       	or	r10, r24
     c72:	b9 2a       	or	r11, r25
     c74:	ca 2a       	or	r12, r26
     c76:	db 2a       	or	r13, r27
     c78:	a2 16       	cp	r10, r18
     c7a:	b3 06       	cpc	r11, r19
     c7c:	c4 06       	cpc	r12, r20
     c7e:	d5 06       	cpc	r13, r21
     c80:	00 f5       	brcc	.+64     	; 0xcc2 <__stack+0x463>
     c82:	08 94       	sec
     c84:	61 08       	sbc	r6, r1
     c86:	71 08       	sbc	r7, r1
     c88:	81 08       	sbc	r8, r1
     c8a:	91 08       	sbc	r9, r1
     c8c:	6d a1       	ldd	r22, Y+37	; 0x25
     c8e:	7e a1       	ldd	r23, Y+38	; 0x26
     c90:	8f a1       	ldd	r24, Y+39	; 0x27
     c92:	98 a5       	ldd	r25, Y+40	; 0x28
     c94:	a6 0e       	add	r10, r22
     c96:	b7 1e       	adc	r11, r23
     c98:	c8 1e       	adc	r12, r24
     c9a:	d9 1e       	adc	r13, r25
     c9c:	a6 16       	cp	r10, r22
     c9e:	b7 06       	cpc	r11, r23
     ca0:	c8 06       	cpc	r12, r24
     ca2:	d9 06       	cpc	r13, r25
     ca4:	70 f0       	brcs	.+28     	; 0xcc2 <__stack+0x463>
     ca6:	a2 16       	cp	r10, r18
     ca8:	b3 06       	cpc	r11, r19
     caa:	c4 06       	cpc	r12, r20
     cac:	d5 06       	cpc	r13, r21
     cae:	48 f4       	brcc	.+18     	; 0xcc2 <__stack+0x463>
     cb0:	08 94       	sec
     cb2:	61 08       	sbc	r6, r1
     cb4:	71 08       	sbc	r7, r1
     cb6:	81 08       	sbc	r8, r1
     cb8:	91 08       	sbc	r9, r1
     cba:	a6 0e       	add	r10, r22
     cbc:	b7 1e       	adc	r11, r23
     cbe:	c8 1e       	adc	r12, r24
     cc0:	d9 1e       	adc	r13, r25
     cc2:	d6 01       	movw	r26, r12
     cc4:	c5 01       	movw	r24, r10
     cc6:	82 1b       	sub	r24, r18
     cc8:	93 0b       	sbc	r25, r19
     cca:	a4 0b       	sbc	r26, r20
     ccc:	b5 0b       	sbc	r27, r21
     cce:	89 8f       	std	Y+25, r24	; 0x19
     cd0:	9a 8f       	std	Y+26, r25	; 0x1a
     cd2:	ab 8f       	std	Y+27, r26	; 0x1b
     cd4:	bc 8f       	std	Y+28, r27	; 0x1c
     cd6:	d1 01       	movw	r26, r2
     cd8:	99 27       	eor	r25, r25
     cda:	88 27       	eor	r24, r24
     cdc:	64 01       	movw	r12, r8
     cde:	53 01       	movw	r10, r6
     ce0:	a8 2a       	or	r10, r24
     ce2:	b9 2a       	or	r11, r25
     ce4:	ca 2a       	or	r12, r26
     ce6:	db 2a       	or	r13, r27
     ce8:	a9 aa       	std	Y+49, r10	; 0x31
     cea:	ba aa       	std	Y+50, r11	; 0x32
     cec:	cb aa       	std	Y+51, r12	; 0x33
     cee:	dc aa       	std	Y+52, r13	; 0x34
     cf0:	86 01       	movw	r16, r12
     cf2:	75 01       	movw	r14, r10
     cf4:	2f ef       	ldi	r18, 0xFF	; 255
     cf6:	3f ef       	ldi	r19, 0xFF	; 255
     cf8:	40 e0       	ldi	r20, 0x00	; 0
     cfa:	50 e0       	ldi	r21, 0x00	; 0
     cfc:	e2 22       	and	r14, r18
     cfe:	f3 22       	and	r15, r19
     d00:	04 23       	and	r16, r20
     d02:	15 23       	and	r17, r21
     d04:	a6 01       	movw	r20, r12
     d06:	66 27       	eor	r22, r22
     d08:	77 27       	eor	r23, r23
     d0a:	6d 96       	adiw	r28, 0x1d	; 29
     d0c:	4c af       	std	Y+60, r20	; 0x3c
     d0e:	5d af       	std	Y+61, r21	; 0x3d
     d10:	6e af       	std	Y+62, r22	; 0x3e
     d12:	7f af       	std	Y+63, r23	; 0x3f
     d14:	6d 97       	sbiw	r28, 0x1d	; 29
     d16:	a9 a0       	ldd	r10, Y+33	; 0x21
     d18:	ba a0       	ldd	r11, Y+34	; 0x22
     d1a:	cb a0       	ldd	r12, Y+35	; 0x23
     d1c:	dc a0       	ldd	r13, Y+36	; 0x24
     d1e:	6f ef       	ldi	r22, 0xFF	; 255
     d20:	7f ef       	ldi	r23, 0xFF	; 255
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	a6 22       	and	r10, r22
     d28:	b7 22       	and	r11, r23
     d2a:	c8 22       	and	r12, r24
     d2c:	d9 22       	and	r13, r25
     d2e:	89 a1       	ldd	r24, Y+33	; 0x21
     d30:	9a a1       	ldd	r25, Y+34	; 0x22
     d32:	ab a1       	ldd	r26, Y+35	; 0x23
     d34:	bc a1       	ldd	r27, Y+36	; 0x24
     d36:	1d 01       	movw	r2, r26
     d38:	44 24       	eor	r4, r4
     d3a:	55 24       	eor	r5, r5
     d3c:	c8 01       	movw	r24, r16
     d3e:	b7 01       	movw	r22, r14
     d40:	a6 01       	movw	r20, r12
     d42:	95 01       	movw	r18, r10
     d44:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     d48:	69 96       	adiw	r28, 0x19	; 25
     d4a:	6c af       	std	Y+60, r22	; 0x3c
     d4c:	7d af       	std	Y+61, r23	; 0x3d
     d4e:	8e af       	std	Y+62, r24	; 0x3e
     d50:	9f af       	std	Y+63, r25	; 0x3f
     d52:	69 97       	sbiw	r28, 0x19	; 25
     d54:	c8 01       	movw	r24, r16
     d56:	b7 01       	movw	r22, r14
     d58:	a2 01       	movw	r20, r4
     d5a:	91 01       	movw	r18, r2
     d5c:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     d60:	3b 01       	movw	r6, r22
     d62:	4c 01       	movw	r8, r24
     d64:	6d 96       	adiw	r28, 0x1d	; 29
     d66:	6c ad       	ldd	r22, Y+60	; 0x3c
     d68:	7d ad       	ldd	r23, Y+61	; 0x3d
     d6a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d6c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d6e:	6d 97       	sbiw	r28, 0x1d	; 29
     d70:	a6 01       	movw	r20, r12
     d72:	95 01       	movw	r18, r10
     d74:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     d78:	7b 01       	movw	r14, r22
     d7a:	8c 01       	movw	r16, r24
     d7c:	6d 96       	adiw	r28, 0x1d	; 29
     d7e:	6c ad       	ldd	r22, Y+60	; 0x3c
     d80:	7d ad       	ldd	r23, Y+61	; 0x3d
     d82:	8e ad       	ldd	r24, Y+62	; 0x3e
     d84:	9f ad       	ldd	r25, Y+63	; 0x3f
     d86:	6d 97       	sbiw	r28, 0x1d	; 29
     d88:	a2 01       	movw	r20, r4
     d8a:	91 01       	movw	r18, r2
     d8c:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
     d90:	5b 01       	movw	r10, r22
     d92:	6c 01       	movw	r12, r24
     d94:	a8 01       	movw	r20, r16
     d96:	97 01       	movw	r18, r14
     d98:	26 0d       	add	r18, r6
     d9a:	37 1d       	adc	r19, r7
     d9c:	48 1d       	adc	r20, r8
     d9e:	59 1d       	adc	r21, r9
     da0:	69 96       	adiw	r28, 0x19	; 25
     da2:	6c ac       	ldd	r6, Y+60	; 0x3c
     da4:	7d ac       	ldd	r7, Y+61	; 0x3d
     da6:	8e ac       	ldd	r8, Y+62	; 0x3e
     da8:	9f ac       	ldd	r9, Y+63	; 0x3f
     daa:	69 97       	sbiw	r28, 0x19	; 25
     dac:	c4 01       	movw	r24, r8
     dae:	aa 27       	eor	r26, r26
     db0:	bb 27       	eor	r27, r27
     db2:	28 0f       	add	r18, r24
     db4:	39 1f       	adc	r19, r25
     db6:	4a 1f       	adc	r20, r26
     db8:	5b 1f       	adc	r21, r27
     dba:	2e 15       	cp	r18, r14
     dbc:	3f 05       	cpc	r19, r15
     dbe:	40 07       	cpc	r20, r16
     dc0:	51 07       	cpc	r21, r17
     dc2:	48 f4       	brcc	.+18     	; 0xdd6 <__stack+0x577>
     dc4:	e1 2c       	mov	r14, r1
     dc6:	f1 2c       	mov	r15, r1
     dc8:	61 e0       	ldi	r22, 0x01	; 1
     dca:	06 2f       	mov	r16, r22
     dcc:	11 2d       	mov	r17, r1
     dce:	ae 0c       	add	r10, r14
     dd0:	bf 1c       	adc	r11, r15
     dd2:	c0 1e       	adc	r12, r16
     dd4:	d1 1e       	adc	r13, r17
     dd6:	ca 01       	movw	r24, r20
     dd8:	aa 27       	eor	r26, r26
     dda:	bb 27       	eor	r27, r27
     ddc:	bc 01       	movw	r22, r24
     dde:	cd 01       	movw	r24, r26
     de0:	6a 0d       	add	r22, r10
     de2:	7b 1d       	adc	r23, r11
     de4:	8c 1d       	adc	r24, r12
     de6:	9d 1d       	adc	r25, r13
     de8:	69 8c       	ldd	r6, Y+25	; 0x19
     dea:	7a 8c       	ldd	r7, Y+26	; 0x1a
     dec:	8b 8c       	ldd	r8, Y+27	; 0x1b
     dee:	9c 8c       	ldd	r9, Y+28	; 0x1c
     df0:	66 16       	cp	r6, r22
     df2:	77 06       	cpc	r7, r23
     df4:	88 06       	cpc	r8, r24
     df6:	99 06       	cpc	r9, r25
     df8:	40 f1       	brcs	.+80     	; 0xe4a <__stack+0x5eb>
     dfa:	66 15       	cp	r22, r6
     dfc:	77 05       	cpc	r23, r7
     dfe:	88 05       	cpc	r24, r8
     e00:	99 05       	cpc	r25, r9
     e02:	09 f0       	breq	.+2      	; 0xe06 <__stack+0x5a7>
     e04:	43 c0       	rjmp	.+134    	; 0xe8c <__stack+0x62d>
     e06:	d9 01       	movw	r26, r18
     e08:	99 27       	eor	r25, r25
     e0a:	88 27       	eor	r24, r24
     e0c:	69 96       	adiw	r28, 0x19	; 25
     e0e:	2c ad       	ldd	r18, Y+60	; 0x3c
     e10:	3d ad       	ldd	r19, Y+61	; 0x3d
     e12:	4e ad       	ldd	r20, Y+62	; 0x3e
     e14:	5f ad       	ldd	r21, Y+63	; 0x3f
     e16:	69 97       	sbiw	r28, 0x19	; 25
     e18:	40 70       	andi	r20, 0x00	; 0
     e1a:	50 70       	andi	r21, 0x00	; 0
     e1c:	82 0f       	add	r24, r18
     e1e:	93 1f       	adc	r25, r19
     e20:	a4 1f       	adc	r26, r20
     e22:	b5 1f       	adc	r27, r21
     e24:	2d a5       	ldd	r18, Y+45	; 0x2d
     e26:	3e a5       	ldd	r19, Y+46	; 0x2e
     e28:	4f a5       	ldd	r20, Y+47	; 0x2f
     e2a:	58 a9       	ldd	r21, Y+48	; 0x30
     e2c:	6e 96       	adiw	r28, 0x1e	; 30
     e2e:	0f ac       	ldd	r0, Y+63	; 0x3f
     e30:	6e 97       	sbiw	r28, 0x1e	; 30
     e32:	04 c0       	rjmp	.+8      	; 0xe3c <__stack+0x5dd>
     e34:	22 0f       	add	r18, r18
     e36:	33 1f       	adc	r19, r19
     e38:	44 1f       	adc	r20, r20
     e3a:	55 1f       	adc	r21, r21
     e3c:	0a 94       	dec	r0
     e3e:	d2 f7       	brpl	.-12     	; 0xe34 <__stack+0x5d5>
     e40:	28 17       	cp	r18, r24
     e42:	39 07       	cpc	r19, r25
     e44:	4a 07       	cpc	r20, r26
     e46:	5b 07       	cpc	r21, r27
     e48:	08 f5       	brcc	.+66     	; 0xe8c <__stack+0x62d>
     e4a:	09 a9       	ldd	r16, Y+49	; 0x31
     e4c:	1a a9       	ldd	r17, Y+50	; 0x32
     e4e:	2b a9       	ldd	r18, Y+51	; 0x33
     e50:	3c a9       	ldd	r19, Y+52	; 0x34
     e52:	01 50       	subi	r16, 0x01	; 1
     e54:	10 40       	sbci	r17, 0x00	; 0
     e56:	20 40       	sbci	r18, 0x00	; 0
     e58:	30 40       	sbci	r19, 0x00	; 0
     e5a:	09 ab       	std	Y+49, r16	; 0x31
     e5c:	1a ab       	std	Y+50, r17	; 0x32
     e5e:	2b ab       	std	Y+51, r18	; 0x33
     e60:	3c ab       	std	Y+52, r19	; 0x34
     e62:	14 c0       	rjmp	.+40     	; 0xe8c <__stack+0x62d>
     e64:	66 24       	eor	r6, r6
     e66:	77 24       	eor	r7, r7
     e68:	43 01       	movw	r8, r6
     e6a:	21 e0       	ldi	r18, 0x01	; 1
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e0       	ldi	r20, 0x00	; 0
     e70:	50 e0       	ldi	r21, 0x00	; 0
     e72:	29 ab       	std	Y+49, r18	; 0x31
     e74:	3a ab       	std	Y+50, r19	; 0x32
     e76:	4b ab       	std	Y+51, r20	; 0x33
     e78:	5c ab       	std	Y+52, r21	; 0x34
     e7a:	0b c0       	rjmp	.+22     	; 0xe92 <__stack+0x633>
     e7c:	66 24       	eor	r6, r6
     e7e:	77 24       	eor	r7, r7
     e80:	43 01       	movw	r8, r6
     e82:	19 aa       	std	Y+49, r1	; 0x31
     e84:	1a aa       	std	Y+50, r1	; 0x32
     e86:	1b aa       	std	Y+51, r1	; 0x33
     e88:	1c aa       	std	Y+52, r1	; 0x34
     e8a:	03 c0       	rjmp	.+6      	; 0xe92 <__stack+0x633>
     e8c:	66 24       	eor	r6, r6
     e8e:	77 24       	eor	r7, r7
     e90:	43 01       	movw	r8, r6
     e92:	fe 01       	movw	r30, r28
     e94:	71 96       	adiw	r30, 0x11	; 17
     e96:	88 e0       	ldi	r24, 0x08	; 8
     e98:	df 01       	movw	r26, r30
     e9a:	1d 92       	st	X+, r1
     e9c:	8a 95       	dec	r24
     e9e:	e9 f7       	brne	.-6      	; 0xe9a <__stack+0x63b>
     ea0:	a9 a8       	ldd	r10, Y+49	; 0x31
     ea2:	ba a8       	ldd	r11, Y+50	; 0x32
     ea4:	cb a8       	ldd	r12, Y+51	; 0x33
     ea6:	dc a8       	ldd	r13, Y+52	; 0x34
     ea8:	a9 8a       	std	Y+17, r10	; 0x11
     eaa:	ba 8a       	std	Y+18, r11	; 0x12
     eac:	cb 8a       	std	Y+19, r12	; 0x13
     eae:	dc 8a       	std	Y+20, r13	; 0x14
     eb0:	6d 8a       	std	Y+21, r6	; 0x15
     eb2:	7e 8a       	std	Y+22, r7	; 0x16
     eb4:	8f 8a       	std	Y+23, r8	; 0x17
     eb6:	98 8e       	std	Y+24, r9	; 0x18
     eb8:	29 a9       	ldd	r18, Y+49	; 0x31
     eba:	3a 89       	ldd	r19, Y+18	; 0x12
     ebc:	4b 89       	ldd	r20, Y+19	; 0x13
     ebe:	5c 89       	ldd	r21, Y+20	; 0x14
     ec0:	66 2d       	mov	r22, r6
     ec2:	7e 89       	ldd	r23, Y+22	; 0x16
     ec4:	8f 89       	ldd	r24, Y+23	; 0x17
     ec6:	98 8d       	ldd	r25, Y+24	; 0x18
     ec8:	c2 5a       	subi	r28, 0xA2	; 162
     eca:	df 4f       	sbci	r29, 0xFF	; 255
     ecc:	e2 e1       	ldi	r30, 0x12	; 18
     ece:	0c 94 94 1f 	jmp	0x3f28	; 0x3f28 <__epilogue_restores__>

00000ed2 <__umoddi3>:
     ed2:	ab e5       	ldi	r26, 0x5B	; 91
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	ef e6       	ldi	r30, 0x6F	; 111
     ed8:	f7 e0       	ldi	r31, 0x07	; 7
     eda:	0c 94 78 1f 	jmp	0x3ef0	; 0x3ef0 <__prologue_saves__>
     ede:	a8 e0       	ldi	r26, 0x08	; 8
     ee0:	4e 01       	movw	r8, r28
     ee2:	08 94       	sec
     ee4:	81 1c       	adc	r8, r1
     ee6:	91 1c       	adc	r9, r1
     ee8:	f4 01       	movw	r30, r8
     eea:	6a 2e       	mov	r6, r26
     eec:	11 92       	st	Z+, r1
     eee:	6a 94       	dec	r6
     ef0:	e9 f7       	brne	.-6      	; 0xeec <__umoddi3+0x1a>
     ef2:	29 83       	std	Y+1, r18	; 0x01
     ef4:	3a 83       	std	Y+2, r19	; 0x02
     ef6:	4b 83       	std	Y+3, r20	; 0x03
     ef8:	5c 83       	std	Y+4, r21	; 0x04
     efa:	6d 83       	std	Y+5, r22	; 0x05
     efc:	7e 83       	std	Y+6, r23	; 0x06
     efe:	8f 83       	std	Y+7, r24	; 0x07
     f00:	98 87       	std	Y+8, r25	; 0x08
     f02:	ce 01       	movw	r24, r28
     f04:	09 96       	adiw	r24, 0x09	; 9
     f06:	fc 01       	movw	r30, r24
     f08:	11 92       	st	Z+, r1
     f0a:	aa 95       	dec	r26
     f0c:	e9 f7       	brne	.-6      	; 0xf08 <__umoddi3+0x36>
     f0e:	a9 86       	std	Y+9, r10	; 0x09
     f10:	ba 86       	std	Y+10, r11	; 0x0a
     f12:	cb 86       	std	Y+11, r12	; 0x0b
     f14:	dc 86       	std	Y+12, r13	; 0x0c
     f16:	ed 86       	std	Y+13, r14	; 0x0d
     f18:	fe 86       	std	Y+14, r15	; 0x0e
     f1a:	0f 87       	std	Y+15, r16	; 0x0f
     f1c:	18 8b       	std	Y+16, r17	; 0x10
     f1e:	29 84       	ldd	r2, Y+9	; 0x09
     f20:	3a 84       	ldd	r3, Y+10	; 0x0a
     f22:	4b 84       	ldd	r4, Y+11	; 0x0b
     f24:	5c 84       	ldd	r5, Y+12	; 0x0c
     f26:	ad 84       	ldd	r10, Y+13	; 0x0d
     f28:	be 84       	ldd	r11, Y+14	; 0x0e
     f2a:	cf 84       	ldd	r12, Y+15	; 0x0f
     f2c:	d8 88       	ldd	r13, Y+16	; 0x10
     f2e:	29 81       	ldd	r18, Y+1	; 0x01
     f30:	3a 81       	ldd	r19, Y+2	; 0x02
     f32:	4b 81       	ldd	r20, Y+3	; 0x03
     f34:	5c 81       	ldd	r21, Y+4	; 0x04
     f36:	69 96       	adiw	r28, 0x19	; 25
     f38:	2f af       	std	Y+63, r18	; 0x3f
     f3a:	69 97       	sbiw	r28, 0x19	; 25
     f3c:	6a 96       	adiw	r28, 0x1a	; 26
     f3e:	3f af       	std	Y+63, r19	; 0x3f
     f40:	6a 97       	sbiw	r28, 0x1a	; 26
     f42:	6b 96       	adiw	r28, 0x1b	; 27
     f44:	4f af       	std	Y+63, r20	; 0x3f
     f46:	6b 97       	sbiw	r28, 0x1b	; 27
     f48:	6c 96       	adiw	r28, 0x1c	; 28
     f4a:	5f af       	std	Y+63, r21	; 0x3f
     f4c:	6c 97       	sbiw	r28, 0x1c	; 28
     f4e:	6c 96       	adiw	r28, 0x1c	; 28
     f50:	6c ac       	ldd	r6, Y+60	; 0x3c
     f52:	7d ac       	ldd	r7, Y+61	; 0x3d
     f54:	8e ac       	ldd	r8, Y+62	; 0x3e
     f56:	9f ac       	ldd	r9, Y+63	; 0x3f
     f58:	6c 97       	sbiw	r28, 0x1c	; 28
     f5a:	69 aa       	std	Y+49, r6	; 0x31
     f5c:	7a aa       	std	Y+50, r7	; 0x32
     f5e:	8b aa       	std	Y+51, r8	; 0x33
     f60:	9c aa       	std	Y+52, r9	; 0x34
     f62:	6d 81       	ldd	r22, Y+5	; 0x05
     f64:	7e 81       	ldd	r23, Y+6	; 0x06
     f66:	8f 81       	ldd	r24, Y+7	; 0x07
     f68:	98 85       	ldd	r25, Y+8	; 0x08
     f6a:	3b 01       	movw	r6, r22
     f6c:	4c 01       	movw	r8, r24
     f6e:	6d aa       	std	Y+53, r6	; 0x35
     f70:	7e aa       	std	Y+54, r7	; 0x36
     f72:	8f aa       	std	Y+55, r8	; 0x37
     f74:	98 ae       	std	Y+56, r9	; 0x38
     f76:	a1 14       	cp	r10, r1
     f78:	b1 04       	cpc	r11, r1
     f7a:	c1 04       	cpc	r12, r1
     f7c:	d1 04       	cpc	r13, r1
     f7e:	09 f0       	breq	.+2      	; 0xf82 <__umoddi3+0xb0>
     f80:	04 c3       	rjmp	.+1544   	; 0x158a <__umoddi3+0x6b8>
     f82:	62 14       	cp	r6, r2
     f84:	73 04       	cpc	r7, r3
     f86:	84 04       	cpc	r8, r4
     f88:	95 04       	cpc	r9, r5
     f8a:	08 f0       	brcs	.+2      	; 0xf8e <__umoddi3+0xbc>
     f8c:	00 c1       	rjmp	.+512    	; 0x118e <__umoddi3+0x2bc>
     f8e:	00 e0       	ldi	r16, 0x00	; 0
     f90:	20 16       	cp	r2, r16
     f92:	00 e0       	ldi	r16, 0x00	; 0
     f94:	30 06       	cpc	r3, r16
     f96:	01 e0       	ldi	r16, 0x01	; 1
     f98:	40 06       	cpc	r4, r16
     f9a:	00 e0       	ldi	r16, 0x00	; 0
     f9c:	50 06       	cpc	r5, r16
     f9e:	88 f4       	brcc	.+34     	; 0xfc2 <__umoddi3+0xf0>
     fa0:	1f ef       	ldi	r17, 0xFF	; 255
     fa2:	21 16       	cp	r2, r17
     fa4:	31 04       	cpc	r3, r1
     fa6:	41 04       	cpc	r4, r1
     fa8:	51 04       	cpc	r5, r1
     faa:	39 f0       	breq	.+14     	; 0xfba <__umoddi3+0xe8>
     fac:	30 f0       	brcs	.+12     	; 0xfba <__umoddi3+0xe8>
     fae:	88 e0       	ldi	r24, 0x08	; 8
     fb0:	e8 2e       	mov	r14, r24
     fb2:	f1 2c       	mov	r15, r1
     fb4:	01 2d       	mov	r16, r1
     fb6:	11 2d       	mov	r17, r1
     fb8:	18 c0       	rjmp	.+48     	; 0xfea <__umoddi3+0x118>
     fba:	ee 24       	eor	r14, r14
     fbc:	ff 24       	eor	r15, r15
     fbe:	87 01       	movw	r16, r14
     fc0:	14 c0       	rjmp	.+40     	; 0xfea <__umoddi3+0x118>
     fc2:	40 e0       	ldi	r20, 0x00	; 0
     fc4:	24 16       	cp	r2, r20
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	34 06       	cpc	r3, r20
     fca:	40 e0       	ldi	r20, 0x00	; 0
     fcc:	44 06       	cpc	r4, r20
     fce:	41 e0       	ldi	r20, 0x01	; 1
     fd0:	54 06       	cpc	r5, r20
     fd2:	30 f0       	brcs	.+12     	; 0xfe0 <__umoddi3+0x10e>
     fd4:	b8 e1       	ldi	r27, 0x18	; 24
     fd6:	eb 2e       	mov	r14, r27
     fd8:	f1 2c       	mov	r15, r1
     fda:	01 2d       	mov	r16, r1
     fdc:	11 2d       	mov	r17, r1
     fde:	05 c0       	rjmp	.+10     	; 0xfea <__umoddi3+0x118>
     fe0:	a0 e1       	ldi	r26, 0x10	; 16
     fe2:	ea 2e       	mov	r14, r26
     fe4:	f1 2c       	mov	r15, r1
     fe6:	01 2d       	mov	r16, r1
     fe8:	11 2d       	mov	r17, r1
     fea:	d2 01       	movw	r26, r4
     fec:	c1 01       	movw	r24, r2
     fee:	0e 2c       	mov	r0, r14
     ff0:	04 c0       	rjmp	.+8      	; 0xffa <__umoddi3+0x128>
     ff2:	b6 95       	lsr	r27
     ff4:	a7 95       	ror	r26
     ff6:	97 95       	ror	r25
     ff8:	87 95       	ror	r24
     ffa:	0a 94       	dec	r0
     ffc:	d2 f7       	brpl	.-12     	; 0xff2 <__umoddi3+0x120>
     ffe:	8e 54       	subi	r24, 0x4E	; 78
    1000:	9f 4f       	sbci	r25, 0xFF	; 255
    1002:	dc 01       	movw	r26, r24
    1004:	2c 91       	ld	r18, X
    1006:	80 e2       	ldi	r24, 0x20	; 32
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	a0 e0       	ldi	r26, 0x00	; 0
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	8e 19       	sub	r24, r14
    1010:	9f 09       	sbc	r25, r15
    1012:	a0 0b       	sbc	r26, r16
    1014:	b1 0b       	sbc	r27, r17
    1016:	5c 01       	movw	r10, r24
    1018:	6d 01       	movw	r12, r26
    101a:	a2 1a       	sub	r10, r18
    101c:	b1 08       	sbc	r11, r1
    101e:	c1 08       	sbc	r12, r1
    1020:	d1 08       	sbc	r13, r1
    1022:	a9 ae       	std	Y+57, r10	; 0x39
    1024:	ba ae       	std	Y+58, r11	; 0x3a
    1026:	cb ae       	std	Y+59, r12	; 0x3b
    1028:	dc ae       	std	Y+60, r13	; 0x3c
    102a:	a1 14       	cp	r10, r1
    102c:	b1 04       	cpc	r11, r1
    102e:	c1 04       	cpc	r12, r1
    1030:	d1 04       	cpc	r13, r1
    1032:	09 f4       	brne	.+2      	; 0x1036 <__umoddi3+0x164>
    1034:	3f c0       	rjmp	.+126    	; 0x10b4 <__umoddi3+0x1e2>
    1036:	69 ad       	ldd	r22, Y+57	; 0x39
    1038:	06 2e       	mov	r0, r22
    103a:	04 c0       	rjmp	.+8      	; 0x1044 <__umoddi3+0x172>
    103c:	22 0c       	add	r2, r2
    103e:	33 1c       	adc	r3, r3
    1040:	44 1c       	adc	r4, r4
    1042:	55 1c       	adc	r5, r5
    1044:	0a 94       	dec	r0
    1046:	d2 f7       	brpl	.-12     	; 0x103c <__umoddi3+0x16a>
    1048:	a4 01       	movw	r20, r8
    104a:	93 01       	movw	r18, r6
    104c:	06 2e       	mov	r0, r22
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <__umoddi3+0x186>
    1050:	22 0f       	add	r18, r18
    1052:	33 1f       	adc	r19, r19
    1054:	44 1f       	adc	r20, r20
    1056:	55 1f       	adc	r21, r21
    1058:	0a 94       	dec	r0
    105a:	d2 f7       	brpl	.-12     	; 0x1050 <__umoddi3+0x17e>
    105c:	80 e2       	ldi	r24, 0x20	; 32
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	8a 19       	sub	r24, r10
    1062:	9b 09       	sbc	r25, r11
    1064:	6c 96       	adiw	r28, 0x1c	; 28
    1066:	cc ac       	ldd	r12, Y+60	; 0x3c
    1068:	dd ac       	ldd	r13, Y+61	; 0x3d
    106a:	ee ac       	ldd	r14, Y+62	; 0x3e
    106c:	ff ac       	ldd	r15, Y+63	; 0x3f
    106e:	6c 97       	sbiw	r28, 0x1c	; 28
    1070:	04 c0       	rjmp	.+8      	; 0x107a <__umoddi3+0x1a8>
    1072:	f6 94       	lsr	r15
    1074:	e7 94       	ror	r14
    1076:	d7 94       	ror	r13
    1078:	c7 94       	ror	r12
    107a:	8a 95       	dec	r24
    107c:	d2 f7       	brpl	.-12     	; 0x1072 <__umoddi3+0x1a0>
    107e:	87 01       	movw	r16, r14
    1080:	76 01       	movw	r14, r12
    1082:	e2 2a       	or	r14, r18
    1084:	f3 2a       	or	r15, r19
    1086:	04 2b       	or	r16, r20
    1088:	15 2b       	or	r17, r21
    108a:	ed aa       	std	Y+53, r14	; 0x35
    108c:	fe aa       	std	Y+54, r15	; 0x36
    108e:	0f ab       	std	Y+55, r16	; 0x37
    1090:	18 af       	std	Y+56, r17	; 0x38
    1092:	6c 96       	adiw	r28, 0x1c	; 28
    1094:	8c ad       	ldd	r24, Y+60	; 0x3c
    1096:	9d ad       	ldd	r25, Y+61	; 0x3d
    1098:	ae ad       	ldd	r26, Y+62	; 0x3e
    109a:	bf ad       	ldd	r27, Y+63	; 0x3f
    109c:	6c 97       	sbiw	r28, 0x1c	; 28
    109e:	04 c0       	rjmp	.+8      	; 0x10a8 <__umoddi3+0x1d6>
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	aa 1f       	adc	r26, r26
    10a6:	bb 1f       	adc	r27, r27
    10a8:	6a 95       	dec	r22
    10aa:	d2 f7       	brpl	.-12     	; 0x10a0 <__umoddi3+0x1ce>
    10ac:	89 ab       	std	Y+49, r24	; 0x31
    10ae:	9a ab       	std	Y+50, r25	; 0x32
    10b0:	ab ab       	std	Y+51, r26	; 0x33
    10b2:	bc ab       	std	Y+52, r27	; 0x34
    10b4:	32 01       	movw	r6, r4
    10b6:	88 24       	eor	r8, r8
    10b8:	99 24       	eor	r9, r9
    10ba:	b2 01       	movw	r22, r4
    10bc:	a1 01       	movw	r20, r2
    10be:	60 70       	andi	r22, 0x00	; 0
    10c0:	70 70       	andi	r23, 0x00	; 0
    10c2:	21 96       	adiw	r28, 0x01	; 1
    10c4:	4c af       	std	Y+60, r20	; 0x3c
    10c6:	5d af       	std	Y+61, r21	; 0x3d
    10c8:	6e af       	std	Y+62, r22	; 0x3e
    10ca:	7f af       	std	Y+63, r23	; 0x3f
    10cc:	21 97       	sbiw	r28, 0x01	; 1
    10ce:	6d a9       	ldd	r22, Y+53	; 0x35
    10d0:	7e a9       	ldd	r23, Y+54	; 0x36
    10d2:	8f a9       	ldd	r24, Y+55	; 0x37
    10d4:	98 ad       	ldd	r25, Y+56	; 0x38
    10d6:	a4 01       	movw	r20, r8
    10d8:	93 01       	movw	r18, r6
    10da:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    10de:	7b 01       	movw	r14, r22
    10e0:	8c 01       	movw	r16, r24
    10e2:	6d a9       	ldd	r22, Y+53	; 0x35
    10e4:	7e a9       	ldd	r23, Y+54	; 0x36
    10e6:	8f a9       	ldd	r24, Y+55	; 0x37
    10e8:	98 ad       	ldd	r25, Y+56	; 0x38
    10ea:	a4 01       	movw	r20, r8
    10ec:	93 01       	movw	r18, r6
    10ee:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    10f2:	ca 01       	movw	r24, r20
    10f4:	b9 01       	movw	r22, r18
    10f6:	21 96       	adiw	r28, 0x01	; 1
    10f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    10fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    10fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    10fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1100:	21 97       	sbiw	r28, 0x01	; 1
    1102:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    1106:	9b 01       	movw	r18, r22
    1108:	ac 01       	movw	r20, r24
    110a:	87 01       	movw	r16, r14
    110c:	ff 24       	eor	r15, r15
    110e:	ee 24       	eor	r14, r14
    1110:	a9 a8       	ldd	r10, Y+49	; 0x31
    1112:	ba a8       	ldd	r11, Y+50	; 0x32
    1114:	cb a8       	ldd	r12, Y+51	; 0x33
    1116:	dc a8       	ldd	r13, Y+52	; 0x34
    1118:	c6 01       	movw	r24, r12
    111a:	aa 27       	eor	r26, r26
    111c:	bb 27       	eor	r27, r27
    111e:	57 01       	movw	r10, r14
    1120:	68 01       	movw	r12, r16
    1122:	a8 2a       	or	r10, r24
    1124:	b9 2a       	or	r11, r25
    1126:	ca 2a       	or	r12, r26
    1128:	db 2a       	or	r13, r27
    112a:	a2 16       	cp	r10, r18
    112c:	b3 06       	cpc	r11, r19
    112e:	c4 06       	cpc	r12, r20
    1130:	d5 06       	cpc	r13, r21
    1132:	90 f4       	brcc	.+36     	; 0x1158 <__umoddi3+0x286>
    1134:	a2 0c       	add	r10, r2
    1136:	b3 1c       	adc	r11, r3
    1138:	c4 1c       	adc	r12, r4
    113a:	d5 1c       	adc	r13, r5
    113c:	a2 14       	cp	r10, r2
    113e:	b3 04       	cpc	r11, r3
    1140:	c4 04       	cpc	r12, r4
    1142:	d5 04       	cpc	r13, r5
    1144:	48 f0       	brcs	.+18     	; 0x1158 <__umoddi3+0x286>
    1146:	a2 16       	cp	r10, r18
    1148:	b3 06       	cpc	r11, r19
    114a:	c4 06       	cpc	r12, r20
    114c:	d5 06       	cpc	r13, r21
    114e:	20 f4       	brcc	.+8      	; 0x1158 <__umoddi3+0x286>
    1150:	a2 0c       	add	r10, r2
    1152:	b3 1c       	adc	r11, r3
    1154:	c4 1c       	adc	r12, r4
    1156:	d5 1c       	adc	r13, r5
    1158:	a2 1a       	sub	r10, r18
    115a:	b3 0a       	sbc	r11, r19
    115c:	c4 0a       	sbc	r12, r20
    115e:	d5 0a       	sbc	r13, r21
    1160:	c6 01       	movw	r24, r12
    1162:	b5 01       	movw	r22, r10
    1164:	a4 01       	movw	r20, r8
    1166:	93 01       	movw	r18, r6
    1168:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    116c:	7b 01       	movw	r14, r22
    116e:	8c 01       	movw	r16, r24
    1170:	c6 01       	movw	r24, r12
    1172:	b5 01       	movw	r22, r10
    1174:	a4 01       	movw	r20, r8
    1176:	93 01       	movw	r18, r6
    1178:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    117c:	ca 01       	movw	r24, r20
    117e:	b9 01       	movw	r22, r18
    1180:	21 96       	adiw	r28, 0x01	; 1
    1182:	2c ad       	ldd	r18, Y+60	; 0x3c
    1184:	3d ad       	ldd	r19, Y+61	; 0x3d
    1186:	4e ad       	ldd	r20, Y+62	; 0x3e
    1188:	5f ad       	ldd	r21, Y+63	; 0x3f
    118a:	21 97       	sbiw	r28, 0x01	; 1
    118c:	ba c1       	rjmp	.+884    	; 0x1502 <__umoddi3+0x630>
    118e:	21 14       	cp	r2, r1
    1190:	31 04       	cpc	r3, r1
    1192:	41 04       	cpc	r4, r1
    1194:	51 04       	cpc	r5, r1
    1196:	71 f4       	brne	.+28     	; 0x11b4 <__umoddi3+0x2e2>
    1198:	61 e0       	ldi	r22, 0x01	; 1
    119a:	70 e0       	ldi	r23, 0x00	; 0
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	20 e0       	ldi	r18, 0x00	; 0
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	40 e0       	ldi	r20, 0x00	; 0
    11a6:	50 e0       	ldi	r21, 0x00	; 0
    11a8:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    11ac:	c9 01       	movw	r24, r18
    11ae:	da 01       	movw	r26, r20
    11b0:	1c 01       	movw	r2, r24
    11b2:	2d 01       	movw	r4, r26
    11b4:	00 e0       	ldi	r16, 0x00	; 0
    11b6:	20 16       	cp	r2, r16
    11b8:	00 e0       	ldi	r16, 0x00	; 0
    11ba:	30 06       	cpc	r3, r16
    11bc:	01 e0       	ldi	r16, 0x01	; 1
    11be:	40 06       	cpc	r4, r16
    11c0:	00 e0       	ldi	r16, 0x00	; 0
    11c2:	50 06       	cpc	r5, r16
    11c4:	88 f4       	brcc	.+34     	; 0x11e8 <__umoddi3+0x316>
    11c6:	1f ef       	ldi	r17, 0xFF	; 255
    11c8:	21 16       	cp	r2, r17
    11ca:	31 04       	cpc	r3, r1
    11cc:	41 04       	cpc	r4, r1
    11ce:	51 04       	cpc	r5, r1
    11d0:	39 f0       	breq	.+14     	; 0x11e0 <__umoddi3+0x30e>
    11d2:	30 f0       	brcs	.+12     	; 0x11e0 <__umoddi3+0x30e>
    11d4:	68 e0       	ldi	r22, 0x08	; 8
    11d6:	e6 2e       	mov	r14, r22
    11d8:	f1 2c       	mov	r15, r1
    11da:	01 2d       	mov	r16, r1
    11dc:	11 2d       	mov	r17, r1
    11de:	18 c0       	rjmp	.+48     	; 0x1210 <__umoddi3+0x33e>
    11e0:	ee 24       	eor	r14, r14
    11e2:	ff 24       	eor	r15, r15
    11e4:	87 01       	movw	r16, r14
    11e6:	14 c0       	rjmp	.+40     	; 0x1210 <__umoddi3+0x33e>
    11e8:	40 e0       	ldi	r20, 0x00	; 0
    11ea:	24 16       	cp	r2, r20
    11ec:	40 e0       	ldi	r20, 0x00	; 0
    11ee:	34 06       	cpc	r3, r20
    11f0:	40 e0       	ldi	r20, 0x00	; 0
    11f2:	44 06       	cpc	r4, r20
    11f4:	41 e0       	ldi	r20, 0x01	; 1
    11f6:	54 06       	cpc	r5, r20
    11f8:	30 f0       	brcs	.+12     	; 0x1206 <__umoddi3+0x334>
    11fa:	58 e1       	ldi	r21, 0x18	; 24
    11fc:	e5 2e       	mov	r14, r21
    11fe:	f1 2c       	mov	r15, r1
    1200:	01 2d       	mov	r16, r1
    1202:	11 2d       	mov	r17, r1
    1204:	05 c0       	rjmp	.+10     	; 0x1210 <__umoddi3+0x33e>
    1206:	40 e1       	ldi	r20, 0x10	; 16
    1208:	e4 2e       	mov	r14, r20
    120a:	f1 2c       	mov	r15, r1
    120c:	01 2d       	mov	r16, r1
    120e:	11 2d       	mov	r17, r1
    1210:	d2 01       	movw	r26, r4
    1212:	c1 01       	movw	r24, r2
    1214:	0e 2c       	mov	r0, r14
    1216:	04 c0       	rjmp	.+8      	; 0x1220 <__umoddi3+0x34e>
    1218:	b6 95       	lsr	r27
    121a:	a7 95       	ror	r26
    121c:	97 95       	ror	r25
    121e:	87 95       	ror	r24
    1220:	0a 94       	dec	r0
    1222:	d2 f7       	brpl	.-12     	; 0x1218 <__umoddi3+0x346>
    1224:	8e 54       	subi	r24, 0x4E	; 78
    1226:	9f 4f       	sbci	r25, 0xFF	; 255
    1228:	dc 01       	movw	r26, r24
    122a:	2c 91       	ld	r18, X
    122c:	30 e2       	ldi	r19, 0x20	; 32
    122e:	a3 2e       	mov	r10, r19
    1230:	b1 2c       	mov	r11, r1
    1232:	c1 2c       	mov	r12, r1
    1234:	d1 2c       	mov	r13, r1
    1236:	d6 01       	movw	r26, r12
    1238:	c5 01       	movw	r24, r10
    123a:	8e 19       	sub	r24, r14
    123c:	9f 09       	sbc	r25, r15
    123e:	a0 0b       	sbc	r26, r16
    1240:	b1 0b       	sbc	r27, r17
    1242:	7c 01       	movw	r14, r24
    1244:	8d 01       	movw	r16, r26
    1246:	e2 1a       	sub	r14, r18
    1248:	f1 08       	sbc	r15, r1
    124a:	01 09       	sbc	r16, r1
    124c:	11 09       	sbc	r17, r1
    124e:	e9 ae       	std	Y+57, r14	; 0x39
    1250:	fa ae       	std	Y+58, r15	; 0x3a
    1252:	0b af       	std	Y+59, r16	; 0x3b
    1254:	1c af       	std	Y+60, r17	; 0x3c
    1256:	e1 14       	cp	r14, r1
    1258:	f1 04       	cpc	r15, r1
    125a:	01 05       	cpc	r16, r1
    125c:	11 05       	cpc	r17, r1
    125e:	39 f4       	brne	.+14     	; 0x126e <__umoddi3+0x39c>
    1260:	64 01       	movw	r12, r8
    1262:	53 01       	movw	r10, r6
    1264:	a2 18       	sub	r10, r2
    1266:	b3 08       	sbc	r11, r3
    1268:	c4 08       	sbc	r12, r4
    126a:	d5 08       	sbc	r13, r5
    126c:	e2 c0       	rjmp	.+452    	; 0x1432 <__umoddi3+0x560>
    126e:	f9 ac       	ldd	r15, Y+57	; 0x39
    1270:	68 96       	adiw	r28, 0x18	; 24
    1272:	ff ae       	std	Y+63, r15	; 0x3f
    1274:	68 97       	sbiw	r28, 0x18	; 24
    1276:	0f 2c       	mov	r0, r15
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <__umoddi3+0x3b0>
    127a:	22 0c       	add	r2, r2
    127c:	33 1c       	adc	r3, r3
    127e:	44 1c       	adc	r4, r4
    1280:	55 1c       	adc	r5, r5
    1282:	0a 94       	dec	r0
    1284:	d2 f7       	brpl	.-12     	; 0x127a <__umoddi3+0x3a8>
    1286:	8a 2d       	mov	r24, r10
    1288:	8f 19       	sub	r24, r15
    128a:	64 01       	movw	r12, r8
    128c:	53 01       	movw	r10, r6
    128e:	08 2e       	mov	r0, r24
    1290:	04 c0       	rjmp	.+8      	; 0x129a <__umoddi3+0x3c8>
    1292:	d6 94       	lsr	r13
    1294:	c7 94       	ror	r12
    1296:	b7 94       	ror	r11
    1298:	a7 94       	ror	r10
    129a:	0a 94       	dec	r0
    129c:	d2 f7       	brpl	.-12     	; 0x1292 <__umoddi3+0x3c0>
    129e:	a4 01       	movw	r20, r8
    12a0:	93 01       	movw	r18, r6
    12a2:	04 c0       	rjmp	.+8      	; 0x12ac <__umoddi3+0x3da>
    12a4:	22 0f       	add	r18, r18
    12a6:	33 1f       	adc	r19, r19
    12a8:	44 1f       	adc	r20, r20
    12aa:	55 1f       	adc	r21, r21
    12ac:	fa 94       	dec	r15
    12ae:	d2 f7       	brpl	.-12     	; 0x12a4 <__umoddi3+0x3d2>
    12b0:	6c 96       	adiw	r28, 0x1c	; 28
    12b2:	6c ac       	ldd	r6, Y+60	; 0x3c
    12b4:	7d ac       	ldd	r7, Y+61	; 0x3d
    12b6:	8e ac       	ldd	r8, Y+62	; 0x3e
    12b8:	9f ac       	ldd	r9, Y+63	; 0x3f
    12ba:	6c 97       	sbiw	r28, 0x1c	; 28
    12bc:	04 c0       	rjmp	.+8      	; 0x12c6 <__umoddi3+0x3f4>
    12be:	96 94       	lsr	r9
    12c0:	87 94       	ror	r8
    12c2:	77 94       	ror	r7
    12c4:	67 94       	ror	r6
    12c6:	8a 95       	dec	r24
    12c8:	d2 f7       	brpl	.-12     	; 0x12be <__umoddi3+0x3ec>
    12ca:	84 01       	movw	r16, r8
    12cc:	73 01       	movw	r14, r6
    12ce:	e2 2a       	or	r14, r18
    12d0:	f3 2a       	or	r15, r19
    12d2:	04 2b       	or	r16, r20
    12d4:	15 2b       	or	r17, r21
    12d6:	ed a6       	std	Y+45, r14	; 0x2d
    12d8:	fe a6       	std	Y+46, r15	; 0x2e
    12da:	0f a7       	std	Y+47, r16	; 0x2f
    12dc:	18 ab       	std	Y+48, r17	; 0x30
    12de:	32 01       	movw	r6, r4
    12e0:	88 24       	eor	r8, r8
    12e2:	99 24       	eor	r9, r9
    12e4:	b2 01       	movw	r22, r4
    12e6:	a1 01       	movw	r20, r2
    12e8:	60 70       	andi	r22, 0x00	; 0
    12ea:	70 70       	andi	r23, 0x00	; 0
    12ec:	25 96       	adiw	r28, 0x05	; 5
    12ee:	4c af       	std	Y+60, r20	; 0x3c
    12f0:	5d af       	std	Y+61, r21	; 0x3d
    12f2:	6e af       	std	Y+62, r22	; 0x3e
    12f4:	7f af       	std	Y+63, r23	; 0x3f
    12f6:	25 97       	sbiw	r28, 0x05	; 5
    12f8:	c6 01       	movw	r24, r12
    12fa:	b5 01       	movw	r22, r10
    12fc:	a4 01       	movw	r20, r8
    12fe:	93 01       	movw	r18, r6
    1300:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    1304:	7b 01       	movw	r14, r22
    1306:	8c 01       	movw	r16, r24
    1308:	c6 01       	movw	r24, r12
    130a:	b5 01       	movw	r22, r10
    130c:	a4 01       	movw	r20, r8
    130e:	93 01       	movw	r18, r6
    1310:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    1314:	ca 01       	movw	r24, r20
    1316:	b9 01       	movw	r22, r18
    1318:	25 96       	adiw	r28, 0x05	; 5
    131a:	2c ad       	ldd	r18, Y+60	; 0x3c
    131c:	3d ad       	ldd	r19, Y+61	; 0x3d
    131e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1320:	5f ad       	ldd	r21, Y+63	; 0x3f
    1322:	25 97       	sbiw	r28, 0x05	; 5
    1324:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    1328:	9b 01       	movw	r18, r22
    132a:	ac 01       	movw	r20, r24
    132c:	87 01       	movw	r16, r14
    132e:	ff 24       	eor	r15, r15
    1330:	ee 24       	eor	r14, r14
    1332:	ad a4       	ldd	r10, Y+45	; 0x2d
    1334:	be a4       	ldd	r11, Y+46	; 0x2e
    1336:	cf a4       	ldd	r12, Y+47	; 0x2f
    1338:	d8 a8       	ldd	r13, Y+48	; 0x30
    133a:	c6 01       	movw	r24, r12
    133c:	aa 27       	eor	r26, r26
    133e:	bb 27       	eor	r27, r27
    1340:	5c 01       	movw	r10, r24
    1342:	6d 01       	movw	r12, r26
    1344:	ae 28       	or	r10, r14
    1346:	bf 28       	or	r11, r15
    1348:	c0 2a       	or	r12, r16
    134a:	d1 2a       	or	r13, r17
    134c:	a2 16       	cp	r10, r18
    134e:	b3 06       	cpc	r11, r19
    1350:	c4 06       	cpc	r12, r20
    1352:	d5 06       	cpc	r13, r21
    1354:	90 f4       	brcc	.+36     	; 0x137a <__umoddi3+0x4a8>
    1356:	a2 0c       	add	r10, r2
    1358:	b3 1c       	adc	r11, r3
    135a:	c4 1c       	adc	r12, r4
    135c:	d5 1c       	adc	r13, r5
    135e:	a2 14       	cp	r10, r2
    1360:	b3 04       	cpc	r11, r3
    1362:	c4 04       	cpc	r12, r4
    1364:	d5 04       	cpc	r13, r5
    1366:	48 f0       	brcs	.+18     	; 0x137a <__umoddi3+0x4a8>
    1368:	a2 16       	cp	r10, r18
    136a:	b3 06       	cpc	r11, r19
    136c:	c4 06       	cpc	r12, r20
    136e:	d5 06       	cpc	r13, r21
    1370:	20 f4       	brcc	.+8      	; 0x137a <__umoddi3+0x4a8>
    1372:	a2 0c       	add	r10, r2
    1374:	b3 1c       	adc	r11, r3
    1376:	c4 1c       	adc	r12, r4
    1378:	d5 1c       	adc	r13, r5
    137a:	a2 1a       	sub	r10, r18
    137c:	b3 0a       	sbc	r11, r19
    137e:	c4 0a       	sbc	r12, r20
    1380:	d5 0a       	sbc	r13, r21
    1382:	c6 01       	movw	r24, r12
    1384:	b5 01       	movw	r22, r10
    1386:	a4 01       	movw	r20, r8
    1388:	93 01       	movw	r18, r6
    138a:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    138e:	7b 01       	movw	r14, r22
    1390:	8c 01       	movw	r16, r24
    1392:	c6 01       	movw	r24, r12
    1394:	b5 01       	movw	r22, r10
    1396:	a4 01       	movw	r20, r8
    1398:	93 01       	movw	r18, r6
    139a:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    139e:	ca 01       	movw	r24, r20
    13a0:	b9 01       	movw	r22, r18
    13a2:	25 96       	adiw	r28, 0x05	; 5
    13a4:	2c ad       	ldd	r18, Y+60	; 0x3c
    13a6:	3d ad       	ldd	r19, Y+61	; 0x3d
    13a8:	4e ad       	ldd	r20, Y+62	; 0x3e
    13aa:	5f ad       	ldd	r21, Y+63	; 0x3f
    13ac:	25 97       	sbiw	r28, 0x05	; 5
    13ae:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    13b2:	9b 01       	movw	r18, r22
    13b4:	ac 01       	movw	r20, r24
    13b6:	87 01       	movw	r16, r14
    13b8:	ff 24       	eor	r15, r15
    13ba:	ee 24       	eor	r14, r14
    13bc:	8d a5       	ldd	r24, Y+45	; 0x2d
    13be:	9e a5       	ldd	r25, Y+46	; 0x2e
    13c0:	af a5       	ldd	r26, Y+47	; 0x2f
    13c2:	b8 a9       	ldd	r27, Y+48	; 0x30
    13c4:	a0 70       	andi	r26, 0x00	; 0
    13c6:	b0 70       	andi	r27, 0x00	; 0
    13c8:	57 01       	movw	r10, r14
    13ca:	68 01       	movw	r12, r16
    13cc:	a8 2a       	or	r10, r24
    13ce:	b9 2a       	or	r11, r25
    13d0:	ca 2a       	or	r12, r26
    13d2:	db 2a       	or	r13, r27
    13d4:	a2 16       	cp	r10, r18
    13d6:	b3 06       	cpc	r11, r19
    13d8:	c4 06       	cpc	r12, r20
    13da:	d5 06       	cpc	r13, r21
    13dc:	90 f4       	brcc	.+36     	; 0x1402 <__umoddi3+0x530>
    13de:	a2 0c       	add	r10, r2
    13e0:	b3 1c       	adc	r11, r3
    13e2:	c4 1c       	adc	r12, r4
    13e4:	d5 1c       	adc	r13, r5
    13e6:	a2 14       	cp	r10, r2
    13e8:	b3 04       	cpc	r11, r3
    13ea:	c4 04       	cpc	r12, r4
    13ec:	d5 04       	cpc	r13, r5
    13ee:	48 f0       	brcs	.+18     	; 0x1402 <__umoddi3+0x530>
    13f0:	a2 16       	cp	r10, r18
    13f2:	b3 06       	cpc	r11, r19
    13f4:	c4 06       	cpc	r12, r20
    13f6:	d5 06       	cpc	r13, r21
    13f8:	20 f4       	brcc	.+8      	; 0x1402 <__umoddi3+0x530>
    13fa:	a2 0c       	add	r10, r2
    13fc:	b3 1c       	adc	r11, r3
    13fe:	c4 1c       	adc	r12, r4
    1400:	d5 1c       	adc	r13, r5
    1402:	6c 96       	adiw	r28, 0x1c	; 28
    1404:	ec ac       	ldd	r14, Y+60	; 0x3c
    1406:	fd ac       	ldd	r15, Y+61	; 0x3d
    1408:	0e ad       	ldd	r16, Y+62	; 0x3e
    140a:	1f ad       	ldd	r17, Y+63	; 0x3f
    140c:	6c 97       	sbiw	r28, 0x1c	; 28
    140e:	68 96       	adiw	r28, 0x18	; 24
    1410:	0f ac       	ldd	r0, Y+63	; 0x3f
    1412:	68 97       	sbiw	r28, 0x18	; 24
    1414:	04 c0       	rjmp	.+8      	; 0x141e <__umoddi3+0x54c>
    1416:	ee 0c       	add	r14, r14
    1418:	ff 1c       	adc	r15, r15
    141a:	00 1f       	adc	r16, r16
    141c:	11 1f       	adc	r17, r17
    141e:	0a 94       	dec	r0
    1420:	d2 f7       	brpl	.-12     	; 0x1416 <__umoddi3+0x544>
    1422:	e9 aa       	std	Y+49, r14	; 0x31
    1424:	fa aa       	std	Y+50, r15	; 0x32
    1426:	0b ab       	std	Y+51, r16	; 0x33
    1428:	1c ab       	std	Y+52, r17	; 0x34
    142a:	a2 1a       	sub	r10, r18
    142c:	b3 0a       	sbc	r11, r19
    142e:	c4 0a       	sbc	r12, r20
    1430:	d5 0a       	sbc	r13, r21
    1432:	32 01       	movw	r6, r4
    1434:	88 24       	eor	r8, r8
    1436:	99 24       	eor	r9, r9
    1438:	b2 01       	movw	r22, r4
    143a:	a1 01       	movw	r20, r2
    143c:	60 70       	andi	r22, 0x00	; 0
    143e:	70 70       	andi	r23, 0x00	; 0
    1440:	29 96       	adiw	r28, 0x09	; 9
    1442:	4c af       	std	Y+60, r20	; 0x3c
    1444:	5d af       	std	Y+61, r21	; 0x3d
    1446:	6e af       	std	Y+62, r22	; 0x3e
    1448:	7f af       	std	Y+63, r23	; 0x3f
    144a:	29 97       	sbiw	r28, 0x09	; 9
    144c:	c6 01       	movw	r24, r12
    144e:	b5 01       	movw	r22, r10
    1450:	a4 01       	movw	r20, r8
    1452:	93 01       	movw	r18, r6
    1454:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    1458:	7b 01       	movw	r14, r22
    145a:	8c 01       	movw	r16, r24
    145c:	c6 01       	movw	r24, r12
    145e:	b5 01       	movw	r22, r10
    1460:	a4 01       	movw	r20, r8
    1462:	93 01       	movw	r18, r6
    1464:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    1468:	ca 01       	movw	r24, r20
    146a:	b9 01       	movw	r22, r18
    146c:	29 96       	adiw	r28, 0x09	; 9
    146e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1470:	3d ad       	ldd	r19, Y+61	; 0x3d
    1472:	4e ad       	ldd	r20, Y+62	; 0x3e
    1474:	5f ad       	ldd	r21, Y+63	; 0x3f
    1476:	29 97       	sbiw	r28, 0x09	; 9
    1478:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    147c:	9b 01       	movw	r18, r22
    147e:	ac 01       	movw	r20, r24
    1480:	87 01       	movw	r16, r14
    1482:	ff 24       	eor	r15, r15
    1484:	ee 24       	eor	r14, r14
    1486:	a9 a8       	ldd	r10, Y+49	; 0x31
    1488:	ba a8       	ldd	r11, Y+50	; 0x32
    148a:	cb a8       	ldd	r12, Y+51	; 0x33
    148c:	dc a8       	ldd	r13, Y+52	; 0x34
    148e:	c6 01       	movw	r24, r12
    1490:	aa 27       	eor	r26, r26
    1492:	bb 27       	eor	r27, r27
    1494:	57 01       	movw	r10, r14
    1496:	68 01       	movw	r12, r16
    1498:	a8 2a       	or	r10, r24
    149a:	b9 2a       	or	r11, r25
    149c:	ca 2a       	or	r12, r26
    149e:	db 2a       	or	r13, r27
    14a0:	a2 16       	cp	r10, r18
    14a2:	b3 06       	cpc	r11, r19
    14a4:	c4 06       	cpc	r12, r20
    14a6:	d5 06       	cpc	r13, r21
    14a8:	90 f4       	brcc	.+36     	; 0x14ce <__umoddi3+0x5fc>
    14aa:	a2 0c       	add	r10, r2
    14ac:	b3 1c       	adc	r11, r3
    14ae:	c4 1c       	adc	r12, r4
    14b0:	d5 1c       	adc	r13, r5
    14b2:	a2 14       	cp	r10, r2
    14b4:	b3 04       	cpc	r11, r3
    14b6:	c4 04       	cpc	r12, r4
    14b8:	d5 04       	cpc	r13, r5
    14ba:	48 f0       	brcs	.+18     	; 0x14ce <__umoddi3+0x5fc>
    14bc:	a2 16       	cp	r10, r18
    14be:	b3 06       	cpc	r11, r19
    14c0:	c4 06       	cpc	r12, r20
    14c2:	d5 06       	cpc	r13, r21
    14c4:	20 f4       	brcc	.+8      	; 0x14ce <__umoddi3+0x5fc>
    14c6:	a2 0c       	add	r10, r2
    14c8:	b3 1c       	adc	r11, r3
    14ca:	c4 1c       	adc	r12, r4
    14cc:	d5 1c       	adc	r13, r5
    14ce:	a2 1a       	sub	r10, r18
    14d0:	b3 0a       	sbc	r11, r19
    14d2:	c4 0a       	sbc	r12, r20
    14d4:	d5 0a       	sbc	r13, r21
    14d6:	c6 01       	movw	r24, r12
    14d8:	b5 01       	movw	r22, r10
    14da:	a4 01       	movw	r20, r8
    14dc:	93 01       	movw	r18, r6
    14de:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    14e2:	7b 01       	movw	r14, r22
    14e4:	8c 01       	movw	r16, r24
    14e6:	c6 01       	movw	r24, r12
    14e8:	b5 01       	movw	r22, r10
    14ea:	a4 01       	movw	r20, r8
    14ec:	93 01       	movw	r18, r6
    14ee:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    14f2:	ca 01       	movw	r24, r20
    14f4:	b9 01       	movw	r22, r18
    14f6:	29 96       	adiw	r28, 0x09	; 9
    14f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    14fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    14fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    14fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1500:	29 97       	sbiw	r28, 0x09	; 9
    1502:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    1506:	9b 01       	movw	r18, r22
    1508:	ac 01       	movw	r20, r24
    150a:	87 01       	movw	r16, r14
    150c:	ff 24       	eor	r15, r15
    150e:	ee 24       	eor	r14, r14
    1510:	89 a9       	ldd	r24, Y+49	; 0x31
    1512:	9a a9       	ldd	r25, Y+50	; 0x32
    1514:	ab a9       	ldd	r26, Y+51	; 0x33
    1516:	bc a9       	ldd	r27, Y+52	; 0x34
    1518:	a0 70       	andi	r26, 0x00	; 0
    151a:	b0 70       	andi	r27, 0x00	; 0
    151c:	e8 2a       	or	r14, r24
    151e:	f9 2a       	or	r15, r25
    1520:	0a 2b       	or	r16, r26
    1522:	1b 2b       	or	r17, r27
    1524:	e2 16       	cp	r14, r18
    1526:	f3 06       	cpc	r15, r19
    1528:	04 07       	cpc	r16, r20
    152a:	15 07       	cpc	r17, r21
    152c:	90 f4       	brcc	.+36     	; 0x1552 <__umoddi3+0x680>
    152e:	e2 0c       	add	r14, r2
    1530:	f3 1c       	adc	r15, r3
    1532:	04 1d       	adc	r16, r4
    1534:	15 1d       	adc	r17, r5
    1536:	e2 14       	cp	r14, r2
    1538:	f3 04       	cpc	r15, r3
    153a:	04 05       	cpc	r16, r4
    153c:	15 05       	cpc	r17, r5
    153e:	48 f0       	brcs	.+18     	; 0x1552 <__umoddi3+0x680>
    1540:	e2 16       	cp	r14, r18
    1542:	f3 06       	cpc	r15, r19
    1544:	04 07       	cpc	r16, r20
    1546:	15 07       	cpc	r17, r21
    1548:	20 f4       	brcc	.+8      	; 0x1552 <__umoddi3+0x680>
    154a:	e2 0c       	add	r14, r2
    154c:	f3 1c       	adc	r15, r3
    154e:	04 1d       	adc	r16, r4
    1550:	15 1d       	adc	r17, r5
    1552:	e2 1a       	sub	r14, r18
    1554:	f3 0a       	sbc	r15, r19
    1556:	04 0b       	sbc	r16, r20
    1558:	15 0b       	sbc	r17, r21
    155a:	d8 01       	movw	r26, r16
    155c:	c7 01       	movw	r24, r14
    155e:	09 ac       	ldd	r0, Y+57	; 0x39
    1560:	04 c0       	rjmp	.+8      	; 0x156a <__umoddi3+0x698>
    1562:	b6 95       	lsr	r27
    1564:	a7 95       	ror	r26
    1566:	97 95       	ror	r25
    1568:	87 95       	ror	r24
    156a:	0a 94       	dec	r0
    156c:	d2 f7       	brpl	.-12     	; 0x1562 <__umoddi3+0x690>
    156e:	89 8b       	std	Y+17, r24	; 0x11
    1570:	9a 8b       	std	Y+18, r25	; 0x12
    1572:	ab 8b       	std	Y+19, r26	; 0x13
    1574:	bc 8b       	std	Y+20, r27	; 0x14
    1576:	1d 8a       	std	Y+21, r1	; 0x15
    1578:	1e 8a       	std	Y+22, r1	; 0x16
    157a:	1f 8a       	std	Y+23, r1	; 0x17
    157c:	18 8e       	std	Y+24, r1	; 0x18
    157e:	28 2f       	mov	r18, r24
    1580:	3a 89       	ldd	r19, Y+18	; 0x12
    1582:	4b 89       	ldd	r20, Y+19	; 0x13
    1584:	5c 89       	ldd	r21, Y+20	; 0x14
    1586:	6d 89       	ldd	r22, Y+21	; 0x15
    1588:	0c c3       	rjmp	.+1560   	; 0x1ba2 <__umoddi3+0xcd0>
    158a:	6a 14       	cp	r6, r10
    158c:	7b 04       	cpc	r7, r11
    158e:	8c 04       	cpc	r8, r12
    1590:	9d 04       	cpc	r9, r13
    1592:	08 f4       	brcc	.+2      	; 0x1596 <__umoddi3+0x6c4>
    1594:	09 c3       	rjmp	.+1554   	; 0x1ba8 <__umoddi3+0xcd6>
    1596:	00 e0       	ldi	r16, 0x00	; 0
    1598:	a0 16       	cp	r10, r16
    159a:	00 e0       	ldi	r16, 0x00	; 0
    159c:	b0 06       	cpc	r11, r16
    159e:	01 e0       	ldi	r16, 0x01	; 1
    15a0:	c0 06       	cpc	r12, r16
    15a2:	00 e0       	ldi	r16, 0x00	; 0
    15a4:	d0 06       	cpc	r13, r16
    15a6:	88 f4       	brcc	.+34     	; 0x15ca <__umoddi3+0x6f8>
    15a8:	1f ef       	ldi	r17, 0xFF	; 255
    15aa:	a1 16       	cp	r10, r17
    15ac:	b1 04       	cpc	r11, r1
    15ae:	c1 04       	cpc	r12, r1
    15b0:	d1 04       	cpc	r13, r1
    15b2:	39 f0       	breq	.+14     	; 0x15c2 <__umoddi3+0x6f0>
    15b4:	30 f0       	brcs	.+12     	; 0x15c2 <__umoddi3+0x6f0>
    15b6:	28 e0       	ldi	r18, 0x08	; 8
    15b8:	e2 2e       	mov	r14, r18
    15ba:	f1 2c       	mov	r15, r1
    15bc:	01 2d       	mov	r16, r1
    15be:	11 2d       	mov	r17, r1
    15c0:	18 c0       	rjmp	.+48     	; 0x15f2 <__umoddi3+0x720>
    15c2:	ee 24       	eor	r14, r14
    15c4:	ff 24       	eor	r15, r15
    15c6:	87 01       	movw	r16, r14
    15c8:	14 c0       	rjmp	.+40     	; 0x15f2 <__umoddi3+0x720>
    15ca:	40 e0       	ldi	r20, 0x00	; 0
    15cc:	a4 16       	cp	r10, r20
    15ce:	40 e0       	ldi	r20, 0x00	; 0
    15d0:	b4 06       	cpc	r11, r20
    15d2:	40 e0       	ldi	r20, 0x00	; 0
    15d4:	c4 06       	cpc	r12, r20
    15d6:	41 e0       	ldi	r20, 0x01	; 1
    15d8:	d4 06       	cpc	r13, r20
    15da:	30 f0       	brcs	.+12     	; 0x15e8 <__umoddi3+0x716>
    15dc:	98 e1       	ldi	r25, 0x18	; 24
    15de:	e9 2e       	mov	r14, r25
    15e0:	f1 2c       	mov	r15, r1
    15e2:	01 2d       	mov	r16, r1
    15e4:	11 2d       	mov	r17, r1
    15e6:	05 c0       	rjmp	.+10     	; 0x15f2 <__umoddi3+0x720>
    15e8:	80 e1       	ldi	r24, 0x10	; 16
    15ea:	e8 2e       	mov	r14, r24
    15ec:	f1 2c       	mov	r15, r1
    15ee:	01 2d       	mov	r16, r1
    15f0:	11 2d       	mov	r17, r1
    15f2:	d6 01       	movw	r26, r12
    15f4:	c5 01       	movw	r24, r10
    15f6:	0e 2c       	mov	r0, r14
    15f8:	04 c0       	rjmp	.+8      	; 0x1602 <__umoddi3+0x730>
    15fa:	b6 95       	lsr	r27
    15fc:	a7 95       	ror	r26
    15fe:	97 95       	ror	r25
    1600:	87 95       	ror	r24
    1602:	0a 94       	dec	r0
    1604:	d2 f7       	brpl	.-12     	; 0x15fa <__umoddi3+0x728>
    1606:	8e 54       	subi	r24, 0x4E	; 78
    1608:	9f 4f       	sbci	r25, 0xFF	; 255
    160a:	dc 01       	movw	r26, r24
    160c:	2c 91       	ld	r18, X
    160e:	80 e2       	ldi	r24, 0x20	; 32
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	a0 e0       	ldi	r26, 0x00	; 0
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	8e 19       	sub	r24, r14
    1618:	9f 09       	sbc	r25, r15
    161a:	a0 0b       	sbc	r26, r16
    161c:	b1 0b       	sbc	r27, r17
    161e:	82 1b       	sub	r24, r18
    1620:	91 09       	sbc	r25, r1
    1622:	a1 09       	sbc	r26, r1
    1624:	b1 09       	sbc	r27, r1
    1626:	00 97       	sbiw	r24, 0x00	; 0
    1628:	a1 05       	cpc	r26, r1
    162a:	b1 05       	cpc	r27, r1
    162c:	09 f0       	breq	.+2      	; 0x1630 <__umoddi3+0x75e>
    162e:	4f c0       	rjmp	.+158    	; 0x16ce <__umoddi3+0x7fc>
    1630:	a6 14       	cp	r10, r6
    1632:	b7 04       	cpc	r11, r7
    1634:	c8 04       	cpc	r12, r8
    1636:	d9 04       	cpc	r13, r9
    1638:	58 f0       	brcs	.+22     	; 0x1650 <__umoddi3+0x77e>
    163a:	6c 96       	adiw	r28, 0x1c	; 28
    163c:	ec ac       	ldd	r14, Y+60	; 0x3c
    163e:	fd ac       	ldd	r15, Y+61	; 0x3d
    1640:	0e ad       	ldd	r16, Y+62	; 0x3e
    1642:	1f ad       	ldd	r17, Y+63	; 0x3f
    1644:	6c 97       	sbiw	r28, 0x1c	; 28
    1646:	e2 14       	cp	r14, r2
    1648:	f3 04       	cpc	r15, r3
    164a:	04 05       	cpc	r16, r4
    164c:	15 05       	cpc	r17, r5
    164e:	68 f1       	brcs	.+90     	; 0x16aa <__umoddi3+0x7d8>
    1650:	6c 96       	adiw	r28, 0x1c	; 28
    1652:	ec ac       	ldd	r14, Y+60	; 0x3c
    1654:	fd ac       	ldd	r15, Y+61	; 0x3d
    1656:	0e ad       	ldd	r16, Y+62	; 0x3e
    1658:	1f ad       	ldd	r17, Y+63	; 0x3f
    165a:	6c 97       	sbiw	r28, 0x1c	; 28
    165c:	e2 18       	sub	r14, r2
    165e:	f3 08       	sbc	r15, r3
    1660:	04 09       	sbc	r16, r4
    1662:	15 09       	sbc	r17, r5
    1664:	a4 01       	movw	r20, r8
    1666:	93 01       	movw	r18, r6
    1668:	2a 19       	sub	r18, r10
    166a:	3b 09       	sbc	r19, r11
    166c:	4c 09       	sbc	r20, r12
    166e:	5d 09       	sbc	r21, r13
    1670:	aa 24       	eor	r10, r10
    1672:	bb 24       	eor	r11, r11
    1674:	65 01       	movw	r12, r10
    1676:	6c 96       	adiw	r28, 0x1c	; 28
    1678:	6c ad       	ldd	r22, Y+60	; 0x3c
    167a:	7d ad       	ldd	r23, Y+61	; 0x3d
    167c:	8e ad       	ldd	r24, Y+62	; 0x3e
    167e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1680:	6c 97       	sbiw	r28, 0x1c	; 28
    1682:	6e 15       	cp	r22, r14
    1684:	7f 05       	cpc	r23, r15
    1686:	80 07       	cpc	r24, r16
    1688:	91 07       	cpc	r25, r17
    168a:	28 f4       	brcc	.+10     	; 0x1696 <__umoddi3+0x7c4>
    168c:	b1 e0       	ldi	r27, 0x01	; 1
    168e:	ab 2e       	mov	r10, r27
    1690:	b1 2c       	mov	r11, r1
    1692:	c1 2c       	mov	r12, r1
    1694:	d1 2c       	mov	r13, r1
    1696:	da 01       	movw	r26, r20
    1698:	c9 01       	movw	r24, r18
    169a:	8a 19       	sub	r24, r10
    169c:	9b 09       	sbc	r25, r11
    169e:	ac 09       	sbc	r26, r12
    16a0:	bd 09       	sbc	r27, r13
    16a2:	8d ab       	std	Y+53, r24	; 0x35
    16a4:	9e ab       	std	Y+54, r25	; 0x36
    16a6:	af ab       	std	Y+55, r26	; 0x37
    16a8:	b8 af       	std	Y+56, r27	; 0x38
    16aa:	e9 8a       	std	Y+17, r14	; 0x11
    16ac:	fa 8a       	std	Y+18, r15	; 0x12
    16ae:	0b 8b       	std	Y+19, r16	; 0x13
    16b0:	1c 8b       	std	Y+20, r17	; 0x14
    16b2:	6d a8       	ldd	r6, Y+53	; 0x35
    16b4:	7e a8       	ldd	r7, Y+54	; 0x36
    16b6:	8f a8       	ldd	r8, Y+55	; 0x37
    16b8:	98 ac       	ldd	r9, Y+56	; 0x38
    16ba:	6d 8a       	std	Y+21, r6	; 0x15
    16bc:	7e 8a       	std	Y+22, r7	; 0x16
    16be:	8f 8a       	std	Y+23, r8	; 0x17
    16c0:	98 8e       	std	Y+24, r9	; 0x18
    16c2:	2e 2d       	mov	r18, r14
    16c4:	3a 89       	ldd	r19, Y+18	; 0x12
    16c6:	4b 89       	ldd	r20, Y+19	; 0x13
    16c8:	5c 89       	ldd	r21, Y+20	; 0x14
    16ca:	6d a9       	ldd	r22, Y+53	; 0x35
    16cc:	6a c2       	rjmp	.+1236   	; 0x1ba2 <__umoddi3+0xcd0>
    16ce:	67 96       	adiw	r28, 0x17	; 23
    16d0:	8f af       	std	Y+63, r24	; 0x3f
    16d2:	67 97       	sbiw	r28, 0x17	; 23
    16d4:	a6 01       	movw	r20, r12
    16d6:	95 01       	movw	r18, r10
    16d8:	08 2e       	mov	r0, r24
    16da:	04 c0       	rjmp	.+8      	; 0x16e4 <__umoddi3+0x812>
    16dc:	22 0f       	add	r18, r18
    16de:	33 1f       	adc	r19, r19
    16e0:	44 1f       	adc	r20, r20
    16e2:	55 1f       	adc	r21, r21
    16e4:	0a 94       	dec	r0
    16e6:	d2 f7       	brpl	.-12     	; 0x16dc <__umoddi3+0x80a>
    16e8:	a0 e2       	ldi	r26, 0x20	; 32
    16ea:	aa 2e       	mov	r10, r26
    16ec:	a8 1a       	sub	r10, r24
    16ee:	66 96       	adiw	r28, 0x16	; 22
    16f0:	af ae       	std	Y+63, r10	; 0x3f
    16f2:	66 97       	sbiw	r28, 0x16	; 22
    16f4:	d2 01       	movw	r26, r4
    16f6:	c1 01       	movw	r24, r2
    16f8:	04 c0       	rjmp	.+8      	; 0x1702 <__umoddi3+0x830>
    16fa:	b6 95       	lsr	r27
    16fc:	a7 95       	ror	r26
    16fe:	97 95       	ror	r25
    1700:	87 95       	ror	r24
    1702:	aa 94       	dec	r10
    1704:	d2 f7       	brpl	.-12     	; 0x16fa <__umoddi3+0x828>
    1706:	6c 01       	movw	r12, r24
    1708:	7d 01       	movw	r14, r26
    170a:	c2 2a       	or	r12, r18
    170c:	d3 2a       	or	r13, r19
    170e:	e4 2a       	or	r14, r20
    1710:	f5 2a       	or	r15, r21
    1712:	c9 a6       	std	Y+41, r12	; 0x29
    1714:	da a6       	std	Y+42, r13	; 0x2a
    1716:	eb a6       	std	Y+43, r14	; 0x2b
    1718:	fc a6       	std	Y+44, r15	; 0x2c
    171a:	82 01       	movw	r16, r4
    171c:	71 01       	movw	r14, r2
    171e:	67 96       	adiw	r28, 0x17	; 23
    1720:	0f ac       	ldd	r0, Y+63	; 0x3f
    1722:	67 97       	sbiw	r28, 0x17	; 23
    1724:	04 c0       	rjmp	.+8      	; 0x172e <__umoddi3+0x85c>
    1726:	ee 0c       	add	r14, r14
    1728:	ff 1c       	adc	r15, r15
    172a:	00 1f       	adc	r16, r16
    172c:	11 1f       	adc	r17, r17
    172e:	0a 94       	dec	r0
    1730:	d2 f7       	brpl	.-12     	; 0x1726 <__umoddi3+0x854>
    1732:	ed a2       	std	Y+37, r14	; 0x25
    1734:	fe a2       	std	Y+38, r15	; 0x26
    1736:	0f a3       	std	Y+39, r16	; 0x27
    1738:	18 a7       	std	Y+40, r17	; 0x28
    173a:	64 01       	movw	r12, r8
    173c:	53 01       	movw	r10, r6
    173e:	66 96       	adiw	r28, 0x16	; 22
    1740:	0f ac       	ldd	r0, Y+63	; 0x3f
    1742:	66 97       	sbiw	r28, 0x16	; 22
    1744:	04 c0       	rjmp	.+8      	; 0x174e <__umoddi3+0x87c>
    1746:	d6 94       	lsr	r13
    1748:	c7 94       	ror	r12
    174a:	b7 94       	ror	r11
    174c:	a7 94       	ror	r10
    174e:	0a 94       	dec	r0
    1750:	d2 f7       	brpl	.-12     	; 0x1746 <__umoddi3+0x874>
    1752:	a4 01       	movw	r20, r8
    1754:	93 01       	movw	r18, r6
    1756:	67 96       	adiw	r28, 0x17	; 23
    1758:	0f ac       	ldd	r0, Y+63	; 0x3f
    175a:	67 97       	sbiw	r28, 0x17	; 23
    175c:	04 c0       	rjmp	.+8      	; 0x1766 <__umoddi3+0x894>
    175e:	22 0f       	add	r18, r18
    1760:	33 1f       	adc	r19, r19
    1762:	44 1f       	adc	r20, r20
    1764:	55 1f       	adc	r21, r21
    1766:	0a 94       	dec	r0
    1768:	d2 f7       	brpl	.-12     	; 0x175e <__umoddi3+0x88c>
    176a:	6c 96       	adiw	r28, 0x1c	; 28
    176c:	8c ad       	ldd	r24, Y+60	; 0x3c
    176e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1770:	ae ad       	ldd	r26, Y+62	; 0x3e
    1772:	bf ad       	ldd	r27, Y+63	; 0x3f
    1774:	6c 97       	sbiw	r28, 0x1c	; 28
    1776:	66 96       	adiw	r28, 0x16	; 22
    1778:	0f ac       	ldd	r0, Y+63	; 0x3f
    177a:	66 97       	sbiw	r28, 0x16	; 22
    177c:	04 c0       	rjmp	.+8      	; 0x1786 <__umoddi3+0x8b4>
    177e:	b6 95       	lsr	r27
    1780:	a7 95       	ror	r26
    1782:	97 95       	ror	r25
    1784:	87 95       	ror	r24
    1786:	0a 94       	dec	r0
    1788:	d2 f7       	brpl	.-12     	; 0x177e <__umoddi3+0x8ac>
    178a:	3c 01       	movw	r6, r24
    178c:	4d 01       	movw	r8, r26
    178e:	62 2a       	or	r6, r18
    1790:	73 2a       	or	r7, r19
    1792:	84 2a       	or	r8, r20
    1794:	95 2a       	or	r9, r21
    1796:	69 a2       	std	Y+33, r6	; 0x21
    1798:	7a a2       	std	Y+34, r7	; 0x22
    179a:	8b a2       	std	Y+35, r8	; 0x23
    179c:	9c a2       	std	Y+36, r9	; 0x24
    179e:	6c 96       	adiw	r28, 0x1c	; 28
    17a0:	ec ac       	ldd	r14, Y+60	; 0x3c
    17a2:	fd ac       	ldd	r15, Y+61	; 0x3d
    17a4:	0e ad       	ldd	r16, Y+62	; 0x3e
    17a6:	1f ad       	ldd	r17, Y+63	; 0x3f
    17a8:	6c 97       	sbiw	r28, 0x1c	; 28
    17aa:	67 96       	adiw	r28, 0x17	; 23
    17ac:	0f ac       	ldd	r0, Y+63	; 0x3f
    17ae:	67 97       	sbiw	r28, 0x17	; 23
    17b0:	04 c0       	rjmp	.+8      	; 0x17ba <__umoddi3+0x8e8>
    17b2:	ee 0c       	add	r14, r14
    17b4:	ff 1c       	adc	r15, r15
    17b6:	00 1f       	adc	r16, r16
    17b8:	11 1f       	adc	r17, r17
    17ba:	0a 94       	dec	r0
    17bc:	d2 f7       	brpl	.-12     	; 0x17b2 <__umoddi3+0x8e0>
    17be:	ed 8e       	std	Y+29, r14	; 0x1d
    17c0:	fe 8e       	std	Y+30, r15	; 0x1e
    17c2:	0f 8f       	std	Y+31, r16	; 0x1f
    17c4:	18 a3       	std	Y+32, r17	; 0x20
    17c6:	49 a5       	ldd	r20, Y+41	; 0x29
    17c8:	5a a5       	ldd	r21, Y+42	; 0x2a
    17ca:	6b a5       	ldd	r22, Y+43	; 0x2b
    17cc:	7c a5       	ldd	r23, Y+44	; 0x2c
    17ce:	3b 01       	movw	r6, r22
    17d0:	88 24       	eor	r8, r8
    17d2:	99 24       	eor	r9, r9
    17d4:	60 70       	andi	r22, 0x00	; 0
    17d6:	70 70       	andi	r23, 0x00	; 0
    17d8:	2d 96       	adiw	r28, 0x0d	; 13
    17da:	4c af       	std	Y+60, r20	; 0x3c
    17dc:	5d af       	std	Y+61, r21	; 0x3d
    17de:	6e af       	std	Y+62, r22	; 0x3e
    17e0:	7f af       	std	Y+63, r23	; 0x3f
    17e2:	2d 97       	sbiw	r28, 0x0d	; 13
    17e4:	c6 01       	movw	r24, r12
    17e6:	b5 01       	movw	r22, r10
    17e8:	a4 01       	movw	r20, r8
    17ea:	93 01       	movw	r18, r6
    17ec:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    17f0:	7b 01       	movw	r14, r22
    17f2:	8c 01       	movw	r16, r24
    17f4:	c6 01       	movw	r24, r12
    17f6:	b5 01       	movw	r22, r10
    17f8:	a4 01       	movw	r20, r8
    17fa:	93 01       	movw	r18, r6
    17fc:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    1800:	c9 01       	movw	r24, r18
    1802:	da 01       	movw	r26, r20
    1804:	1c 01       	movw	r2, r24
    1806:	2d 01       	movw	r4, r26
    1808:	c2 01       	movw	r24, r4
    180a:	b1 01       	movw	r22, r2
    180c:	2d 96       	adiw	r28, 0x0d	; 13
    180e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1810:	3d ad       	ldd	r19, Y+61	; 0x3d
    1812:	4e ad       	ldd	r20, Y+62	; 0x3e
    1814:	5f ad       	ldd	r21, Y+63	; 0x3f
    1816:	2d 97       	sbiw	r28, 0x0d	; 13
    1818:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    181c:	9b 01       	movw	r18, r22
    181e:	ac 01       	movw	r20, r24
    1820:	87 01       	movw	r16, r14
    1822:	ff 24       	eor	r15, r15
    1824:	ee 24       	eor	r14, r14
    1826:	a9 a0       	ldd	r10, Y+33	; 0x21
    1828:	ba a0       	ldd	r11, Y+34	; 0x22
    182a:	cb a0       	ldd	r12, Y+35	; 0x23
    182c:	dc a0       	ldd	r13, Y+36	; 0x24
    182e:	c6 01       	movw	r24, r12
    1830:	aa 27       	eor	r26, r26
    1832:	bb 27       	eor	r27, r27
    1834:	57 01       	movw	r10, r14
    1836:	68 01       	movw	r12, r16
    1838:	a8 2a       	or	r10, r24
    183a:	b9 2a       	or	r11, r25
    183c:	ca 2a       	or	r12, r26
    183e:	db 2a       	or	r13, r27
    1840:	a2 16       	cp	r10, r18
    1842:	b3 06       	cpc	r11, r19
    1844:	c4 06       	cpc	r12, r20
    1846:	d5 06       	cpc	r13, r21
    1848:	00 f5       	brcc	.+64     	; 0x188a <__umoddi3+0x9b8>
    184a:	08 94       	sec
    184c:	21 08       	sbc	r2, r1
    184e:	31 08       	sbc	r3, r1
    1850:	41 08       	sbc	r4, r1
    1852:	51 08       	sbc	r5, r1
    1854:	e9 a4       	ldd	r14, Y+41	; 0x29
    1856:	fa a4       	ldd	r15, Y+42	; 0x2a
    1858:	0b a5       	ldd	r16, Y+43	; 0x2b
    185a:	1c a5       	ldd	r17, Y+44	; 0x2c
    185c:	ae 0c       	add	r10, r14
    185e:	bf 1c       	adc	r11, r15
    1860:	c0 1e       	adc	r12, r16
    1862:	d1 1e       	adc	r13, r17
    1864:	ae 14       	cp	r10, r14
    1866:	bf 04       	cpc	r11, r15
    1868:	c0 06       	cpc	r12, r16
    186a:	d1 06       	cpc	r13, r17
    186c:	70 f0       	brcs	.+28     	; 0x188a <__umoddi3+0x9b8>
    186e:	a2 16       	cp	r10, r18
    1870:	b3 06       	cpc	r11, r19
    1872:	c4 06       	cpc	r12, r20
    1874:	d5 06       	cpc	r13, r21
    1876:	48 f4       	brcc	.+18     	; 0x188a <__umoddi3+0x9b8>
    1878:	08 94       	sec
    187a:	21 08       	sbc	r2, r1
    187c:	31 08       	sbc	r3, r1
    187e:	41 08       	sbc	r4, r1
    1880:	51 08       	sbc	r5, r1
    1882:	ae 0c       	add	r10, r14
    1884:	bf 1c       	adc	r11, r15
    1886:	c0 1e       	adc	r12, r16
    1888:	d1 1e       	adc	r13, r17
    188a:	a2 1a       	sub	r10, r18
    188c:	b3 0a       	sbc	r11, r19
    188e:	c4 0a       	sbc	r12, r20
    1890:	d5 0a       	sbc	r13, r21
    1892:	c6 01       	movw	r24, r12
    1894:	b5 01       	movw	r22, r10
    1896:	a4 01       	movw	r20, r8
    1898:	93 01       	movw	r18, r6
    189a:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    189e:	7b 01       	movw	r14, r22
    18a0:	8c 01       	movw	r16, r24
    18a2:	c6 01       	movw	r24, r12
    18a4:	b5 01       	movw	r22, r10
    18a6:	a4 01       	movw	r20, r8
    18a8:	93 01       	movw	r18, r6
    18aa:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    18ae:	c9 01       	movw	r24, r18
    18b0:	da 01       	movw	r26, r20
    18b2:	3c 01       	movw	r6, r24
    18b4:	4d 01       	movw	r8, r26
    18b6:	c4 01       	movw	r24, r8
    18b8:	b3 01       	movw	r22, r6
    18ba:	2d 96       	adiw	r28, 0x0d	; 13
    18bc:	2c ad       	ldd	r18, Y+60	; 0x3c
    18be:	3d ad       	ldd	r19, Y+61	; 0x3d
    18c0:	4e ad       	ldd	r20, Y+62	; 0x3e
    18c2:	5f ad       	ldd	r21, Y+63	; 0x3f
    18c4:	2d 97       	sbiw	r28, 0x0d	; 13
    18c6:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    18ca:	9b 01       	movw	r18, r22
    18cc:	ac 01       	movw	r20, r24
    18ce:	87 01       	movw	r16, r14
    18d0:	ff 24       	eor	r15, r15
    18d2:	ee 24       	eor	r14, r14
    18d4:	89 a1       	ldd	r24, Y+33	; 0x21
    18d6:	9a a1       	ldd	r25, Y+34	; 0x22
    18d8:	ab a1       	ldd	r26, Y+35	; 0x23
    18da:	bc a1       	ldd	r27, Y+36	; 0x24
    18dc:	a0 70       	andi	r26, 0x00	; 0
    18de:	b0 70       	andi	r27, 0x00	; 0
    18e0:	57 01       	movw	r10, r14
    18e2:	68 01       	movw	r12, r16
    18e4:	a8 2a       	or	r10, r24
    18e6:	b9 2a       	or	r11, r25
    18e8:	ca 2a       	or	r12, r26
    18ea:	db 2a       	or	r13, r27
    18ec:	a2 16       	cp	r10, r18
    18ee:	b3 06       	cpc	r11, r19
    18f0:	c4 06       	cpc	r12, r20
    18f2:	d5 06       	cpc	r13, r21
    18f4:	00 f5       	brcc	.+64     	; 0x1936 <__umoddi3+0xa64>
    18f6:	08 94       	sec
    18f8:	61 08       	sbc	r6, r1
    18fa:	71 08       	sbc	r7, r1
    18fc:	81 08       	sbc	r8, r1
    18fe:	91 08       	sbc	r9, r1
    1900:	69 a5       	ldd	r22, Y+41	; 0x29
    1902:	7a a5       	ldd	r23, Y+42	; 0x2a
    1904:	8b a5       	ldd	r24, Y+43	; 0x2b
    1906:	9c a5       	ldd	r25, Y+44	; 0x2c
    1908:	a6 0e       	add	r10, r22
    190a:	b7 1e       	adc	r11, r23
    190c:	c8 1e       	adc	r12, r24
    190e:	d9 1e       	adc	r13, r25
    1910:	a6 16       	cp	r10, r22
    1912:	b7 06       	cpc	r11, r23
    1914:	c8 06       	cpc	r12, r24
    1916:	d9 06       	cpc	r13, r25
    1918:	70 f0       	brcs	.+28     	; 0x1936 <__umoddi3+0xa64>
    191a:	a2 16       	cp	r10, r18
    191c:	b3 06       	cpc	r11, r19
    191e:	c4 06       	cpc	r12, r20
    1920:	d5 06       	cpc	r13, r21
    1922:	48 f4       	brcc	.+18     	; 0x1936 <__umoddi3+0xa64>
    1924:	08 94       	sec
    1926:	61 08       	sbc	r6, r1
    1928:	71 08       	sbc	r7, r1
    192a:	81 08       	sbc	r8, r1
    192c:	91 08       	sbc	r9, r1
    192e:	a6 0e       	add	r10, r22
    1930:	b7 1e       	adc	r11, r23
    1932:	c8 1e       	adc	r12, r24
    1934:	d9 1e       	adc	r13, r25
    1936:	d6 01       	movw	r26, r12
    1938:	c5 01       	movw	r24, r10
    193a:	82 1b       	sub	r24, r18
    193c:	93 0b       	sbc	r25, r19
    193e:	a4 0b       	sbc	r26, r20
    1940:	b5 0b       	sbc	r27, r21
    1942:	89 8f       	std	Y+25, r24	; 0x19
    1944:	9a 8f       	std	Y+26, r25	; 0x1a
    1946:	ab 8f       	std	Y+27, r26	; 0x1b
    1948:	bc 8f       	std	Y+28, r27	; 0x1c
    194a:	d1 01       	movw	r26, r2
    194c:	99 27       	eor	r25, r25
    194e:	88 27       	eor	r24, r24
    1950:	84 01       	movw	r16, r8
    1952:	73 01       	movw	r14, r6
    1954:	e8 2a       	or	r14, r24
    1956:	f9 2a       	or	r15, r25
    1958:	0a 2b       	or	r16, r26
    195a:	1b 2b       	or	r17, r27
    195c:	4f ef       	ldi	r20, 0xFF	; 255
    195e:	a4 2e       	mov	r10, r20
    1960:	4f ef       	ldi	r20, 0xFF	; 255
    1962:	b4 2e       	mov	r11, r20
    1964:	c1 2c       	mov	r12, r1
    1966:	d1 2c       	mov	r13, r1
    1968:	ae 20       	and	r10, r14
    196a:	bf 20       	and	r11, r15
    196c:	c0 22       	and	r12, r16
    196e:	d1 22       	and	r13, r17
    1970:	78 01       	movw	r14, r16
    1972:	00 27       	eor	r16, r16
    1974:	11 27       	eor	r17, r17
    1976:	6d a0       	ldd	r6, Y+37	; 0x25
    1978:	7e a0       	ldd	r7, Y+38	; 0x26
    197a:	8f a0       	ldd	r8, Y+39	; 0x27
    197c:	98 a4       	ldd	r9, Y+40	; 0x28
    197e:	4f ef       	ldi	r20, 0xFF	; 255
    1980:	5f ef       	ldi	r21, 0xFF	; 255
    1982:	60 e0       	ldi	r22, 0x00	; 0
    1984:	70 e0       	ldi	r23, 0x00	; 0
    1986:	64 22       	and	r6, r20
    1988:	75 22       	and	r7, r21
    198a:	86 22       	and	r8, r22
    198c:	97 22       	and	r9, r23
    198e:	8d a1       	ldd	r24, Y+37	; 0x25
    1990:	9e a1       	ldd	r25, Y+38	; 0x26
    1992:	af a1       	ldd	r26, Y+39	; 0x27
    1994:	b8 a5       	ldd	r27, Y+40	; 0x28
    1996:	bd 01       	movw	r22, r26
    1998:	88 27       	eor	r24, r24
    199a:	99 27       	eor	r25, r25
    199c:	65 96       	adiw	r28, 0x15	; 21
    199e:	6c af       	std	Y+60, r22	; 0x3c
    19a0:	7d af       	std	Y+61, r23	; 0x3d
    19a2:	8e af       	std	Y+62, r24	; 0x3e
    19a4:	9f af       	std	Y+63, r25	; 0x3f
    19a6:	65 97       	sbiw	r28, 0x15	; 21
    19a8:	c6 01       	movw	r24, r12
    19aa:	b5 01       	movw	r22, r10
    19ac:	a4 01       	movw	r20, r8
    19ae:	93 01       	movw	r18, r6
    19b0:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    19b4:	61 96       	adiw	r28, 0x11	; 17
    19b6:	6c af       	std	Y+60, r22	; 0x3c
    19b8:	7d af       	std	Y+61, r23	; 0x3d
    19ba:	8e af       	std	Y+62, r24	; 0x3e
    19bc:	9f af       	std	Y+63, r25	; 0x3f
    19be:	61 97       	sbiw	r28, 0x11	; 17
    19c0:	c6 01       	movw	r24, r12
    19c2:	b5 01       	movw	r22, r10
    19c4:	65 96       	adiw	r28, 0x15	; 21
    19c6:	2c ad       	ldd	r18, Y+60	; 0x3c
    19c8:	3d ad       	ldd	r19, Y+61	; 0x3d
    19ca:	4e ad       	ldd	r20, Y+62	; 0x3e
    19cc:	5f ad       	ldd	r21, Y+63	; 0x3f
    19ce:	65 97       	sbiw	r28, 0x15	; 21
    19d0:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    19d4:	1b 01       	movw	r2, r22
    19d6:	2c 01       	movw	r4, r24
    19d8:	c8 01       	movw	r24, r16
    19da:	b7 01       	movw	r22, r14
    19dc:	a4 01       	movw	r20, r8
    19de:	93 01       	movw	r18, r6
    19e0:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    19e4:	5b 01       	movw	r10, r22
    19e6:	6c 01       	movw	r12, r24
    19e8:	c8 01       	movw	r24, r16
    19ea:	b7 01       	movw	r22, r14
    19ec:	65 96       	adiw	r28, 0x15	; 21
    19ee:	2c ad       	ldd	r18, Y+60	; 0x3c
    19f0:	3d ad       	ldd	r19, Y+61	; 0x3d
    19f2:	4e ad       	ldd	r20, Y+62	; 0x3e
    19f4:	5f ad       	ldd	r21, Y+63	; 0x3f
    19f6:	65 97       	sbiw	r28, 0x15	; 21
    19f8:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    19fc:	7b 01       	movw	r14, r22
    19fe:	8c 01       	movw	r16, r24
    1a00:	a6 01       	movw	r20, r12
    1a02:	95 01       	movw	r18, r10
    1a04:	22 0d       	add	r18, r2
    1a06:	33 1d       	adc	r19, r3
    1a08:	44 1d       	adc	r20, r4
    1a0a:	55 1d       	adc	r21, r5
    1a0c:	61 96       	adiw	r28, 0x11	; 17
    1a0e:	6c ac       	ldd	r6, Y+60	; 0x3c
    1a10:	7d ac       	ldd	r7, Y+61	; 0x3d
    1a12:	8e ac       	ldd	r8, Y+62	; 0x3e
    1a14:	9f ac       	ldd	r9, Y+63	; 0x3f
    1a16:	61 97       	sbiw	r28, 0x11	; 17
    1a18:	c4 01       	movw	r24, r8
    1a1a:	aa 27       	eor	r26, r26
    1a1c:	bb 27       	eor	r27, r27
    1a1e:	28 0f       	add	r18, r24
    1a20:	39 1f       	adc	r19, r25
    1a22:	4a 1f       	adc	r20, r26
    1a24:	5b 1f       	adc	r21, r27
    1a26:	2a 15       	cp	r18, r10
    1a28:	3b 05       	cpc	r19, r11
    1a2a:	4c 05       	cpc	r20, r12
    1a2c:	5d 05       	cpc	r21, r13
    1a2e:	48 f4       	brcc	.+18     	; 0x1a42 <__umoddi3+0xb70>
    1a30:	81 2c       	mov	r8, r1
    1a32:	91 2c       	mov	r9, r1
    1a34:	e1 e0       	ldi	r30, 0x01	; 1
    1a36:	ae 2e       	mov	r10, r30
    1a38:	b1 2c       	mov	r11, r1
    1a3a:	e8 0c       	add	r14, r8
    1a3c:	f9 1c       	adc	r15, r9
    1a3e:	0a 1d       	adc	r16, r10
    1a40:	1b 1d       	adc	r17, r11
    1a42:	ca 01       	movw	r24, r20
    1a44:	aa 27       	eor	r26, r26
    1a46:	bb 27       	eor	r27, r27
    1a48:	57 01       	movw	r10, r14
    1a4a:	68 01       	movw	r12, r16
    1a4c:	a8 0e       	add	r10, r24
    1a4e:	b9 1e       	adc	r11, r25
    1a50:	ca 1e       	adc	r12, r26
    1a52:	db 1e       	adc	r13, r27
    1a54:	a9 01       	movw	r20, r18
    1a56:	33 27       	eor	r19, r19
    1a58:	22 27       	eor	r18, r18
    1a5a:	61 96       	adiw	r28, 0x11	; 17
    1a5c:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a5e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a60:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a62:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a64:	61 97       	sbiw	r28, 0x11	; 17
    1a66:	a0 70       	andi	r26, 0x00	; 0
    1a68:	b0 70       	andi	r27, 0x00	; 0
    1a6a:	28 0f       	add	r18, r24
    1a6c:	39 1f       	adc	r19, r25
    1a6e:	4a 1f       	adc	r20, r26
    1a70:	5b 1f       	adc	r21, r27
    1a72:	e9 8c       	ldd	r14, Y+25	; 0x19
    1a74:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1a76:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1a78:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1a7a:	ea 14       	cp	r14, r10
    1a7c:	fb 04       	cpc	r15, r11
    1a7e:	0c 05       	cpc	r16, r12
    1a80:	1d 05       	cpc	r17, r13
    1a82:	70 f0       	brcs	.+28     	; 0x1aa0 <__umoddi3+0xbce>
    1a84:	ae 14       	cp	r10, r14
    1a86:	bf 04       	cpc	r11, r15
    1a88:	c0 06       	cpc	r12, r16
    1a8a:	d1 06       	cpc	r13, r17
    1a8c:	69 f5       	brne	.+90     	; 0x1ae8 <__umoddi3+0xc16>
    1a8e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a90:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a92:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a94:	98 a1       	ldd	r25, Y+32	; 0x20
    1a96:	62 17       	cp	r22, r18
    1a98:	73 07       	cpc	r23, r19
    1a9a:	84 07       	cpc	r24, r20
    1a9c:	95 07       	cpc	r25, r21
    1a9e:	20 f5       	brcc	.+72     	; 0x1ae8 <__umoddi3+0xc16>
    1aa0:	da 01       	movw	r26, r20
    1aa2:	c9 01       	movw	r24, r18
    1aa4:	6d a0       	ldd	r6, Y+37	; 0x25
    1aa6:	7e a0       	ldd	r7, Y+38	; 0x26
    1aa8:	8f a0       	ldd	r8, Y+39	; 0x27
    1aaa:	98 a4       	ldd	r9, Y+40	; 0x28
    1aac:	86 19       	sub	r24, r6
    1aae:	97 09       	sbc	r25, r7
    1ab0:	a8 09       	sbc	r26, r8
    1ab2:	b9 09       	sbc	r27, r9
    1ab4:	e9 a4       	ldd	r14, Y+41	; 0x29
    1ab6:	fa a4       	ldd	r15, Y+42	; 0x2a
    1ab8:	0b a5       	ldd	r16, Y+43	; 0x2b
    1aba:	1c a5       	ldd	r17, Y+44	; 0x2c
    1abc:	ae 18       	sub	r10, r14
    1abe:	bf 08       	sbc	r11, r15
    1ac0:	c0 0a       	sbc	r12, r16
    1ac2:	d1 0a       	sbc	r13, r17
    1ac4:	ee 24       	eor	r14, r14
    1ac6:	ff 24       	eor	r15, r15
    1ac8:	87 01       	movw	r16, r14
    1aca:	28 17       	cp	r18, r24
    1acc:	39 07       	cpc	r19, r25
    1ace:	4a 07       	cpc	r20, r26
    1ad0:	5b 07       	cpc	r21, r27
    1ad2:	28 f4       	brcc	.+10     	; 0x1ade <__umoddi3+0xc0c>
    1ad4:	21 e0       	ldi	r18, 0x01	; 1
    1ad6:	e2 2e       	mov	r14, r18
    1ad8:	f1 2c       	mov	r15, r1
    1ada:	01 2d       	mov	r16, r1
    1adc:	11 2d       	mov	r17, r1
    1ade:	ae 18       	sub	r10, r14
    1ae0:	bf 08       	sbc	r11, r15
    1ae2:	c0 0a       	sbc	r12, r16
    1ae4:	d1 0a       	sbc	r13, r17
    1ae6:	02 c0       	rjmp	.+4      	; 0x1aec <__umoddi3+0xc1a>
    1ae8:	da 01       	movw	r26, r20
    1aea:	c9 01       	movw	r24, r18
    1aec:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1aee:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1af0:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1af2:	98 a0       	ldd	r9, Y+32	; 0x20
    1af4:	68 1a       	sub	r6, r24
    1af6:	79 0a       	sbc	r7, r25
    1af8:	8a 0a       	sbc	r8, r26
    1afa:	9b 0a       	sbc	r9, r27
    1afc:	49 8d       	ldd	r20, Y+25	; 0x19
    1afe:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1b00:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1b02:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1b04:	4a 19       	sub	r20, r10
    1b06:	5b 09       	sbc	r21, r11
    1b08:	6c 09       	sbc	r22, r12
    1b0a:	7d 09       	sbc	r23, r13
    1b0c:	5a 01       	movw	r10, r20
    1b0e:	6b 01       	movw	r12, r22
    1b10:	22 24       	eor	r2, r2
    1b12:	33 24       	eor	r3, r3
    1b14:	21 01       	movw	r4, r2
    1b16:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1b18:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1b1a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b1c:	98 a1       	ldd	r25, Y+32	; 0x20
    1b1e:	66 15       	cp	r22, r6
    1b20:	77 05       	cpc	r23, r7
    1b22:	88 05       	cpc	r24, r8
    1b24:	99 05       	cpc	r25, r9
    1b26:	28 f4       	brcc	.+10     	; 0x1b32 <__umoddi3+0xc60>
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	28 2e       	mov	r2, r24
    1b2c:	31 2c       	mov	r3, r1
    1b2e:	41 2c       	mov	r4, r1
    1b30:	51 2c       	mov	r5, r1
    1b32:	86 01       	movw	r16, r12
    1b34:	75 01       	movw	r14, r10
    1b36:	e2 18       	sub	r14, r2
    1b38:	f3 08       	sbc	r15, r3
    1b3a:	04 09       	sbc	r16, r4
    1b3c:	15 09       	sbc	r17, r5
    1b3e:	a8 01       	movw	r20, r16
    1b40:	97 01       	movw	r18, r14
    1b42:	66 96       	adiw	r28, 0x16	; 22
    1b44:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b46:	66 97       	sbiw	r28, 0x16	; 22
    1b48:	04 c0       	rjmp	.+8      	; 0x1b52 <__umoddi3+0xc80>
    1b4a:	22 0f       	add	r18, r18
    1b4c:	33 1f       	adc	r19, r19
    1b4e:	44 1f       	adc	r20, r20
    1b50:	55 1f       	adc	r21, r21
    1b52:	0a 94       	dec	r0
    1b54:	d2 f7       	brpl	.-12     	; 0x1b4a <__umoddi3+0xc78>
    1b56:	d4 01       	movw	r26, r8
    1b58:	c3 01       	movw	r24, r6
    1b5a:	67 96       	adiw	r28, 0x17	; 23
    1b5c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b5e:	67 97       	sbiw	r28, 0x17	; 23
    1b60:	04 c0       	rjmp	.+8      	; 0x1b6a <__umoddi3+0xc98>
    1b62:	b6 95       	lsr	r27
    1b64:	a7 95       	ror	r26
    1b66:	97 95       	ror	r25
    1b68:	87 95       	ror	r24
    1b6a:	0a 94       	dec	r0
    1b6c:	d2 f7       	brpl	.-12     	; 0x1b62 <__umoddi3+0xc90>
    1b6e:	28 2b       	or	r18, r24
    1b70:	39 2b       	or	r19, r25
    1b72:	4a 2b       	or	r20, r26
    1b74:	5b 2b       	or	r21, r27
    1b76:	29 8b       	std	Y+17, r18	; 0x11
    1b78:	3a 8b       	std	Y+18, r19	; 0x12
    1b7a:	4b 8b       	std	Y+19, r20	; 0x13
    1b7c:	5c 8b       	std	Y+20, r21	; 0x14
    1b7e:	67 96       	adiw	r28, 0x17	; 23
    1b80:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b82:	67 97       	sbiw	r28, 0x17	; 23
    1b84:	04 c0       	rjmp	.+8      	; 0x1b8e <__umoddi3+0xcbc>
    1b86:	16 95       	lsr	r17
    1b88:	07 95       	ror	r16
    1b8a:	f7 94       	ror	r15
    1b8c:	e7 94       	ror	r14
    1b8e:	0a 94       	dec	r0
    1b90:	d2 f7       	brpl	.-12     	; 0x1b86 <__umoddi3+0xcb4>
    1b92:	ed 8a       	std	Y+21, r14	; 0x15
    1b94:	fe 8a       	std	Y+22, r15	; 0x16
    1b96:	0f 8b       	std	Y+23, r16	; 0x17
    1b98:	18 8f       	std	Y+24, r17	; 0x18
    1b9a:	3a 89       	ldd	r19, Y+18	; 0x12
    1b9c:	4b 89       	ldd	r20, Y+19	; 0x13
    1b9e:	5c 89       	ldd	r21, Y+20	; 0x14
    1ba0:	6e 2d       	mov	r22, r14
    1ba2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ba4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ba6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ba8:	c5 5a       	subi	r28, 0xA5	; 165
    1baa:	df 4f       	sbci	r29, 0xFF	; 255
    1bac:	e2 e1       	ldi	r30, 0x12	; 18
    1bae:	0c 94 94 1f 	jmp	0x3f28	; 0x3f28 <__epilogue_restores__>

00001bb2 <_fpadd_parts>:
    1bb2:	a0 e0       	ldi	r26, 0x00	; 0
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	ef ed       	ldi	r30, 0xDF	; 223
    1bb8:	fd e0       	ldi	r31, 0x0D	; 13
    1bba:	0c 94 78 1f 	jmp	0x3ef0	; 0x3ef0 <__prologue_saves__>
    1bbe:	dc 01       	movw	r26, r24
    1bc0:	2b 01       	movw	r4, r22
    1bc2:	fa 01       	movw	r30, r20
    1bc4:	9c 91       	ld	r25, X
    1bc6:	92 30       	cpi	r25, 0x02	; 2
    1bc8:	08 f4       	brcc	.+2      	; 0x1bcc <_fpadd_parts+0x1a>
    1bca:	39 c1       	rjmp	.+626    	; 0x1e3e <_fpadd_parts+0x28c>
    1bcc:	eb 01       	movw	r28, r22
    1bce:	88 81       	ld	r24, Y
    1bd0:	82 30       	cpi	r24, 0x02	; 2
    1bd2:	08 f4       	brcc	.+2      	; 0x1bd6 <_fpadd_parts+0x24>
    1bd4:	33 c1       	rjmp	.+614    	; 0x1e3c <_fpadd_parts+0x28a>
    1bd6:	94 30       	cpi	r25, 0x04	; 4
    1bd8:	69 f4       	brne	.+26     	; 0x1bf4 <_fpadd_parts+0x42>
    1bda:	84 30       	cpi	r24, 0x04	; 4
    1bdc:	09 f0       	breq	.+2      	; 0x1be0 <_fpadd_parts+0x2e>
    1bde:	2f c1       	rjmp	.+606    	; 0x1e3e <_fpadd_parts+0x28c>
    1be0:	11 96       	adiw	r26, 0x01	; 1
    1be2:	9c 91       	ld	r25, X
    1be4:	11 97       	sbiw	r26, 0x01	; 1
    1be6:	89 81       	ldd	r24, Y+1	; 0x01
    1be8:	98 17       	cp	r25, r24
    1bea:	09 f4       	brne	.+2      	; 0x1bee <_fpadd_parts+0x3c>
    1bec:	28 c1       	rjmp	.+592    	; 0x1e3e <_fpadd_parts+0x28c>
    1bee:	aa ea       	ldi	r26, 0xAA	; 170
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	25 c1       	rjmp	.+586    	; 0x1e3e <_fpadd_parts+0x28c>
    1bf4:	84 30       	cpi	r24, 0x04	; 4
    1bf6:	09 f4       	brne	.+2      	; 0x1bfa <_fpadd_parts+0x48>
    1bf8:	21 c1       	rjmp	.+578    	; 0x1e3c <_fpadd_parts+0x28a>
    1bfa:	82 30       	cpi	r24, 0x02	; 2
    1bfc:	a9 f4       	brne	.+42     	; 0x1c28 <_fpadd_parts+0x76>
    1bfe:	92 30       	cpi	r25, 0x02	; 2
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <_fpadd_parts+0x52>
    1c02:	1d c1       	rjmp	.+570    	; 0x1e3e <_fpadd_parts+0x28c>
    1c04:	9a 01       	movw	r18, r20
    1c06:	ad 01       	movw	r20, r26
    1c08:	88 e0       	ldi	r24, 0x08	; 8
    1c0a:	ea 01       	movw	r28, r20
    1c0c:	09 90       	ld	r0, Y+
    1c0e:	ae 01       	movw	r20, r28
    1c10:	e9 01       	movw	r28, r18
    1c12:	09 92       	st	Y+, r0
    1c14:	9e 01       	movw	r18, r28
    1c16:	81 50       	subi	r24, 0x01	; 1
    1c18:	c1 f7       	brne	.-16     	; 0x1c0a <_fpadd_parts+0x58>
    1c1a:	e2 01       	movw	r28, r4
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	11 96       	adiw	r26, 0x01	; 1
    1c20:	9c 91       	ld	r25, X
    1c22:	89 23       	and	r24, r25
    1c24:	81 83       	std	Z+1, r24	; 0x01
    1c26:	08 c1       	rjmp	.+528    	; 0x1e38 <_fpadd_parts+0x286>
    1c28:	92 30       	cpi	r25, 0x02	; 2
    1c2a:	09 f4       	brne	.+2      	; 0x1c2e <_fpadd_parts+0x7c>
    1c2c:	07 c1       	rjmp	.+526    	; 0x1e3c <_fpadd_parts+0x28a>
    1c2e:	12 96       	adiw	r26, 0x02	; 2
    1c30:	2d 90       	ld	r2, X+
    1c32:	3c 90       	ld	r3, X
    1c34:	13 97       	sbiw	r26, 0x03	; 3
    1c36:	eb 01       	movw	r28, r22
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	9b 81       	ldd	r25, Y+3	; 0x03
    1c3c:	14 96       	adiw	r26, 0x04	; 4
    1c3e:	ad 90       	ld	r10, X+
    1c40:	bd 90       	ld	r11, X+
    1c42:	cd 90       	ld	r12, X+
    1c44:	dc 90       	ld	r13, X
    1c46:	17 97       	sbiw	r26, 0x07	; 7
    1c48:	ec 80       	ldd	r14, Y+4	; 0x04
    1c4a:	fd 80       	ldd	r15, Y+5	; 0x05
    1c4c:	0e 81       	ldd	r16, Y+6	; 0x06
    1c4e:	1f 81       	ldd	r17, Y+7	; 0x07
    1c50:	91 01       	movw	r18, r2
    1c52:	28 1b       	sub	r18, r24
    1c54:	39 0b       	sbc	r19, r25
    1c56:	b9 01       	movw	r22, r18
    1c58:	37 ff       	sbrs	r19, 7
    1c5a:	04 c0       	rjmp	.+8      	; 0x1c64 <_fpadd_parts+0xb2>
    1c5c:	66 27       	eor	r22, r22
    1c5e:	77 27       	eor	r23, r23
    1c60:	62 1b       	sub	r22, r18
    1c62:	73 0b       	sbc	r23, r19
    1c64:	60 32       	cpi	r22, 0x20	; 32
    1c66:	71 05       	cpc	r23, r1
    1c68:	0c f0       	brlt	.+2      	; 0x1c6c <_fpadd_parts+0xba>
    1c6a:	61 c0       	rjmp	.+194    	; 0x1d2e <_fpadd_parts+0x17c>
    1c6c:	12 16       	cp	r1, r18
    1c6e:	13 06       	cpc	r1, r19
    1c70:	6c f5       	brge	.+90     	; 0x1ccc <_fpadd_parts+0x11a>
    1c72:	37 01       	movw	r6, r14
    1c74:	48 01       	movw	r8, r16
    1c76:	06 2e       	mov	r0, r22
    1c78:	04 c0       	rjmp	.+8      	; 0x1c82 <_fpadd_parts+0xd0>
    1c7a:	96 94       	lsr	r9
    1c7c:	87 94       	ror	r8
    1c7e:	77 94       	ror	r7
    1c80:	67 94       	ror	r6
    1c82:	0a 94       	dec	r0
    1c84:	d2 f7       	brpl	.-12     	; 0x1c7a <_fpadd_parts+0xc8>
    1c86:	21 e0       	ldi	r18, 0x01	; 1
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	40 e0       	ldi	r20, 0x00	; 0
    1c8c:	50 e0       	ldi	r21, 0x00	; 0
    1c8e:	04 c0       	rjmp	.+8      	; 0x1c98 <_fpadd_parts+0xe6>
    1c90:	22 0f       	add	r18, r18
    1c92:	33 1f       	adc	r19, r19
    1c94:	44 1f       	adc	r20, r20
    1c96:	55 1f       	adc	r21, r21
    1c98:	6a 95       	dec	r22
    1c9a:	d2 f7       	brpl	.-12     	; 0x1c90 <_fpadd_parts+0xde>
    1c9c:	21 50       	subi	r18, 0x01	; 1
    1c9e:	30 40       	sbci	r19, 0x00	; 0
    1ca0:	40 40       	sbci	r20, 0x00	; 0
    1ca2:	50 40       	sbci	r21, 0x00	; 0
    1ca4:	2e 21       	and	r18, r14
    1ca6:	3f 21       	and	r19, r15
    1ca8:	40 23       	and	r20, r16
    1caa:	51 23       	and	r21, r17
    1cac:	21 15       	cp	r18, r1
    1cae:	31 05       	cpc	r19, r1
    1cb0:	41 05       	cpc	r20, r1
    1cb2:	51 05       	cpc	r21, r1
    1cb4:	21 f0       	breq	.+8      	; 0x1cbe <_fpadd_parts+0x10c>
    1cb6:	21 e0       	ldi	r18, 0x01	; 1
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	40 e0       	ldi	r20, 0x00	; 0
    1cbc:	50 e0       	ldi	r21, 0x00	; 0
    1cbe:	79 01       	movw	r14, r18
    1cc0:	8a 01       	movw	r16, r20
    1cc2:	e6 28       	or	r14, r6
    1cc4:	f7 28       	or	r15, r7
    1cc6:	08 29       	or	r16, r8
    1cc8:	19 29       	or	r17, r9
    1cca:	3c c0       	rjmp	.+120    	; 0x1d44 <_fpadd_parts+0x192>
    1ccc:	23 2b       	or	r18, r19
    1cce:	d1 f1       	breq	.+116    	; 0x1d44 <_fpadd_parts+0x192>
    1cd0:	26 0e       	add	r2, r22
    1cd2:	37 1e       	adc	r3, r23
    1cd4:	35 01       	movw	r6, r10
    1cd6:	46 01       	movw	r8, r12
    1cd8:	06 2e       	mov	r0, r22
    1cda:	04 c0       	rjmp	.+8      	; 0x1ce4 <_fpadd_parts+0x132>
    1cdc:	96 94       	lsr	r9
    1cde:	87 94       	ror	r8
    1ce0:	77 94       	ror	r7
    1ce2:	67 94       	ror	r6
    1ce4:	0a 94       	dec	r0
    1ce6:	d2 f7       	brpl	.-12     	; 0x1cdc <_fpadd_parts+0x12a>
    1ce8:	21 e0       	ldi	r18, 0x01	; 1
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	40 e0       	ldi	r20, 0x00	; 0
    1cee:	50 e0       	ldi	r21, 0x00	; 0
    1cf0:	04 c0       	rjmp	.+8      	; 0x1cfa <_fpadd_parts+0x148>
    1cf2:	22 0f       	add	r18, r18
    1cf4:	33 1f       	adc	r19, r19
    1cf6:	44 1f       	adc	r20, r20
    1cf8:	55 1f       	adc	r21, r21
    1cfa:	6a 95       	dec	r22
    1cfc:	d2 f7       	brpl	.-12     	; 0x1cf2 <_fpadd_parts+0x140>
    1cfe:	21 50       	subi	r18, 0x01	; 1
    1d00:	30 40       	sbci	r19, 0x00	; 0
    1d02:	40 40       	sbci	r20, 0x00	; 0
    1d04:	50 40       	sbci	r21, 0x00	; 0
    1d06:	2a 21       	and	r18, r10
    1d08:	3b 21       	and	r19, r11
    1d0a:	4c 21       	and	r20, r12
    1d0c:	5d 21       	and	r21, r13
    1d0e:	21 15       	cp	r18, r1
    1d10:	31 05       	cpc	r19, r1
    1d12:	41 05       	cpc	r20, r1
    1d14:	51 05       	cpc	r21, r1
    1d16:	21 f0       	breq	.+8      	; 0x1d20 <_fpadd_parts+0x16e>
    1d18:	21 e0       	ldi	r18, 0x01	; 1
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	40 e0       	ldi	r20, 0x00	; 0
    1d1e:	50 e0       	ldi	r21, 0x00	; 0
    1d20:	59 01       	movw	r10, r18
    1d22:	6a 01       	movw	r12, r20
    1d24:	a6 28       	or	r10, r6
    1d26:	b7 28       	or	r11, r7
    1d28:	c8 28       	or	r12, r8
    1d2a:	d9 28       	or	r13, r9
    1d2c:	0b c0       	rjmp	.+22     	; 0x1d44 <_fpadd_parts+0x192>
    1d2e:	82 15       	cp	r24, r2
    1d30:	93 05       	cpc	r25, r3
    1d32:	2c f0       	brlt	.+10     	; 0x1d3e <_fpadd_parts+0x18c>
    1d34:	1c 01       	movw	r2, r24
    1d36:	aa 24       	eor	r10, r10
    1d38:	bb 24       	eor	r11, r11
    1d3a:	65 01       	movw	r12, r10
    1d3c:	03 c0       	rjmp	.+6      	; 0x1d44 <_fpadd_parts+0x192>
    1d3e:	ee 24       	eor	r14, r14
    1d40:	ff 24       	eor	r15, r15
    1d42:	87 01       	movw	r16, r14
    1d44:	11 96       	adiw	r26, 0x01	; 1
    1d46:	9c 91       	ld	r25, X
    1d48:	d2 01       	movw	r26, r4
    1d4a:	11 96       	adiw	r26, 0x01	; 1
    1d4c:	8c 91       	ld	r24, X
    1d4e:	98 17       	cp	r25, r24
    1d50:	09 f4       	brne	.+2      	; 0x1d54 <_fpadd_parts+0x1a2>
    1d52:	45 c0       	rjmp	.+138    	; 0x1dde <_fpadd_parts+0x22c>
    1d54:	99 23       	and	r25, r25
    1d56:	39 f0       	breq	.+14     	; 0x1d66 <_fpadd_parts+0x1b4>
    1d58:	a8 01       	movw	r20, r16
    1d5a:	97 01       	movw	r18, r14
    1d5c:	2a 19       	sub	r18, r10
    1d5e:	3b 09       	sbc	r19, r11
    1d60:	4c 09       	sbc	r20, r12
    1d62:	5d 09       	sbc	r21, r13
    1d64:	06 c0       	rjmp	.+12     	; 0x1d72 <_fpadd_parts+0x1c0>
    1d66:	a6 01       	movw	r20, r12
    1d68:	95 01       	movw	r18, r10
    1d6a:	2e 19       	sub	r18, r14
    1d6c:	3f 09       	sbc	r19, r15
    1d6e:	40 0b       	sbc	r20, r16
    1d70:	51 0b       	sbc	r21, r17
    1d72:	57 fd       	sbrc	r21, 7
    1d74:	08 c0       	rjmp	.+16     	; 0x1d86 <_fpadd_parts+0x1d4>
    1d76:	11 82       	std	Z+1, r1	; 0x01
    1d78:	33 82       	std	Z+3, r3	; 0x03
    1d7a:	22 82       	std	Z+2, r2	; 0x02
    1d7c:	24 83       	std	Z+4, r18	; 0x04
    1d7e:	35 83       	std	Z+5, r19	; 0x05
    1d80:	46 83       	std	Z+6, r20	; 0x06
    1d82:	57 83       	std	Z+7, r21	; 0x07
    1d84:	1d c0       	rjmp	.+58     	; 0x1dc0 <_fpadd_parts+0x20e>
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	81 83       	std	Z+1, r24	; 0x01
    1d8a:	33 82       	std	Z+3, r3	; 0x03
    1d8c:	22 82       	std	Z+2, r2	; 0x02
    1d8e:	88 27       	eor	r24, r24
    1d90:	99 27       	eor	r25, r25
    1d92:	dc 01       	movw	r26, r24
    1d94:	82 1b       	sub	r24, r18
    1d96:	93 0b       	sbc	r25, r19
    1d98:	a4 0b       	sbc	r26, r20
    1d9a:	b5 0b       	sbc	r27, r21
    1d9c:	84 83       	std	Z+4, r24	; 0x04
    1d9e:	95 83       	std	Z+5, r25	; 0x05
    1da0:	a6 83       	std	Z+6, r26	; 0x06
    1da2:	b7 83       	std	Z+7, r27	; 0x07
    1da4:	0d c0       	rjmp	.+26     	; 0x1dc0 <_fpadd_parts+0x20e>
    1da6:	22 0f       	add	r18, r18
    1da8:	33 1f       	adc	r19, r19
    1daa:	44 1f       	adc	r20, r20
    1dac:	55 1f       	adc	r21, r21
    1dae:	24 83       	std	Z+4, r18	; 0x04
    1db0:	35 83       	std	Z+5, r19	; 0x05
    1db2:	46 83       	std	Z+6, r20	; 0x06
    1db4:	57 83       	std	Z+7, r21	; 0x07
    1db6:	82 81       	ldd	r24, Z+2	; 0x02
    1db8:	93 81       	ldd	r25, Z+3	; 0x03
    1dba:	01 97       	sbiw	r24, 0x01	; 1
    1dbc:	93 83       	std	Z+3, r25	; 0x03
    1dbe:	82 83       	std	Z+2, r24	; 0x02
    1dc0:	24 81       	ldd	r18, Z+4	; 0x04
    1dc2:	35 81       	ldd	r19, Z+5	; 0x05
    1dc4:	46 81       	ldd	r20, Z+6	; 0x06
    1dc6:	57 81       	ldd	r21, Z+7	; 0x07
    1dc8:	da 01       	movw	r26, r20
    1dca:	c9 01       	movw	r24, r18
    1dcc:	01 97       	sbiw	r24, 0x01	; 1
    1dce:	a1 09       	sbc	r26, r1
    1dd0:	b1 09       	sbc	r27, r1
    1dd2:	8f 5f       	subi	r24, 0xFF	; 255
    1dd4:	9f 4f       	sbci	r25, 0xFF	; 255
    1dd6:	af 4f       	sbci	r26, 0xFF	; 255
    1dd8:	bf 43       	sbci	r27, 0x3F	; 63
    1dda:	28 f3       	brcs	.-54     	; 0x1da6 <_fpadd_parts+0x1f4>
    1ddc:	0b c0       	rjmp	.+22     	; 0x1df4 <_fpadd_parts+0x242>
    1dde:	91 83       	std	Z+1, r25	; 0x01
    1de0:	33 82       	std	Z+3, r3	; 0x03
    1de2:	22 82       	std	Z+2, r2	; 0x02
    1de4:	ea 0c       	add	r14, r10
    1de6:	fb 1c       	adc	r15, r11
    1de8:	0c 1d       	adc	r16, r12
    1dea:	1d 1d       	adc	r17, r13
    1dec:	e4 82       	std	Z+4, r14	; 0x04
    1dee:	f5 82       	std	Z+5, r15	; 0x05
    1df0:	06 83       	std	Z+6, r16	; 0x06
    1df2:	17 83       	std	Z+7, r17	; 0x07
    1df4:	83 e0       	ldi	r24, 0x03	; 3
    1df6:	80 83       	st	Z, r24
    1df8:	24 81       	ldd	r18, Z+4	; 0x04
    1dfa:	35 81       	ldd	r19, Z+5	; 0x05
    1dfc:	46 81       	ldd	r20, Z+6	; 0x06
    1dfe:	57 81       	ldd	r21, Z+7	; 0x07
    1e00:	57 ff       	sbrs	r21, 7
    1e02:	1a c0       	rjmp	.+52     	; 0x1e38 <_fpadd_parts+0x286>
    1e04:	c9 01       	movw	r24, r18
    1e06:	aa 27       	eor	r26, r26
    1e08:	97 fd       	sbrc	r25, 7
    1e0a:	a0 95       	com	r26
    1e0c:	ba 2f       	mov	r27, r26
    1e0e:	81 70       	andi	r24, 0x01	; 1
    1e10:	90 70       	andi	r25, 0x00	; 0
    1e12:	a0 70       	andi	r26, 0x00	; 0
    1e14:	b0 70       	andi	r27, 0x00	; 0
    1e16:	56 95       	lsr	r21
    1e18:	47 95       	ror	r20
    1e1a:	37 95       	ror	r19
    1e1c:	27 95       	ror	r18
    1e1e:	82 2b       	or	r24, r18
    1e20:	93 2b       	or	r25, r19
    1e22:	a4 2b       	or	r26, r20
    1e24:	b5 2b       	or	r27, r21
    1e26:	84 83       	std	Z+4, r24	; 0x04
    1e28:	95 83       	std	Z+5, r25	; 0x05
    1e2a:	a6 83       	std	Z+6, r26	; 0x06
    1e2c:	b7 83       	std	Z+7, r27	; 0x07
    1e2e:	82 81       	ldd	r24, Z+2	; 0x02
    1e30:	93 81       	ldd	r25, Z+3	; 0x03
    1e32:	01 96       	adiw	r24, 0x01	; 1
    1e34:	93 83       	std	Z+3, r25	; 0x03
    1e36:	82 83       	std	Z+2, r24	; 0x02
    1e38:	df 01       	movw	r26, r30
    1e3a:	01 c0       	rjmp	.+2      	; 0x1e3e <_fpadd_parts+0x28c>
    1e3c:	d2 01       	movw	r26, r4
    1e3e:	cd 01       	movw	r24, r26
    1e40:	cd b7       	in	r28, 0x3d	; 61
    1e42:	de b7       	in	r29, 0x3e	; 62
    1e44:	e2 e1       	ldi	r30, 0x12	; 18
    1e46:	0c 94 94 1f 	jmp	0x3f28	; 0x3f28 <__epilogue_restores__>

00001e4a <__subsf3>:
    1e4a:	a0 e2       	ldi	r26, 0x20	; 32
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	eb e2       	ldi	r30, 0x2B	; 43
    1e50:	ff e0       	ldi	r31, 0x0F	; 15
    1e52:	0c 94 84 1f 	jmp	0x3f08	; 0x3f08 <__prologue_saves__+0x18>
    1e56:	69 83       	std	Y+1, r22	; 0x01
    1e58:	7a 83       	std	Y+2, r23	; 0x02
    1e5a:	8b 83       	std	Y+3, r24	; 0x03
    1e5c:	9c 83       	std	Y+4, r25	; 0x04
    1e5e:	2d 83       	std	Y+5, r18	; 0x05
    1e60:	3e 83       	std	Y+6, r19	; 0x06
    1e62:	4f 83       	std	Y+7, r20	; 0x07
    1e64:	58 87       	std	Y+8, r21	; 0x08
    1e66:	e9 e0       	ldi	r30, 0x09	; 9
    1e68:	ee 2e       	mov	r14, r30
    1e6a:	f1 2c       	mov	r15, r1
    1e6c:	ec 0e       	add	r14, r28
    1e6e:	fd 1e       	adc	r15, r29
    1e70:	ce 01       	movw	r24, r28
    1e72:	01 96       	adiw	r24, 0x01	; 1
    1e74:	b7 01       	movw	r22, r14
    1e76:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    1e7a:	8e 01       	movw	r16, r28
    1e7c:	0f 5e       	subi	r16, 0xEF	; 239
    1e7e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e80:	ce 01       	movw	r24, r28
    1e82:	05 96       	adiw	r24, 0x05	; 5
    1e84:	b8 01       	movw	r22, r16
    1e86:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    1e8a:	8a 89       	ldd	r24, Y+18	; 0x12
    1e8c:	91 e0       	ldi	r25, 0x01	; 1
    1e8e:	89 27       	eor	r24, r25
    1e90:	8a 8b       	std	Y+18, r24	; 0x12
    1e92:	c7 01       	movw	r24, r14
    1e94:	b8 01       	movw	r22, r16
    1e96:	ae 01       	movw	r20, r28
    1e98:	47 5e       	subi	r20, 0xE7	; 231
    1e9a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e9c:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1ea0:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__pack_f>
    1ea4:	a0 96       	adiw	r28, 0x20	; 32
    1ea6:	e6 e0       	ldi	r30, 0x06	; 6
    1ea8:	0c 94 a0 1f 	jmp	0x3f40	; 0x3f40 <__epilogue_restores__+0x18>

00001eac <__addsf3>:
    1eac:	a0 e2       	ldi	r26, 0x20	; 32
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	ec e5       	ldi	r30, 0x5C	; 92
    1eb2:	ff e0       	ldi	r31, 0x0F	; 15
    1eb4:	0c 94 84 1f 	jmp	0x3f08	; 0x3f08 <__prologue_saves__+0x18>
    1eb8:	69 83       	std	Y+1, r22	; 0x01
    1eba:	7a 83       	std	Y+2, r23	; 0x02
    1ebc:	8b 83       	std	Y+3, r24	; 0x03
    1ebe:	9c 83       	std	Y+4, r25	; 0x04
    1ec0:	2d 83       	std	Y+5, r18	; 0x05
    1ec2:	3e 83       	std	Y+6, r19	; 0x06
    1ec4:	4f 83       	std	Y+7, r20	; 0x07
    1ec6:	58 87       	std	Y+8, r21	; 0x08
    1ec8:	f9 e0       	ldi	r31, 0x09	; 9
    1eca:	ef 2e       	mov	r14, r31
    1ecc:	f1 2c       	mov	r15, r1
    1ece:	ec 0e       	add	r14, r28
    1ed0:	fd 1e       	adc	r15, r29
    1ed2:	ce 01       	movw	r24, r28
    1ed4:	01 96       	adiw	r24, 0x01	; 1
    1ed6:	b7 01       	movw	r22, r14
    1ed8:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    1edc:	8e 01       	movw	r16, r28
    1ede:	0f 5e       	subi	r16, 0xEF	; 239
    1ee0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee2:	ce 01       	movw	r24, r28
    1ee4:	05 96       	adiw	r24, 0x05	; 5
    1ee6:	b8 01       	movw	r22, r16
    1ee8:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    1eec:	c7 01       	movw	r24, r14
    1eee:	b8 01       	movw	r22, r16
    1ef0:	ae 01       	movw	r20, r28
    1ef2:	47 5e       	subi	r20, 0xE7	; 231
    1ef4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ef6:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1efa:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__pack_f>
    1efe:	a0 96       	adiw	r28, 0x20	; 32
    1f00:	e6 e0       	ldi	r30, 0x06	; 6
    1f02:	0c 94 a0 1f 	jmp	0x3f40	; 0x3f40 <__epilogue_restores__+0x18>

00001f06 <__mulsf3>:
    1f06:	a0 e2       	ldi	r26, 0x20	; 32
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e9 e8       	ldi	r30, 0x89	; 137
    1f0c:	ff e0       	ldi	r31, 0x0F	; 15
    1f0e:	0c 94 78 1f 	jmp	0x3ef0	; 0x3ef0 <__prologue_saves__>
    1f12:	69 83       	std	Y+1, r22	; 0x01
    1f14:	7a 83       	std	Y+2, r23	; 0x02
    1f16:	8b 83       	std	Y+3, r24	; 0x03
    1f18:	9c 83       	std	Y+4, r25	; 0x04
    1f1a:	2d 83       	std	Y+5, r18	; 0x05
    1f1c:	3e 83       	std	Y+6, r19	; 0x06
    1f1e:	4f 83       	std	Y+7, r20	; 0x07
    1f20:	58 87       	std	Y+8, r21	; 0x08
    1f22:	ce 01       	movw	r24, r28
    1f24:	01 96       	adiw	r24, 0x01	; 1
    1f26:	be 01       	movw	r22, r28
    1f28:	67 5f       	subi	r22, 0xF7	; 247
    1f2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f2c:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    1f30:	ce 01       	movw	r24, r28
    1f32:	05 96       	adiw	r24, 0x05	; 5
    1f34:	be 01       	movw	r22, r28
    1f36:	6f 5e       	subi	r22, 0xEF	; 239
    1f38:	7f 4f       	sbci	r23, 0xFF	; 255
    1f3a:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    1f3e:	99 85       	ldd	r25, Y+9	; 0x09
    1f40:	92 30       	cpi	r25, 0x02	; 2
    1f42:	88 f0       	brcs	.+34     	; 0x1f66 <__mulsf3+0x60>
    1f44:	89 89       	ldd	r24, Y+17	; 0x11
    1f46:	82 30       	cpi	r24, 0x02	; 2
    1f48:	c8 f0       	brcs	.+50     	; 0x1f7c <__mulsf3+0x76>
    1f4a:	94 30       	cpi	r25, 0x04	; 4
    1f4c:	19 f4       	brne	.+6      	; 0x1f54 <__mulsf3+0x4e>
    1f4e:	82 30       	cpi	r24, 0x02	; 2
    1f50:	51 f4       	brne	.+20     	; 0x1f66 <__mulsf3+0x60>
    1f52:	04 c0       	rjmp	.+8      	; 0x1f5c <__mulsf3+0x56>
    1f54:	84 30       	cpi	r24, 0x04	; 4
    1f56:	29 f4       	brne	.+10     	; 0x1f62 <__mulsf3+0x5c>
    1f58:	92 30       	cpi	r25, 0x02	; 2
    1f5a:	81 f4       	brne	.+32     	; 0x1f7c <__mulsf3+0x76>
    1f5c:	8a ea       	ldi	r24, 0xAA	; 170
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	c6 c0       	rjmp	.+396    	; 0x20ee <__mulsf3+0x1e8>
    1f62:	92 30       	cpi	r25, 0x02	; 2
    1f64:	49 f4       	brne	.+18     	; 0x1f78 <__mulsf3+0x72>
    1f66:	20 e0       	ldi	r18, 0x00	; 0
    1f68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f6a:	8a 89       	ldd	r24, Y+18	; 0x12
    1f6c:	98 13       	cpse	r25, r24
    1f6e:	21 e0       	ldi	r18, 0x01	; 1
    1f70:	2a 87       	std	Y+10, r18	; 0x0a
    1f72:	ce 01       	movw	r24, r28
    1f74:	09 96       	adiw	r24, 0x09	; 9
    1f76:	bb c0       	rjmp	.+374    	; 0x20ee <__mulsf3+0x1e8>
    1f78:	82 30       	cpi	r24, 0x02	; 2
    1f7a:	49 f4       	brne	.+18     	; 0x1f8e <__mulsf3+0x88>
    1f7c:	20 e0       	ldi	r18, 0x00	; 0
    1f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f80:	8a 89       	ldd	r24, Y+18	; 0x12
    1f82:	98 13       	cpse	r25, r24
    1f84:	21 e0       	ldi	r18, 0x01	; 1
    1f86:	2a 8b       	std	Y+18, r18	; 0x12
    1f88:	ce 01       	movw	r24, r28
    1f8a:	41 96       	adiw	r24, 0x11	; 17
    1f8c:	b0 c0       	rjmp	.+352    	; 0x20ee <__mulsf3+0x1e8>
    1f8e:	2d 84       	ldd	r2, Y+13	; 0x0d
    1f90:	3e 84       	ldd	r3, Y+14	; 0x0e
    1f92:	4f 84       	ldd	r4, Y+15	; 0x0f
    1f94:	58 88       	ldd	r5, Y+16	; 0x10
    1f96:	6d 88       	ldd	r6, Y+21	; 0x15
    1f98:	7e 88       	ldd	r7, Y+22	; 0x16
    1f9a:	8f 88       	ldd	r8, Y+23	; 0x17
    1f9c:	98 8c       	ldd	r9, Y+24	; 0x18
    1f9e:	ee 24       	eor	r14, r14
    1fa0:	ff 24       	eor	r15, r15
    1fa2:	87 01       	movw	r16, r14
    1fa4:	aa 24       	eor	r10, r10
    1fa6:	bb 24       	eor	r11, r11
    1fa8:	65 01       	movw	r12, r10
    1faa:	40 e0       	ldi	r20, 0x00	; 0
    1fac:	50 e0       	ldi	r21, 0x00	; 0
    1fae:	60 e0       	ldi	r22, 0x00	; 0
    1fb0:	70 e0       	ldi	r23, 0x00	; 0
    1fb2:	e0 e0       	ldi	r30, 0x00	; 0
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	c1 01       	movw	r24, r2
    1fb8:	81 70       	andi	r24, 0x01	; 1
    1fba:	90 70       	andi	r25, 0x00	; 0
    1fbc:	89 2b       	or	r24, r25
    1fbe:	e9 f0       	breq	.+58     	; 0x1ffa <__mulsf3+0xf4>
    1fc0:	e6 0c       	add	r14, r6
    1fc2:	f7 1c       	adc	r15, r7
    1fc4:	08 1d       	adc	r16, r8
    1fc6:	19 1d       	adc	r17, r9
    1fc8:	9a 01       	movw	r18, r20
    1fca:	ab 01       	movw	r20, r22
    1fcc:	2a 0d       	add	r18, r10
    1fce:	3b 1d       	adc	r19, r11
    1fd0:	4c 1d       	adc	r20, r12
    1fd2:	5d 1d       	adc	r21, r13
    1fd4:	80 e0       	ldi	r24, 0x00	; 0
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	a0 e0       	ldi	r26, 0x00	; 0
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e6 14       	cp	r14, r6
    1fde:	f7 04       	cpc	r15, r7
    1fe0:	08 05       	cpc	r16, r8
    1fe2:	19 05       	cpc	r17, r9
    1fe4:	20 f4       	brcc	.+8      	; 0x1fee <__mulsf3+0xe8>
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	a0 e0       	ldi	r26, 0x00	; 0
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	ba 01       	movw	r22, r20
    1ff0:	a9 01       	movw	r20, r18
    1ff2:	48 0f       	add	r20, r24
    1ff4:	59 1f       	adc	r21, r25
    1ff6:	6a 1f       	adc	r22, r26
    1ff8:	7b 1f       	adc	r23, r27
    1ffa:	aa 0c       	add	r10, r10
    1ffc:	bb 1c       	adc	r11, r11
    1ffe:	cc 1c       	adc	r12, r12
    2000:	dd 1c       	adc	r13, r13
    2002:	97 fe       	sbrs	r9, 7
    2004:	08 c0       	rjmp	.+16     	; 0x2016 <__mulsf3+0x110>
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	90 e0       	ldi	r25, 0x00	; 0
    200a:	a0 e0       	ldi	r26, 0x00	; 0
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	a8 2a       	or	r10, r24
    2010:	b9 2a       	or	r11, r25
    2012:	ca 2a       	or	r12, r26
    2014:	db 2a       	or	r13, r27
    2016:	31 96       	adiw	r30, 0x01	; 1
    2018:	e0 32       	cpi	r30, 0x20	; 32
    201a:	f1 05       	cpc	r31, r1
    201c:	49 f0       	breq	.+18     	; 0x2030 <__mulsf3+0x12a>
    201e:	66 0c       	add	r6, r6
    2020:	77 1c       	adc	r7, r7
    2022:	88 1c       	adc	r8, r8
    2024:	99 1c       	adc	r9, r9
    2026:	56 94       	lsr	r5
    2028:	47 94       	ror	r4
    202a:	37 94       	ror	r3
    202c:	27 94       	ror	r2
    202e:	c3 cf       	rjmp	.-122    	; 0x1fb6 <__mulsf3+0xb0>
    2030:	fa 85       	ldd	r31, Y+10	; 0x0a
    2032:	ea 89       	ldd	r30, Y+18	; 0x12
    2034:	2b 89       	ldd	r18, Y+19	; 0x13
    2036:	3c 89       	ldd	r19, Y+20	; 0x14
    2038:	8b 85       	ldd	r24, Y+11	; 0x0b
    203a:	9c 85       	ldd	r25, Y+12	; 0x0c
    203c:	28 0f       	add	r18, r24
    203e:	39 1f       	adc	r19, r25
    2040:	2e 5f       	subi	r18, 0xFE	; 254
    2042:	3f 4f       	sbci	r19, 0xFF	; 255
    2044:	17 c0       	rjmp	.+46     	; 0x2074 <__mulsf3+0x16e>
    2046:	ca 01       	movw	r24, r20
    2048:	81 70       	andi	r24, 0x01	; 1
    204a:	90 70       	andi	r25, 0x00	; 0
    204c:	89 2b       	or	r24, r25
    204e:	61 f0       	breq	.+24     	; 0x2068 <__mulsf3+0x162>
    2050:	16 95       	lsr	r17
    2052:	07 95       	ror	r16
    2054:	f7 94       	ror	r15
    2056:	e7 94       	ror	r14
    2058:	80 e0       	ldi	r24, 0x00	; 0
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	a0 e0       	ldi	r26, 0x00	; 0
    205e:	b0 e8       	ldi	r27, 0x80	; 128
    2060:	e8 2a       	or	r14, r24
    2062:	f9 2a       	or	r15, r25
    2064:	0a 2b       	or	r16, r26
    2066:	1b 2b       	or	r17, r27
    2068:	76 95       	lsr	r23
    206a:	67 95       	ror	r22
    206c:	57 95       	ror	r21
    206e:	47 95       	ror	r20
    2070:	2f 5f       	subi	r18, 0xFF	; 255
    2072:	3f 4f       	sbci	r19, 0xFF	; 255
    2074:	77 fd       	sbrc	r23, 7
    2076:	e7 cf       	rjmp	.-50     	; 0x2046 <__mulsf3+0x140>
    2078:	0c c0       	rjmp	.+24     	; 0x2092 <__mulsf3+0x18c>
    207a:	44 0f       	add	r20, r20
    207c:	55 1f       	adc	r21, r21
    207e:	66 1f       	adc	r22, r22
    2080:	77 1f       	adc	r23, r23
    2082:	17 fd       	sbrc	r17, 7
    2084:	41 60       	ori	r20, 0x01	; 1
    2086:	ee 0c       	add	r14, r14
    2088:	ff 1c       	adc	r15, r15
    208a:	00 1f       	adc	r16, r16
    208c:	11 1f       	adc	r17, r17
    208e:	21 50       	subi	r18, 0x01	; 1
    2090:	30 40       	sbci	r19, 0x00	; 0
    2092:	40 30       	cpi	r20, 0x00	; 0
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	59 07       	cpc	r21, r25
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	69 07       	cpc	r22, r25
    209c:	90 e4       	ldi	r25, 0x40	; 64
    209e:	79 07       	cpc	r23, r25
    20a0:	60 f3       	brcs	.-40     	; 0x207a <__mulsf3+0x174>
    20a2:	2b 8f       	std	Y+27, r18	; 0x1b
    20a4:	3c 8f       	std	Y+28, r19	; 0x1c
    20a6:	db 01       	movw	r26, r22
    20a8:	ca 01       	movw	r24, r20
    20aa:	8f 77       	andi	r24, 0x7F	; 127
    20ac:	90 70       	andi	r25, 0x00	; 0
    20ae:	a0 70       	andi	r26, 0x00	; 0
    20b0:	b0 70       	andi	r27, 0x00	; 0
    20b2:	80 34       	cpi	r24, 0x40	; 64
    20b4:	91 05       	cpc	r25, r1
    20b6:	a1 05       	cpc	r26, r1
    20b8:	b1 05       	cpc	r27, r1
    20ba:	61 f4       	brne	.+24     	; 0x20d4 <__mulsf3+0x1ce>
    20bc:	47 fd       	sbrc	r20, 7
    20be:	0a c0       	rjmp	.+20     	; 0x20d4 <__mulsf3+0x1ce>
    20c0:	e1 14       	cp	r14, r1
    20c2:	f1 04       	cpc	r15, r1
    20c4:	01 05       	cpc	r16, r1
    20c6:	11 05       	cpc	r17, r1
    20c8:	29 f0       	breq	.+10     	; 0x20d4 <__mulsf3+0x1ce>
    20ca:	40 5c       	subi	r20, 0xC0	; 192
    20cc:	5f 4f       	sbci	r21, 0xFF	; 255
    20ce:	6f 4f       	sbci	r22, 0xFF	; 255
    20d0:	7f 4f       	sbci	r23, 0xFF	; 255
    20d2:	40 78       	andi	r20, 0x80	; 128
    20d4:	1a 8e       	std	Y+26, r1	; 0x1a
    20d6:	fe 17       	cp	r31, r30
    20d8:	11 f0       	breq	.+4      	; 0x20de <__mulsf3+0x1d8>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	8a 8f       	std	Y+26, r24	; 0x1a
    20de:	4d 8f       	std	Y+29, r20	; 0x1d
    20e0:	5e 8f       	std	Y+30, r21	; 0x1e
    20e2:	6f 8f       	std	Y+31, r22	; 0x1f
    20e4:	78 a3       	std	Y+32, r23	; 0x20
    20e6:	83 e0       	ldi	r24, 0x03	; 3
    20e8:	89 8f       	std	Y+25, r24	; 0x19
    20ea:	ce 01       	movw	r24, r28
    20ec:	49 96       	adiw	r24, 0x19	; 25
    20ee:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__pack_f>
    20f2:	a0 96       	adiw	r28, 0x20	; 32
    20f4:	e2 e1       	ldi	r30, 0x12	; 18
    20f6:	0c 94 94 1f 	jmp	0x3f28	; 0x3f28 <__epilogue_restores__>

000020fa <__divsf3>:
    20fa:	a8 e1       	ldi	r26, 0x18	; 24
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e3 e8       	ldi	r30, 0x83	; 131
    2100:	f0 e1       	ldi	r31, 0x10	; 16
    2102:	0c 94 80 1f 	jmp	0x3f00	; 0x3f00 <__prologue_saves__+0x10>
    2106:	69 83       	std	Y+1, r22	; 0x01
    2108:	7a 83       	std	Y+2, r23	; 0x02
    210a:	8b 83       	std	Y+3, r24	; 0x03
    210c:	9c 83       	std	Y+4, r25	; 0x04
    210e:	2d 83       	std	Y+5, r18	; 0x05
    2110:	3e 83       	std	Y+6, r19	; 0x06
    2112:	4f 83       	std	Y+7, r20	; 0x07
    2114:	58 87       	std	Y+8, r21	; 0x08
    2116:	b9 e0       	ldi	r27, 0x09	; 9
    2118:	eb 2e       	mov	r14, r27
    211a:	f1 2c       	mov	r15, r1
    211c:	ec 0e       	add	r14, r28
    211e:	fd 1e       	adc	r15, r29
    2120:	ce 01       	movw	r24, r28
    2122:	01 96       	adiw	r24, 0x01	; 1
    2124:	b7 01       	movw	r22, r14
    2126:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    212a:	8e 01       	movw	r16, r28
    212c:	0f 5e       	subi	r16, 0xEF	; 239
    212e:	1f 4f       	sbci	r17, 0xFF	; 255
    2130:	ce 01       	movw	r24, r28
    2132:	05 96       	adiw	r24, 0x05	; 5
    2134:	b8 01       	movw	r22, r16
    2136:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    213a:	29 85       	ldd	r18, Y+9	; 0x09
    213c:	22 30       	cpi	r18, 0x02	; 2
    213e:	08 f4       	brcc	.+2      	; 0x2142 <__divsf3+0x48>
    2140:	7e c0       	rjmp	.+252    	; 0x223e <__divsf3+0x144>
    2142:	39 89       	ldd	r19, Y+17	; 0x11
    2144:	32 30       	cpi	r19, 0x02	; 2
    2146:	10 f4       	brcc	.+4      	; 0x214c <__divsf3+0x52>
    2148:	b8 01       	movw	r22, r16
    214a:	7c c0       	rjmp	.+248    	; 0x2244 <__divsf3+0x14a>
    214c:	8a 85       	ldd	r24, Y+10	; 0x0a
    214e:	9a 89       	ldd	r25, Y+18	; 0x12
    2150:	89 27       	eor	r24, r25
    2152:	8a 87       	std	Y+10, r24	; 0x0a
    2154:	24 30       	cpi	r18, 0x04	; 4
    2156:	11 f0       	breq	.+4      	; 0x215c <__divsf3+0x62>
    2158:	22 30       	cpi	r18, 0x02	; 2
    215a:	31 f4       	brne	.+12     	; 0x2168 <__divsf3+0x6e>
    215c:	23 17       	cp	r18, r19
    215e:	09 f0       	breq	.+2      	; 0x2162 <__divsf3+0x68>
    2160:	6e c0       	rjmp	.+220    	; 0x223e <__divsf3+0x144>
    2162:	6a ea       	ldi	r22, 0xAA	; 170
    2164:	70 e0       	ldi	r23, 0x00	; 0
    2166:	6e c0       	rjmp	.+220    	; 0x2244 <__divsf3+0x14a>
    2168:	34 30       	cpi	r19, 0x04	; 4
    216a:	39 f4       	brne	.+14     	; 0x217a <__divsf3+0x80>
    216c:	1d 86       	std	Y+13, r1	; 0x0d
    216e:	1e 86       	std	Y+14, r1	; 0x0e
    2170:	1f 86       	std	Y+15, r1	; 0x0f
    2172:	18 8a       	std	Y+16, r1	; 0x10
    2174:	1c 86       	std	Y+12, r1	; 0x0c
    2176:	1b 86       	std	Y+11, r1	; 0x0b
    2178:	04 c0       	rjmp	.+8      	; 0x2182 <__divsf3+0x88>
    217a:	32 30       	cpi	r19, 0x02	; 2
    217c:	21 f4       	brne	.+8      	; 0x2186 <__divsf3+0x8c>
    217e:	84 e0       	ldi	r24, 0x04	; 4
    2180:	89 87       	std	Y+9, r24	; 0x09
    2182:	b7 01       	movw	r22, r14
    2184:	5f c0       	rjmp	.+190    	; 0x2244 <__divsf3+0x14a>
    2186:	2b 85       	ldd	r18, Y+11	; 0x0b
    2188:	3c 85       	ldd	r19, Y+12	; 0x0c
    218a:	8b 89       	ldd	r24, Y+19	; 0x13
    218c:	9c 89       	ldd	r25, Y+20	; 0x14
    218e:	28 1b       	sub	r18, r24
    2190:	39 0b       	sbc	r19, r25
    2192:	3c 87       	std	Y+12, r19	; 0x0c
    2194:	2b 87       	std	Y+11, r18	; 0x0b
    2196:	ed 84       	ldd	r14, Y+13	; 0x0d
    2198:	fe 84       	ldd	r15, Y+14	; 0x0e
    219a:	0f 85       	ldd	r16, Y+15	; 0x0f
    219c:	18 89       	ldd	r17, Y+16	; 0x10
    219e:	ad 88       	ldd	r10, Y+21	; 0x15
    21a0:	be 88       	ldd	r11, Y+22	; 0x16
    21a2:	cf 88       	ldd	r12, Y+23	; 0x17
    21a4:	d8 8c       	ldd	r13, Y+24	; 0x18
    21a6:	ea 14       	cp	r14, r10
    21a8:	fb 04       	cpc	r15, r11
    21aa:	0c 05       	cpc	r16, r12
    21ac:	1d 05       	cpc	r17, r13
    21ae:	40 f4       	brcc	.+16     	; 0x21c0 <__divsf3+0xc6>
    21b0:	ee 0c       	add	r14, r14
    21b2:	ff 1c       	adc	r15, r15
    21b4:	00 1f       	adc	r16, r16
    21b6:	11 1f       	adc	r17, r17
    21b8:	21 50       	subi	r18, 0x01	; 1
    21ba:	30 40       	sbci	r19, 0x00	; 0
    21bc:	3c 87       	std	Y+12, r19	; 0x0c
    21be:	2b 87       	std	Y+11, r18	; 0x0b
    21c0:	20 e0       	ldi	r18, 0x00	; 0
    21c2:	30 e0       	ldi	r19, 0x00	; 0
    21c4:	40 e0       	ldi	r20, 0x00	; 0
    21c6:	50 e0       	ldi	r21, 0x00	; 0
    21c8:	80 e0       	ldi	r24, 0x00	; 0
    21ca:	90 e0       	ldi	r25, 0x00	; 0
    21cc:	a0 e0       	ldi	r26, 0x00	; 0
    21ce:	b0 e4       	ldi	r27, 0x40	; 64
    21d0:	60 e0       	ldi	r22, 0x00	; 0
    21d2:	70 e0       	ldi	r23, 0x00	; 0
    21d4:	ea 14       	cp	r14, r10
    21d6:	fb 04       	cpc	r15, r11
    21d8:	0c 05       	cpc	r16, r12
    21da:	1d 05       	cpc	r17, r13
    21dc:	40 f0       	brcs	.+16     	; 0x21ee <__divsf3+0xf4>
    21de:	28 2b       	or	r18, r24
    21e0:	39 2b       	or	r19, r25
    21e2:	4a 2b       	or	r20, r26
    21e4:	5b 2b       	or	r21, r27
    21e6:	ea 18       	sub	r14, r10
    21e8:	fb 08       	sbc	r15, r11
    21ea:	0c 09       	sbc	r16, r12
    21ec:	1d 09       	sbc	r17, r13
    21ee:	b6 95       	lsr	r27
    21f0:	a7 95       	ror	r26
    21f2:	97 95       	ror	r25
    21f4:	87 95       	ror	r24
    21f6:	ee 0c       	add	r14, r14
    21f8:	ff 1c       	adc	r15, r15
    21fa:	00 1f       	adc	r16, r16
    21fc:	11 1f       	adc	r17, r17
    21fe:	6f 5f       	subi	r22, 0xFF	; 255
    2200:	7f 4f       	sbci	r23, 0xFF	; 255
    2202:	6f 31       	cpi	r22, 0x1F	; 31
    2204:	71 05       	cpc	r23, r1
    2206:	31 f7       	brne	.-52     	; 0x21d4 <__divsf3+0xda>
    2208:	da 01       	movw	r26, r20
    220a:	c9 01       	movw	r24, r18
    220c:	8f 77       	andi	r24, 0x7F	; 127
    220e:	90 70       	andi	r25, 0x00	; 0
    2210:	a0 70       	andi	r26, 0x00	; 0
    2212:	b0 70       	andi	r27, 0x00	; 0
    2214:	80 34       	cpi	r24, 0x40	; 64
    2216:	91 05       	cpc	r25, r1
    2218:	a1 05       	cpc	r26, r1
    221a:	b1 05       	cpc	r27, r1
    221c:	61 f4       	brne	.+24     	; 0x2236 <__divsf3+0x13c>
    221e:	27 fd       	sbrc	r18, 7
    2220:	0a c0       	rjmp	.+20     	; 0x2236 <__divsf3+0x13c>
    2222:	e1 14       	cp	r14, r1
    2224:	f1 04       	cpc	r15, r1
    2226:	01 05       	cpc	r16, r1
    2228:	11 05       	cpc	r17, r1
    222a:	29 f0       	breq	.+10     	; 0x2236 <__divsf3+0x13c>
    222c:	20 5c       	subi	r18, 0xC0	; 192
    222e:	3f 4f       	sbci	r19, 0xFF	; 255
    2230:	4f 4f       	sbci	r20, 0xFF	; 255
    2232:	5f 4f       	sbci	r21, 0xFF	; 255
    2234:	20 78       	andi	r18, 0x80	; 128
    2236:	2d 87       	std	Y+13, r18	; 0x0d
    2238:	3e 87       	std	Y+14, r19	; 0x0e
    223a:	4f 87       	std	Y+15, r20	; 0x0f
    223c:	58 8b       	std	Y+16, r21	; 0x10
    223e:	be 01       	movw	r22, r28
    2240:	67 5f       	subi	r22, 0xF7	; 247
    2242:	7f 4f       	sbci	r23, 0xFF	; 255
    2244:	cb 01       	movw	r24, r22
    2246:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__pack_f>
    224a:	68 96       	adiw	r28, 0x18	; 24
    224c:	ea e0       	ldi	r30, 0x0A	; 10
    224e:	0c 94 9c 1f 	jmp	0x3f38	; 0x3f38 <__epilogue_restores__+0x10>

00002252 <__gesf2>:
    2252:	a8 e1       	ldi	r26, 0x18	; 24
    2254:	b0 e0       	ldi	r27, 0x00	; 0
    2256:	ef e2       	ldi	r30, 0x2F	; 47
    2258:	f1 e1       	ldi	r31, 0x11	; 17
    225a:	0c 94 84 1f 	jmp	0x3f08	; 0x3f08 <__prologue_saves__+0x18>
    225e:	69 83       	std	Y+1, r22	; 0x01
    2260:	7a 83       	std	Y+2, r23	; 0x02
    2262:	8b 83       	std	Y+3, r24	; 0x03
    2264:	9c 83       	std	Y+4, r25	; 0x04
    2266:	2d 83       	std	Y+5, r18	; 0x05
    2268:	3e 83       	std	Y+6, r19	; 0x06
    226a:	4f 83       	std	Y+7, r20	; 0x07
    226c:	58 87       	std	Y+8, r21	; 0x08
    226e:	89 e0       	ldi	r24, 0x09	; 9
    2270:	e8 2e       	mov	r14, r24
    2272:	f1 2c       	mov	r15, r1
    2274:	ec 0e       	add	r14, r28
    2276:	fd 1e       	adc	r15, r29
    2278:	ce 01       	movw	r24, r28
    227a:	01 96       	adiw	r24, 0x01	; 1
    227c:	b7 01       	movw	r22, r14
    227e:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    2282:	8e 01       	movw	r16, r28
    2284:	0f 5e       	subi	r16, 0xEF	; 239
    2286:	1f 4f       	sbci	r17, 0xFF	; 255
    2288:	ce 01       	movw	r24, r28
    228a:	05 96       	adiw	r24, 0x05	; 5
    228c:	b8 01       	movw	r22, r16
    228e:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    2292:	89 85       	ldd	r24, Y+9	; 0x09
    2294:	82 30       	cpi	r24, 0x02	; 2
    2296:	40 f0       	brcs	.+16     	; 0x22a8 <__gesf2+0x56>
    2298:	89 89       	ldd	r24, Y+17	; 0x11
    229a:	82 30       	cpi	r24, 0x02	; 2
    229c:	28 f0       	brcs	.+10     	; 0x22a8 <__gesf2+0x56>
    229e:	c7 01       	movw	r24, r14
    22a0:	b8 01       	movw	r22, r16
    22a2:	0e 94 a7 13 	call	0x274e	; 0x274e <__fpcmp_parts_f>
    22a6:	01 c0       	rjmp	.+2      	; 0x22aa <__gesf2+0x58>
    22a8:	8f ef       	ldi	r24, 0xFF	; 255
    22aa:	68 96       	adiw	r28, 0x18	; 24
    22ac:	e6 e0       	ldi	r30, 0x06	; 6
    22ae:	0c 94 a0 1f 	jmp	0x3f40	; 0x3f40 <__epilogue_restores__+0x18>

000022b2 <__floatsisf>:
    22b2:	a8 e0       	ldi	r26, 0x08	; 8
    22b4:	b0 e0       	ldi	r27, 0x00	; 0
    22b6:	ef e5       	ldi	r30, 0x5F	; 95
    22b8:	f1 e1       	ldi	r31, 0x11	; 17
    22ba:	0c 94 81 1f 	jmp	0x3f02	; 0x3f02 <__prologue_saves__+0x12>
    22be:	9b 01       	movw	r18, r22
    22c0:	ac 01       	movw	r20, r24
    22c2:	83 e0       	ldi	r24, 0x03	; 3
    22c4:	89 83       	std	Y+1, r24	; 0x01
    22c6:	da 01       	movw	r26, r20
    22c8:	c9 01       	movw	r24, r18
    22ca:	88 27       	eor	r24, r24
    22cc:	b7 fd       	sbrc	r27, 7
    22ce:	83 95       	inc	r24
    22d0:	99 27       	eor	r25, r25
    22d2:	aa 27       	eor	r26, r26
    22d4:	bb 27       	eor	r27, r27
    22d6:	b8 2e       	mov	r11, r24
    22d8:	21 15       	cp	r18, r1
    22da:	31 05       	cpc	r19, r1
    22dc:	41 05       	cpc	r20, r1
    22de:	51 05       	cpc	r21, r1
    22e0:	19 f4       	brne	.+6      	; 0x22e8 <__floatsisf+0x36>
    22e2:	82 e0       	ldi	r24, 0x02	; 2
    22e4:	89 83       	std	Y+1, r24	; 0x01
    22e6:	3a c0       	rjmp	.+116    	; 0x235c <__floatsisf+0xaa>
    22e8:	88 23       	and	r24, r24
    22ea:	a9 f0       	breq	.+42     	; 0x2316 <__floatsisf+0x64>
    22ec:	20 30       	cpi	r18, 0x00	; 0
    22ee:	80 e0       	ldi	r24, 0x00	; 0
    22f0:	38 07       	cpc	r19, r24
    22f2:	80 e0       	ldi	r24, 0x00	; 0
    22f4:	48 07       	cpc	r20, r24
    22f6:	80 e8       	ldi	r24, 0x80	; 128
    22f8:	58 07       	cpc	r21, r24
    22fa:	29 f4       	brne	.+10     	; 0x2306 <__floatsisf+0x54>
    22fc:	60 e0       	ldi	r22, 0x00	; 0
    22fe:	70 e0       	ldi	r23, 0x00	; 0
    2300:	80 e0       	ldi	r24, 0x00	; 0
    2302:	9f ec       	ldi	r25, 0xCF	; 207
    2304:	30 c0       	rjmp	.+96     	; 0x2366 <__floatsisf+0xb4>
    2306:	ee 24       	eor	r14, r14
    2308:	ff 24       	eor	r15, r15
    230a:	87 01       	movw	r16, r14
    230c:	e2 1a       	sub	r14, r18
    230e:	f3 0a       	sbc	r15, r19
    2310:	04 0b       	sbc	r16, r20
    2312:	15 0b       	sbc	r17, r21
    2314:	02 c0       	rjmp	.+4      	; 0x231a <__floatsisf+0x68>
    2316:	79 01       	movw	r14, r18
    2318:	8a 01       	movw	r16, r20
    231a:	8e e1       	ldi	r24, 0x1E	; 30
    231c:	c8 2e       	mov	r12, r24
    231e:	d1 2c       	mov	r13, r1
    2320:	dc 82       	std	Y+4, r13	; 0x04
    2322:	cb 82       	std	Y+3, r12	; 0x03
    2324:	ed 82       	std	Y+5, r14	; 0x05
    2326:	fe 82       	std	Y+6, r15	; 0x06
    2328:	0f 83       	std	Y+7, r16	; 0x07
    232a:	18 87       	std	Y+8, r17	; 0x08
    232c:	c8 01       	movw	r24, r16
    232e:	b7 01       	movw	r22, r14
    2330:	0e 94 0b 12 	call	0x2416	; 0x2416 <__clzsi2>
    2334:	01 97       	sbiw	r24, 0x01	; 1
    2336:	18 16       	cp	r1, r24
    2338:	19 06       	cpc	r1, r25
    233a:	84 f4       	brge	.+32     	; 0x235c <__floatsisf+0xaa>
    233c:	08 2e       	mov	r0, r24
    233e:	04 c0       	rjmp	.+8      	; 0x2348 <__floatsisf+0x96>
    2340:	ee 0c       	add	r14, r14
    2342:	ff 1c       	adc	r15, r15
    2344:	00 1f       	adc	r16, r16
    2346:	11 1f       	adc	r17, r17
    2348:	0a 94       	dec	r0
    234a:	d2 f7       	brpl	.-12     	; 0x2340 <__floatsisf+0x8e>
    234c:	ed 82       	std	Y+5, r14	; 0x05
    234e:	fe 82       	std	Y+6, r15	; 0x06
    2350:	0f 83       	std	Y+7, r16	; 0x07
    2352:	18 87       	std	Y+8, r17	; 0x08
    2354:	c8 1a       	sub	r12, r24
    2356:	d9 0a       	sbc	r13, r25
    2358:	dc 82       	std	Y+4, r13	; 0x04
    235a:	cb 82       	std	Y+3, r12	; 0x03
    235c:	ba 82       	std	Y+2, r11	; 0x02
    235e:	ce 01       	movw	r24, r28
    2360:	01 96       	adiw	r24, 0x01	; 1
    2362:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__pack_f>
    2366:	28 96       	adiw	r28, 0x08	; 8
    2368:	e9 e0       	ldi	r30, 0x09	; 9
    236a:	0c 94 9d 1f 	jmp	0x3f3a	; 0x3f3a <__epilogue_restores__+0x12>

0000236e <__fixsfsi>:
    236e:	ac e0       	ldi	r26, 0x0C	; 12
    2370:	b0 e0       	ldi	r27, 0x00	; 0
    2372:	ed eb       	ldi	r30, 0xBD	; 189
    2374:	f1 e1       	ldi	r31, 0x11	; 17
    2376:	0c 94 88 1f 	jmp	0x3f10	; 0x3f10 <__prologue_saves__+0x20>
    237a:	69 83       	std	Y+1, r22	; 0x01
    237c:	7a 83       	std	Y+2, r23	; 0x02
    237e:	8b 83       	std	Y+3, r24	; 0x03
    2380:	9c 83       	std	Y+4, r25	; 0x04
    2382:	ce 01       	movw	r24, r28
    2384:	01 96       	adiw	r24, 0x01	; 1
    2386:	be 01       	movw	r22, r28
    2388:	6b 5f       	subi	r22, 0xFB	; 251
    238a:	7f 4f       	sbci	r23, 0xFF	; 255
    238c:	0e 94 2f 13 	call	0x265e	; 0x265e <__unpack_f>
    2390:	8d 81       	ldd	r24, Y+5	; 0x05
    2392:	82 30       	cpi	r24, 0x02	; 2
    2394:	61 f1       	breq	.+88     	; 0x23ee <__fixsfsi+0x80>
    2396:	82 30       	cpi	r24, 0x02	; 2
    2398:	50 f1       	brcs	.+84     	; 0x23ee <__fixsfsi+0x80>
    239a:	84 30       	cpi	r24, 0x04	; 4
    239c:	21 f4       	brne	.+8      	; 0x23a6 <__fixsfsi+0x38>
    239e:	8e 81       	ldd	r24, Y+6	; 0x06
    23a0:	88 23       	and	r24, r24
    23a2:	51 f1       	breq	.+84     	; 0x23f8 <__fixsfsi+0x8a>
    23a4:	2e c0       	rjmp	.+92     	; 0x2402 <__fixsfsi+0x94>
    23a6:	2f 81       	ldd	r18, Y+7	; 0x07
    23a8:	38 85       	ldd	r19, Y+8	; 0x08
    23aa:	37 fd       	sbrc	r19, 7
    23ac:	20 c0       	rjmp	.+64     	; 0x23ee <__fixsfsi+0x80>
    23ae:	6e 81       	ldd	r22, Y+6	; 0x06
    23b0:	2f 31       	cpi	r18, 0x1F	; 31
    23b2:	31 05       	cpc	r19, r1
    23b4:	1c f0       	brlt	.+6      	; 0x23bc <__fixsfsi+0x4e>
    23b6:	66 23       	and	r22, r22
    23b8:	f9 f0       	breq	.+62     	; 0x23f8 <__fixsfsi+0x8a>
    23ba:	23 c0       	rjmp	.+70     	; 0x2402 <__fixsfsi+0x94>
    23bc:	8e e1       	ldi	r24, 0x1E	; 30
    23be:	90 e0       	ldi	r25, 0x00	; 0
    23c0:	82 1b       	sub	r24, r18
    23c2:	93 0b       	sbc	r25, r19
    23c4:	29 85       	ldd	r18, Y+9	; 0x09
    23c6:	3a 85       	ldd	r19, Y+10	; 0x0a
    23c8:	4b 85       	ldd	r20, Y+11	; 0x0b
    23ca:	5c 85       	ldd	r21, Y+12	; 0x0c
    23cc:	04 c0       	rjmp	.+8      	; 0x23d6 <__fixsfsi+0x68>
    23ce:	56 95       	lsr	r21
    23d0:	47 95       	ror	r20
    23d2:	37 95       	ror	r19
    23d4:	27 95       	ror	r18
    23d6:	8a 95       	dec	r24
    23d8:	d2 f7       	brpl	.-12     	; 0x23ce <__fixsfsi+0x60>
    23da:	66 23       	and	r22, r22
    23dc:	b1 f0       	breq	.+44     	; 0x240a <__fixsfsi+0x9c>
    23de:	50 95       	com	r21
    23e0:	40 95       	com	r20
    23e2:	30 95       	com	r19
    23e4:	21 95       	neg	r18
    23e6:	3f 4f       	sbci	r19, 0xFF	; 255
    23e8:	4f 4f       	sbci	r20, 0xFF	; 255
    23ea:	5f 4f       	sbci	r21, 0xFF	; 255
    23ec:	0e c0       	rjmp	.+28     	; 0x240a <__fixsfsi+0x9c>
    23ee:	20 e0       	ldi	r18, 0x00	; 0
    23f0:	30 e0       	ldi	r19, 0x00	; 0
    23f2:	40 e0       	ldi	r20, 0x00	; 0
    23f4:	50 e0       	ldi	r21, 0x00	; 0
    23f6:	09 c0       	rjmp	.+18     	; 0x240a <__fixsfsi+0x9c>
    23f8:	2f ef       	ldi	r18, 0xFF	; 255
    23fa:	3f ef       	ldi	r19, 0xFF	; 255
    23fc:	4f ef       	ldi	r20, 0xFF	; 255
    23fe:	5f e7       	ldi	r21, 0x7F	; 127
    2400:	04 c0       	rjmp	.+8      	; 0x240a <__fixsfsi+0x9c>
    2402:	20 e0       	ldi	r18, 0x00	; 0
    2404:	30 e0       	ldi	r19, 0x00	; 0
    2406:	40 e0       	ldi	r20, 0x00	; 0
    2408:	50 e8       	ldi	r21, 0x80	; 128
    240a:	b9 01       	movw	r22, r18
    240c:	ca 01       	movw	r24, r20
    240e:	2c 96       	adiw	r28, 0x0c	; 12
    2410:	e2 e0       	ldi	r30, 0x02	; 2
    2412:	0c 94 a4 1f 	jmp	0x3f48	; 0x3f48 <__epilogue_restores__+0x20>

00002416 <__clzsi2>:
    2416:	ef 92       	push	r14
    2418:	ff 92       	push	r15
    241a:	0f 93       	push	r16
    241c:	1f 93       	push	r17
    241e:	7b 01       	movw	r14, r22
    2420:	8c 01       	movw	r16, r24
    2422:	80 e0       	ldi	r24, 0x00	; 0
    2424:	e8 16       	cp	r14, r24
    2426:	80 e0       	ldi	r24, 0x00	; 0
    2428:	f8 06       	cpc	r15, r24
    242a:	81 e0       	ldi	r24, 0x01	; 1
    242c:	08 07       	cpc	r16, r24
    242e:	80 e0       	ldi	r24, 0x00	; 0
    2430:	18 07       	cpc	r17, r24
    2432:	88 f4       	brcc	.+34     	; 0x2456 <__clzsi2+0x40>
    2434:	8f ef       	ldi	r24, 0xFF	; 255
    2436:	e8 16       	cp	r14, r24
    2438:	f1 04       	cpc	r15, r1
    243a:	01 05       	cpc	r16, r1
    243c:	11 05       	cpc	r17, r1
    243e:	31 f0       	breq	.+12     	; 0x244c <__clzsi2+0x36>
    2440:	28 f0       	brcs	.+10     	; 0x244c <__clzsi2+0x36>
    2442:	88 e0       	ldi	r24, 0x08	; 8
    2444:	90 e0       	ldi	r25, 0x00	; 0
    2446:	a0 e0       	ldi	r26, 0x00	; 0
    2448:	b0 e0       	ldi	r27, 0x00	; 0
    244a:	17 c0       	rjmp	.+46     	; 0x247a <__clzsi2+0x64>
    244c:	80 e0       	ldi	r24, 0x00	; 0
    244e:	90 e0       	ldi	r25, 0x00	; 0
    2450:	a0 e0       	ldi	r26, 0x00	; 0
    2452:	b0 e0       	ldi	r27, 0x00	; 0
    2454:	12 c0       	rjmp	.+36     	; 0x247a <__clzsi2+0x64>
    2456:	80 e0       	ldi	r24, 0x00	; 0
    2458:	e8 16       	cp	r14, r24
    245a:	80 e0       	ldi	r24, 0x00	; 0
    245c:	f8 06       	cpc	r15, r24
    245e:	80 e0       	ldi	r24, 0x00	; 0
    2460:	08 07       	cpc	r16, r24
    2462:	81 e0       	ldi	r24, 0x01	; 1
    2464:	18 07       	cpc	r17, r24
    2466:	28 f0       	brcs	.+10     	; 0x2472 <__clzsi2+0x5c>
    2468:	88 e1       	ldi	r24, 0x18	; 24
    246a:	90 e0       	ldi	r25, 0x00	; 0
    246c:	a0 e0       	ldi	r26, 0x00	; 0
    246e:	b0 e0       	ldi	r27, 0x00	; 0
    2470:	04 c0       	rjmp	.+8      	; 0x247a <__clzsi2+0x64>
    2472:	80 e1       	ldi	r24, 0x10	; 16
    2474:	90 e0       	ldi	r25, 0x00	; 0
    2476:	a0 e0       	ldi	r26, 0x00	; 0
    2478:	b0 e0       	ldi	r27, 0x00	; 0
    247a:	20 e2       	ldi	r18, 0x20	; 32
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	40 e0       	ldi	r20, 0x00	; 0
    2480:	50 e0       	ldi	r21, 0x00	; 0
    2482:	28 1b       	sub	r18, r24
    2484:	39 0b       	sbc	r19, r25
    2486:	4a 0b       	sbc	r20, r26
    2488:	5b 0b       	sbc	r21, r27
    248a:	04 c0       	rjmp	.+8      	; 0x2494 <__clzsi2+0x7e>
    248c:	16 95       	lsr	r17
    248e:	07 95       	ror	r16
    2490:	f7 94       	ror	r15
    2492:	e7 94       	ror	r14
    2494:	8a 95       	dec	r24
    2496:	d2 f7       	brpl	.-12     	; 0x248c <__clzsi2+0x76>
    2498:	f7 01       	movw	r30, r14
    249a:	ee 54       	subi	r30, 0x4E	; 78
    249c:	ff 4f       	sbci	r31, 0xFF	; 255
    249e:	80 81       	ld	r24, Z
    24a0:	28 1b       	sub	r18, r24
    24a2:	31 09       	sbc	r19, r1
    24a4:	41 09       	sbc	r20, r1
    24a6:	51 09       	sbc	r21, r1
    24a8:	c9 01       	movw	r24, r18
    24aa:	1f 91       	pop	r17
    24ac:	0f 91       	pop	r16
    24ae:	ff 90       	pop	r15
    24b0:	ef 90       	pop	r14
    24b2:	08 95       	ret

000024b4 <__pack_f>:
    24b4:	df 92       	push	r13
    24b6:	ef 92       	push	r14
    24b8:	ff 92       	push	r15
    24ba:	0f 93       	push	r16
    24bc:	1f 93       	push	r17
    24be:	fc 01       	movw	r30, r24
    24c0:	e4 80       	ldd	r14, Z+4	; 0x04
    24c2:	f5 80       	ldd	r15, Z+5	; 0x05
    24c4:	06 81       	ldd	r16, Z+6	; 0x06
    24c6:	17 81       	ldd	r17, Z+7	; 0x07
    24c8:	d1 80       	ldd	r13, Z+1	; 0x01
    24ca:	80 81       	ld	r24, Z
    24cc:	82 30       	cpi	r24, 0x02	; 2
    24ce:	48 f4       	brcc	.+18     	; 0x24e2 <__pack_f+0x2e>
    24d0:	80 e0       	ldi	r24, 0x00	; 0
    24d2:	90 e0       	ldi	r25, 0x00	; 0
    24d4:	a0 e1       	ldi	r26, 0x10	; 16
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	e8 2a       	or	r14, r24
    24da:	f9 2a       	or	r15, r25
    24dc:	0a 2b       	or	r16, r26
    24de:	1b 2b       	or	r17, r27
    24e0:	a5 c0       	rjmp	.+330    	; 0x262c <__pack_f+0x178>
    24e2:	84 30       	cpi	r24, 0x04	; 4
    24e4:	09 f4       	brne	.+2      	; 0x24e8 <__pack_f+0x34>
    24e6:	9f c0       	rjmp	.+318    	; 0x2626 <__pack_f+0x172>
    24e8:	82 30       	cpi	r24, 0x02	; 2
    24ea:	21 f4       	brne	.+8      	; 0x24f4 <__pack_f+0x40>
    24ec:	ee 24       	eor	r14, r14
    24ee:	ff 24       	eor	r15, r15
    24f0:	87 01       	movw	r16, r14
    24f2:	05 c0       	rjmp	.+10     	; 0x24fe <__pack_f+0x4a>
    24f4:	e1 14       	cp	r14, r1
    24f6:	f1 04       	cpc	r15, r1
    24f8:	01 05       	cpc	r16, r1
    24fa:	11 05       	cpc	r17, r1
    24fc:	19 f4       	brne	.+6      	; 0x2504 <__pack_f+0x50>
    24fe:	e0 e0       	ldi	r30, 0x00	; 0
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	96 c0       	rjmp	.+300    	; 0x2630 <__pack_f+0x17c>
    2504:	62 81       	ldd	r22, Z+2	; 0x02
    2506:	73 81       	ldd	r23, Z+3	; 0x03
    2508:	9f ef       	ldi	r25, 0xFF	; 255
    250a:	62 38       	cpi	r22, 0x82	; 130
    250c:	79 07       	cpc	r23, r25
    250e:	0c f0       	brlt	.+2      	; 0x2512 <__pack_f+0x5e>
    2510:	5b c0       	rjmp	.+182    	; 0x25c8 <__pack_f+0x114>
    2512:	22 e8       	ldi	r18, 0x82	; 130
    2514:	3f ef       	ldi	r19, 0xFF	; 255
    2516:	26 1b       	sub	r18, r22
    2518:	37 0b       	sbc	r19, r23
    251a:	2a 31       	cpi	r18, 0x1A	; 26
    251c:	31 05       	cpc	r19, r1
    251e:	2c f0       	brlt	.+10     	; 0x252a <__pack_f+0x76>
    2520:	20 e0       	ldi	r18, 0x00	; 0
    2522:	30 e0       	ldi	r19, 0x00	; 0
    2524:	40 e0       	ldi	r20, 0x00	; 0
    2526:	50 e0       	ldi	r21, 0x00	; 0
    2528:	2a c0       	rjmp	.+84     	; 0x257e <__pack_f+0xca>
    252a:	b8 01       	movw	r22, r16
    252c:	a7 01       	movw	r20, r14
    252e:	02 2e       	mov	r0, r18
    2530:	04 c0       	rjmp	.+8      	; 0x253a <__pack_f+0x86>
    2532:	76 95       	lsr	r23
    2534:	67 95       	ror	r22
    2536:	57 95       	ror	r21
    2538:	47 95       	ror	r20
    253a:	0a 94       	dec	r0
    253c:	d2 f7       	brpl	.-12     	; 0x2532 <__pack_f+0x7e>
    253e:	81 e0       	ldi	r24, 0x01	; 1
    2540:	90 e0       	ldi	r25, 0x00	; 0
    2542:	a0 e0       	ldi	r26, 0x00	; 0
    2544:	b0 e0       	ldi	r27, 0x00	; 0
    2546:	04 c0       	rjmp	.+8      	; 0x2550 <__pack_f+0x9c>
    2548:	88 0f       	add	r24, r24
    254a:	99 1f       	adc	r25, r25
    254c:	aa 1f       	adc	r26, r26
    254e:	bb 1f       	adc	r27, r27
    2550:	2a 95       	dec	r18
    2552:	d2 f7       	brpl	.-12     	; 0x2548 <__pack_f+0x94>
    2554:	01 97       	sbiw	r24, 0x01	; 1
    2556:	a1 09       	sbc	r26, r1
    2558:	b1 09       	sbc	r27, r1
    255a:	8e 21       	and	r24, r14
    255c:	9f 21       	and	r25, r15
    255e:	a0 23       	and	r26, r16
    2560:	b1 23       	and	r27, r17
    2562:	00 97       	sbiw	r24, 0x00	; 0
    2564:	a1 05       	cpc	r26, r1
    2566:	b1 05       	cpc	r27, r1
    2568:	21 f0       	breq	.+8      	; 0x2572 <__pack_f+0xbe>
    256a:	81 e0       	ldi	r24, 0x01	; 1
    256c:	90 e0       	ldi	r25, 0x00	; 0
    256e:	a0 e0       	ldi	r26, 0x00	; 0
    2570:	b0 e0       	ldi	r27, 0x00	; 0
    2572:	9a 01       	movw	r18, r20
    2574:	ab 01       	movw	r20, r22
    2576:	28 2b       	or	r18, r24
    2578:	39 2b       	or	r19, r25
    257a:	4a 2b       	or	r20, r26
    257c:	5b 2b       	or	r21, r27
    257e:	da 01       	movw	r26, r20
    2580:	c9 01       	movw	r24, r18
    2582:	8f 77       	andi	r24, 0x7F	; 127
    2584:	90 70       	andi	r25, 0x00	; 0
    2586:	a0 70       	andi	r26, 0x00	; 0
    2588:	b0 70       	andi	r27, 0x00	; 0
    258a:	80 34       	cpi	r24, 0x40	; 64
    258c:	91 05       	cpc	r25, r1
    258e:	a1 05       	cpc	r26, r1
    2590:	b1 05       	cpc	r27, r1
    2592:	39 f4       	brne	.+14     	; 0x25a2 <__pack_f+0xee>
    2594:	27 ff       	sbrs	r18, 7
    2596:	09 c0       	rjmp	.+18     	; 0x25aa <__pack_f+0xf6>
    2598:	20 5c       	subi	r18, 0xC0	; 192
    259a:	3f 4f       	sbci	r19, 0xFF	; 255
    259c:	4f 4f       	sbci	r20, 0xFF	; 255
    259e:	5f 4f       	sbci	r21, 0xFF	; 255
    25a0:	04 c0       	rjmp	.+8      	; 0x25aa <__pack_f+0xf6>
    25a2:	21 5c       	subi	r18, 0xC1	; 193
    25a4:	3f 4f       	sbci	r19, 0xFF	; 255
    25a6:	4f 4f       	sbci	r20, 0xFF	; 255
    25a8:	5f 4f       	sbci	r21, 0xFF	; 255
    25aa:	e0 e0       	ldi	r30, 0x00	; 0
    25ac:	f0 e0       	ldi	r31, 0x00	; 0
    25ae:	20 30       	cpi	r18, 0x00	; 0
    25b0:	a0 e0       	ldi	r26, 0x00	; 0
    25b2:	3a 07       	cpc	r19, r26
    25b4:	a0 e0       	ldi	r26, 0x00	; 0
    25b6:	4a 07       	cpc	r20, r26
    25b8:	a0 e4       	ldi	r26, 0x40	; 64
    25ba:	5a 07       	cpc	r21, r26
    25bc:	10 f0       	brcs	.+4      	; 0x25c2 <__pack_f+0x10e>
    25be:	e1 e0       	ldi	r30, 0x01	; 1
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	79 01       	movw	r14, r18
    25c4:	8a 01       	movw	r16, r20
    25c6:	27 c0       	rjmp	.+78     	; 0x2616 <__pack_f+0x162>
    25c8:	60 38       	cpi	r22, 0x80	; 128
    25ca:	71 05       	cpc	r23, r1
    25cc:	64 f5       	brge	.+88     	; 0x2626 <__pack_f+0x172>
    25ce:	fb 01       	movw	r30, r22
    25d0:	e1 58       	subi	r30, 0x81	; 129
    25d2:	ff 4f       	sbci	r31, 0xFF	; 255
    25d4:	d8 01       	movw	r26, r16
    25d6:	c7 01       	movw	r24, r14
    25d8:	8f 77       	andi	r24, 0x7F	; 127
    25da:	90 70       	andi	r25, 0x00	; 0
    25dc:	a0 70       	andi	r26, 0x00	; 0
    25de:	b0 70       	andi	r27, 0x00	; 0
    25e0:	80 34       	cpi	r24, 0x40	; 64
    25e2:	91 05       	cpc	r25, r1
    25e4:	a1 05       	cpc	r26, r1
    25e6:	b1 05       	cpc	r27, r1
    25e8:	39 f4       	brne	.+14     	; 0x25f8 <__pack_f+0x144>
    25ea:	e7 fe       	sbrs	r14, 7
    25ec:	0d c0       	rjmp	.+26     	; 0x2608 <__pack_f+0x154>
    25ee:	80 e4       	ldi	r24, 0x40	; 64
    25f0:	90 e0       	ldi	r25, 0x00	; 0
    25f2:	a0 e0       	ldi	r26, 0x00	; 0
    25f4:	b0 e0       	ldi	r27, 0x00	; 0
    25f6:	04 c0       	rjmp	.+8      	; 0x2600 <__pack_f+0x14c>
    25f8:	8f e3       	ldi	r24, 0x3F	; 63
    25fa:	90 e0       	ldi	r25, 0x00	; 0
    25fc:	a0 e0       	ldi	r26, 0x00	; 0
    25fe:	b0 e0       	ldi	r27, 0x00	; 0
    2600:	e8 0e       	add	r14, r24
    2602:	f9 1e       	adc	r15, r25
    2604:	0a 1f       	adc	r16, r26
    2606:	1b 1f       	adc	r17, r27
    2608:	17 ff       	sbrs	r17, 7
    260a:	05 c0       	rjmp	.+10     	; 0x2616 <__pack_f+0x162>
    260c:	16 95       	lsr	r17
    260e:	07 95       	ror	r16
    2610:	f7 94       	ror	r15
    2612:	e7 94       	ror	r14
    2614:	31 96       	adiw	r30, 0x01	; 1
    2616:	87 e0       	ldi	r24, 0x07	; 7
    2618:	16 95       	lsr	r17
    261a:	07 95       	ror	r16
    261c:	f7 94       	ror	r15
    261e:	e7 94       	ror	r14
    2620:	8a 95       	dec	r24
    2622:	d1 f7       	brne	.-12     	; 0x2618 <__pack_f+0x164>
    2624:	05 c0       	rjmp	.+10     	; 0x2630 <__pack_f+0x17c>
    2626:	ee 24       	eor	r14, r14
    2628:	ff 24       	eor	r15, r15
    262a:	87 01       	movw	r16, r14
    262c:	ef ef       	ldi	r30, 0xFF	; 255
    262e:	f0 e0       	ldi	r31, 0x00	; 0
    2630:	6e 2f       	mov	r22, r30
    2632:	67 95       	ror	r22
    2634:	66 27       	eor	r22, r22
    2636:	67 95       	ror	r22
    2638:	90 2f       	mov	r25, r16
    263a:	9f 77       	andi	r25, 0x7F	; 127
    263c:	d7 94       	ror	r13
    263e:	dd 24       	eor	r13, r13
    2640:	d7 94       	ror	r13
    2642:	8e 2f       	mov	r24, r30
    2644:	86 95       	lsr	r24
    2646:	49 2f       	mov	r20, r25
    2648:	46 2b       	or	r20, r22
    264a:	58 2f       	mov	r21, r24
    264c:	5d 29       	or	r21, r13
    264e:	b7 01       	movw	r22, r14
    2650:	ca 01       	movw	r24, r20
    2652:	1f 91       	pop	r17
    2654:	0f 91       	pop	r16
    2656:	ff 90       	pop	r15
    2658:	ef 90       	pop	r14
    265a:	df 90       	pop	r13
    265c:	08 95       	ret

0000265e <__unpack_f>:
    265e:	fc 01       	movw	r30, r24
    2660:	db 01       	movw	r26, r22
    2662:	40 81       	ld	r20, Z
    2664:	51 81       	ldd	r21, Z+1	; 0x01
    2666:	22 81       	ldd	r18, Z+2	; 0x02
    2668:	62 2f       	mov	r22, r18
    266a:	6f 77       	andi	r22, 0x7F	; 127
    266c:	70 e0       	ldi	r23, 0x00	; 0
    266e:	22 1f       	adc	r18, r18
    2670:	22 27       	eor	r18, r18
    2672:	22 1f       	adc	r18, r18
    2674:	93 81       	ldd	r25, Z+3	; 0x03
    2676:	89 2f       	mov	r24, r25
    2678:	88 0f       	add	r24, r24
    267a:	82 2b       	or	r24, r18
    267c:	28 2f       	mov	r18, r24
    267e:	30 e0       	ldi	r19, 0x00	; 0
    2680:	99 1f       	adc	r25, r25
    2682:	99 27       	eor	r25, r25
    2684:	99 1f       	adc	r25, r25
    2686:	11 96       	adiw	r26, 0x01	; 1
    2688:	9c 93       	st	X, r25
    268a:	11 97       	sbiw	r26, 0x01	; 1
    268c:	21 15       	cp	r18, r1
    268e:	31 05       	cpc	r19, r1
    2690:	a9 f5       	brne	.+106    	; 0x26fc <__unpack_f+0x9e>
    2692:	41 15       	cp	r20, r1
    2694:	51 05       	cpc	r21, r1
    2696:	61 05       	cpc	r22, r1
    2698:	71 05       	cpc	r23, r1
    269a:	11 f4       	brne	.+4      	; 0x26a0 <__unpack_f+0x42>
    269c:	82 e0       	ldi	r24, 0x02	; 2
    269e:	37 c0       	rjmp	.+110    	; 0x270e <__unpack_f+0xb0>
    26a0:	82 e8       	ldi	r24, 0x82	; 130
    26a2:	9f ef       	ldi	r25, 0xFF	; 255
    26a4:	13 96       	adiw	r26, 0x03	; 3
    26a6:	9c 93       	st	X, r25
    26a8:	8e 93       	st	-X, r24
    26aa:	12 97       	sbiw	r26, 0x02	; 2
    26ac:	9a 01       	movw	r18, r20
    26ae:	ab 01       	movw	r20, r22
    26b0:	67 e0       	ldi	r22, 0x07	; 7
    26b2:	22 0f       	add	r18, r18
    26b4:	33 1f       	adc	r19, r19
    26b6:	44 1f       	adc	r20, r20
    26b8:	55 1f       	adc	r21, r21
    26ba:	6a 95       	dec	r22
    26bc:	d1 f7       	brne	.-12     	; 0x26b2 <__unpack_f+0x54>
    26be:	83 e0       	ldi	r24, 0x03	; 3
    26c0:	8c 93       	st	X, r24
    26c2:	0d c0       	rjmp	.+26     	; 0x26de <__unpack_f+0x80>
    26c4:	22 0f       	add	r18, r18
    26c6:	33 1f       	adc	r19, r19
    26c8:	44 1f       	adc	r20, r20
    26ca:	55 1f       	adc	r21, r21
    26cc:	12 96       	adiw	r26, 0x02	; 2
    26ce:	8d 91       	ld	r24, X+
    26d0:	9c 91       	ld	r25, X
    26d2:	13 97       	sbiw	r26, 0x03	; 3
    26d4:	01 97       	sbiw	r24, 0x01	; 1
    26d6:	13 96       	adiw	r26, 0x03	; 3
    26d8:	9c 93       	st	X, r25
    26da:	8e 93       	st	-X, r24
    26dc:	12 97       	sbiw	r26, 0x02	; 2
    26de:	20 30       	cpi	r18, 0x00	; 0
    26e0:	80 e0       	ldi	r24, 0x00	; 0
    26e2:	38 07       	cpc	r19, r24
    26e4:	80 e0       	ldi	r24, 0x00	; 0
    26e6:	48 07       	cpc	r20, r24
    26e8:	80 e4       	ldi	r24, 0x40	; 64
    26ea:	58 07       	cpc	r21, r24
    26ec:	58 f3       	brcs	.-42     	; 0x26c4 <__unpack_f+0x66>
    26ee:	14 96       	adiw	r26, 0x04	; 4
    26f0:	2d 93       	st	X+, r18
    26f2:	3d 93       	st	X+, r19
    26f4:	4d 93       	st	X+, r20
    26f6:	5c 93       	st	X, r21
    26f8:	17 97       	sbiw	r26, 0x07	; 7
    26fa:	08 95       	ret
    26fc:	2f 3f       	cpi	r18, 0xFF	; 255
    26fe:	31 05       	cpc	r19, r1
    2700:	79 f4       	brne	.+30     	; 0x2720 <__unpack_f+0xc2>
    2702:	41 15       	cp	r20, r1
    2704:	51 05       	cpc	r21, r1
    2706:	61 05       	cpc	r22, r1
    2708:	71 05       	cpc	r23, r1
    270a:	19 f4       	brne	.+6      	; 0x2712 <__unpack_f+0xb4>
    270c:	84 e0       	ldi	r24, 0x04	; 4
    270e:	8c 93       	st	X, r24
    2710:	08 95       	ret
    2712:	64 ff       	sbrs	r22, 4
    2714:	03 c0       	rjmp	.+6      	; 0x271c <__unpack_f+0xbe>
    2716:	81 e0       	ldi	r24, 0x01	; 1
    2718:	8c 93       	st	X, r24
    271a:	12 c0       	rjmp	.+36     	; 0x2740 <__unpack_f+0xe2>
    271c:	1c 92       	st	X, r1
    271e:	10 c0       	rjmp	.+32     	; 0x2740 <__unpack_f+0xe2>
    2720:	2f 57       	subi	r18, 0x7F	; 127
    2722:	30 40       	sbci	r19, 0x00	; 0
    2724:	13 96       	adiw	r26, 0x03	; 3
    2726:	3c 93       	st	X, r19
    2728:	2e 93       	st	-X, r18
    272a:	12 97       	sbiw	r26, 0x02	; 2
    272c:	83 e0       	ldi	r24, 0x03	; 3
    272e:	8c 93       	st	X, r24
    2730:	87 e0       	ldi	r24, 0x07	; 7
    2732:	44 0f       	add	r20, r20
    2734:	55 1f       	adc	r21, r21
    2736:	66 1f       	adc	r22, r22
    2738:	77 1f       	adc	r23, r23
    273a:	8a 95       	dec	r24
    273c:	d1 f7       	brne	.-12     	; 0x2732 <__unpack_f+0xd4>
    273e:	70 64       	ori	r23, 0x40	; 64
    2740:	14 96       	adiw	r26, 0x04	; 4
    2742:	4d 93       	st	X+, r20
    2744:	5d 93       	st	X+, r21
    2746:	6d 93       	st	X+, r22
    2748:	7c 93       	st	X, r23
    274a:	17 97       	sbiw	r26, 0x07	; 7
    274c:	08 95       	ret

0000274e <__fpcmp_parts_f>:
    274e:	1f 93       	push	r17
    2750:	dc 01       	movw	r26, r24
    2752:	fb 01       	movw	r30, r22
    2754:	9c 91       	ld	r25, X
    2756:	92 30       	cpi	r25, 0x02	; 2
    2758:	08 f4       	brcc	.+2      	; 0x275c <__fpcmp_parts_f+0xe>
    275a:	47 c0       	rjmp	.+142    	; 0x27ea <__fpcmp_parts_f+0x9c>
    275c:	80 81       	ld	r24, Z
    275e:	82 30       	cpi	r24, 0x02	; 2
    2760:	08 f4       	brcc	.+2      	; 0x2764 <__fpcmp_parts_f+0x16>
    2762:	43 c0       	rjmp	.+134    	; 0x27ea <__fpcmp_parts_f+0x9c>
    2764:	94 30       	cpi	r25, 0x04	; 4
    2766:	51 f4       	brne	.+20     	; 0x277c <__fpcmp_parts_f+0x2e>
    2768:	11 96       	adiw	r26, 0x01	; 1
    276a:	1c 91       	ld	r17, X
    276c:	84 30       	cpi	r24, 0x04	; 4
    276e:	99 f5       	brne	.+102    	; 0x27d6 <__fpcmp_parts_f+0x88>
    2770:	81 81       	ldd	r24, Z+1	; 0x01
    2772:	68 2f       	mov	r22, r24
    2774:	70 e0       	ldi	r23, 0x00	; 0
    2776:	61 1b       	sub	r22, r17
    2778:	71 09       	sbc	r23, r1
    277a:	3f c0       	rjmp	.+126    	; 0x27fa <__fpcmp_parts_f+0xac>
    277c:	84 30       	cpi	r24, 0x04	; 4
    277e:	21 f0       	breq	.+8      	; 0x2788 <__fpcmp_parts_f+0x3a>
    2780:	92 30       	cpi	r25, 0x02	; 2
    2782:	31 f4       	brne	.+12     	; 0x2790 <__fpcmp_parts_f+0x42>
    2784:	82 30       	cpi	r24, 0x02	; 2
    2786:	b9 f1       	breq	.+110    	; 0x27f6 <__fpcmp_parts_f+0xa8>
    2788:	81 81       	ldd	r24, Z+1	; 0x01
    278a:	88 23       	and	r24, r24
    278c:	89 f1       	breq	.+98     	; 0x27f0 <__fpcmp_parts_f+0xa2>
    278e:	2d c0       	rjmp	.+90     	; 0x27ea <__fpcmp_parts_f+0x9c>
    2790:	11 96       	adiw	r26, 0x01	; 1
    2792:	1c 91       	ld	r17, X
    2794:	11 97       	sbiw	r26, 0x01	; 1
    2796:	82 30       	cpi	r24, 0x02	; 2
    2798:	f1 f0       	breq	.+60     	; 0x27d6 <__fpcmp_parts_f+0x88>
    279a:	81 81       	ldd	r24, Z+1	; 0x01
    279c:	18 17       	cp	r17, r24
    279e:	d9 f4       	brne	.+54     	; 0x27d6 <__fpcmp_parts_f+0x88>
    27a0:	12 96       	adiw	r26, 0x02	; 2
    27a2:	2d 91       	ld	r18, X+
    27a4:	3c 91       	ld	r19, X
    27a6:	13 97       	sbiw	r26, 0x03	; 3
    27a8:	82 81       	ldd	r24, Z+2	; 0x02
    27aa:	93 81       	ldd	r25, Z+3	; 0x03
    27ac:	82 17       	cp	r24, r18
    27ae:	93 07       	cpc	r25, r19
    27b0:	94 f0       	brlt	.+36     	; 0x27d6 <__fpcmp_parts_f+0x88>
    27b2:	28 17       	cp	r18, r24
    27b4:	39 07       	cpc	r19, r25
    27b6:	bc f0       	brlt	.+46     	; 0x27e6 <__fpcmp_parts_f+0x98>
    27b8:	14 96       	adiw	r26, 0x04	; 4
    27ba:	8d 91       	ld	r24, X+
    27bc:	9d 91       	ld	r25, X+
    27be:	0d 90       	ld	r0, X+
    27c0:	bc 91       	ld	r27, X
    27c2:	a0 2d       	mov	r26, r0
    27c4:	24 81       	ldd	r18, Z+4	; 0x04
    27c6:	35 81       	ldd	r19, Z+5	; 0x05
    27c8:	46 81       	ldd	r20, Z+6	; 0x06
    27ca:	57 81       	ldd	r21, Z+7	; 0x07
    27cc:	28 17       	cp	r18, r24
    27ce:	39 07       	cpc	r19, r25
    27d0:	4a 07       	cpc	r20, r26
    27d2:	5b 07       	cpc	r21, r27
    27d4:	18 f4       	brcc	.+6      	; 0x27dc <__fpcmp_parts_f+0x8e>
    27d6:	11 23       	and	r17, r17
    27d8:	41 f0       	breq	.+16     	; 0x27ea <__fpcmp_parts_f+0x9c>
    27da:	0a c0       	rjmp	.+20     	; 0x27f0 <__fpcmp_parts_f+0xa2>
    27dc:	82 17       	cp	r24, r18
    27de:	93 07       	cpc	r25, r19
    27e0:	a4 07       	cpc	r26, r20
    27e2:	b5 07       	cpc	r27, r21
    27e4:	40 f4       	brcc	.+16     	; 0x27f6 <__fpcmp_parts_f+0xa8>
    27e6:	11 23       	and	r17, r17
    27e8:	19 f0       	breq	.+6      	; 0x27f0 <__fpcmp_parts_f+0xa2>
    27ea:	61 e0       	ldi	r22, 0x01	; 1
    27ec:	70 e0       	ldi	r23, 0x00	; 0
    27ee:	05 c0       	rjmp	.+10     	; 0x27fa <__fpcmp_parts_f+0xac>
    27f0:	6f ef       	ldi	r22, 0xFF	; 255
    27f2:	7f ef       	ldi	r23, 0xFF	; 255
    27f4:	02 c0       	rjmp	.+4      	; 0x27fa <__fpcmp_parts_f+0xac>
    27f6:	60 e0       	ldi	r22, 0x00	; 0
    27f8:	70 e0       	ldi	r23, 0x00	; 0
    27fa:	cb 01       	movw	r24, r22
    27fc:	1f 91       	pop	r17
    27fe:	08 95       	ret

00002800 <ADC_Init>:

#elif	ADC_VREF == AVCC
	SET_BIT(ADMUX, REFS0);
	CLR_BIT(ADMUX, REFS1);
#elif	ADC_VREF == INTERNAL_2_56
	SET_BIT(ADMUX,REFS0);
    2800:	3e 9a       	sbi	0x07, 6	; 7
	SET_BIT(ADMUX,REFS1);
    2802:	3f 9a       	sbi	0x07, 7	; 7
#endif

	/*Set Left Adjust Result*/
#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
	CLR_BIT(ADMUX, ADLAR);
    2804:	3d 98       	cbi	0x07, 5	; 7
	SET_BIT(ADMUX,ADLAR);
#endif

	/*Set Trigger source */
#if	ADC_TRIGGERING_SOURCE ==  ADC_SINGLE_CONVERSION
	CLR_BIT(ADCSRA, ADATE);
    2806:	35 98       	cbi	0x06, 5	; 6
	SFIOR&=ADC_Auto_MASK;
	SFIOR|=ADC_TRIGGERING_MODE;
#endif

	/*Set Prescaler Value*/
	ADCSRA &= ADC_PRE_MASK;
    2808:	86 b1       	in	r24, 0x06	; 6
    280a:	88 7f       	andi	r24, 0xF8	; 248
    280c:	86 b9       	out	0x06, r24	; 6
	ADCSRA |= ADC_PRESCALLER;
    280e:	86 b1       	in	r24, 0x06	; 6
    2810:	83 60       	ori	r24, 0x03	; 3
    2812:	86 b9       	out	0x06, r24	; 6

	CLR_BIT(ADCSRA, ADEN);
    2814:	37 98       	cbi	0x06, 7	; 6
	CLR_BIT(ADCSRA, ADIE);
    2816:	33 98       	cbi	0x06, 3	; 6

}
    2818:	08 95       	ret

0000281a <ADC_Enable>:
void ADC_Enable(void) {
	SET_BIT(ADCSRA, ADEN);
    281a:	37 9a       	sbi	0x06, 7	; 6
}
    281c:	08 95       	ret

0000281e <ADC_Disable>:
void ADC_Disable(void) {
	CLR_BIT(ADCSRA, ADEN);
    281e:	37 98       	cbi	0x06, 7	; 6
}
    2820:	08 95       	ret

00002822 <ADC_InterruptEnable>:
void ADC_InterruptEnable(void) {
	SET_BIT(ADCSRA, ADIE);
    2822:	33 9a       	sbi	0x06, 3	; 6
}
    2824:	08 95       	ret

00002826 <ADC_InterruptDisable>:
void ADC_InterruptDisable(void) {
	CLR_BIT(ADCSRA, ADIE);
    2826:	33 98       	cbi	0x06, 3	; 6
}
    2828:	08 95       	ret

0000282a <ADC_GetResultSingle>:
void ADC_GetResultSingle(u8 Copy_Channel, u16* Copy_Result) {
    282a:	98 2f       	mov	r25, r24
    282c:	fb 01       	movw	r30, r22
	u32 Local_TimeoutCounter = 0;
	if (Copy_Result != NULL) {
    282e:	61 15       	cp	r22, r1
    2830:	71 05       	cpc	r23, r1
    2832:	01 f1       	breq	.+64     	; 0x2874 <ADC_GetResultSingle+0x4a>

		/*Set required channel*/
		ADMUX &= ADC_CH_MASK;
    2834:	87 b1       	in	r24, 0x07	; 7
    2836:	80 7e       	andi	r24, 0xE0	; 224
    2838:	87 b9       	out	0x07, r24	; 7
		ADMUX |= Copy_Channel;
    283a:	87 b1       	in	r24, 0x07	; 7
    283c:	89 2b       	or	r24, r25
    283e:	87 b9       	out	0x07, r24	; 7

		/*Start Conversion*/
		SET_BIT(ADCSRA, ADSC);
    2840:	36 9a       	sbi	0x06, 6	; 6

		/*Waiting until the conversion is complete*/
		while (((RED_BIT(ADCSRA, ADIF)) == 0) && (Local_TimeoutCounter < ADC_TIMEOUT))
    2842:	34 99       	sbic	0x06, 4	; 6
    2844:	18 c0       	rjmp	.+48     	; 0x2876 <ADC_GetResultSingle+0x4c>
    2846:	80 e0       	ldi	r24, 0x00	; 0
    2848:	90 e0       	ldi	r25, 0x00	; 0
    284a:	a0 e0       	ldi	r26, 0x00	; 0
    284c:	b0 e0       	ldi	r27, 0x00	; 0
    284e:	08 c0       	rjmp	.+16     	; 0x2860 <ADC_GetResultSingle+0x36>
    2850:	80 35       	cpi	r24, 0x50	; 80
    2852:	23 ec       	ldi	r18, 0xC3	; 195
    2854:	92 07       	cpc	r25, r18
    2856:	20 e0       	ldi	r18, 0x00	; 0
    2858:	a2 07       	cpc	r26, r18
    285a:	20 e0       	ldi	r18, 0x00	; 0
    285c:	b2 07       	cpc	r27, r18
    285e:	59 f0       	breq	.+22     	; 0x2876 <ADC_GetResultSingle+0x4c>
		{
			Local_TimeoutCounter++;
    2860:	01 96       	adiw	r24, 0x01	; 1
    2862:	a1 1d       	adc	r26, r1
    2864:	b1 1d       	adc	r27, r1

		/*Start Conversion*/
		SET_BIT(ADCSRA, ADSC);

		/*Waiting until the conversion is complete*/
		while (((RED_BIT(ADCSRA, ADIF)) == 0) && (Local_TimeoutCounter < ADC_TIMEOUT))
    2866:	34 9b       	sbis	0x06, 4	; 6
    2868:	f3 cf       	rjmp	.-26     	; 0x2850 <ADC_GetResultSingle+0x26>
		{
			Local_TimeoutCounter++;
		}
		if (Local_TimeoutCounter <= ADC_TIMEOUT) {
    286a:	81 55       	subi	r24, 0x51	; 81
    286c:	93 4c       	sbci	r25, 0xC3	; 195
    286e:	a0 40       	sbci	r26, 0x00	; 0
    2870:	b0 40       	sbci	r27, 0x00	; 0
    2872:	08 f0       	brcs	.+2      	; 0x2876 <ADC_GetResultSingle+0x4c>
    2874:	08 95       	ret
			/*Clear the interrupt flag*/
			SET_BIT(ADCSRA, ADIF);
    2876:	34 9a       	sbi	0x06, 4	; 6
			/*Return Conversion Result*/
		#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
			*Copy_Result = (ADCL | (ADCH << 8));
    2878:	84 b1       	in	r24, 0x04	; 4
    287a:	45 b1       	in	r20, 0x05	; 5
    287c:	34 2f       	mov	r19, r20
    287e:	20 e0       	ldi	r18, 0x00	; 0
    2880:	90 e0       	ldi	r25, 0x00	; 0
    2882:	28 2b       	or	r18, r24
    2884:	39 2b       	or	r19, r25
    2886:	31 83       	std	Z+1, r19	; 0x01
    2888:	20 83       	st	Z, r18
    288a:	08 95       	ret

0000288c <ADC_StartConversionInterrupt>:
		#endif
		}
	}

}
void ADC_StartConversionInterrupt(u8 Copy_Channel, u16* Copy_Result,void (*Copy_NotificationFunc)(void)) {
    288c:	98 2f       	mov	r25, r24

		if ((Copy_Result != NULL) && (Copy_NotificationFunc != NULL))
    288e:	61 15       	cp	r22, r1
    2890:	71 05       	cpc	r23, r1
    2892:	99 f0       	breq	.+38     	; 0x28ba <ADC_StartConversionInterrupt+0x2e>
    2894:	41 15       	cp	r20, r1
    2896:	51 05       	cpc	r21, r1
    2898:	81 f0       	breq	.+32     	; 0x28ba <ADC_StartConversionInterrupt+0x2e>
		{

				/*Initialize the global result pointer*/
				ADC_ConversionResult = Copy_Result;
    289a:	70 93 b9 01 	sts	0x01B9, r23
    289e:	60 93 b8 01 	sts	0x01B8, r22

				/*Initialize the global notification function pointer*/
				ADC_NotificationFunc= Copy_NotificationFunc;
    28a2:	50 93 bb 01 	sts	0x01BB, r21
    28a6:	40 93 ba 01 	sts	0x01BA, r20

				/*Set required channel*/
				ADMUX &= ADC_CH_MASK ;
    28aa:	87 b1       	in	r24, 0x07	; 7
    28ac:	80 7e       	andi	r24, 0xE0	; 224
    28ae:	87 b9       	out	0x07, r24	; 7
				ADMUX |= Copy_Channel ;
    28b0:	87 b1       	in	r24, 0x07	; 7
    28b2:	89 2b       	or	r24, r25
    28b4:	87 b9       	out	0x07, r24	; 7

				/*Start Conversion*/
				SET_BIT(ADCSRA , ADSC) ;
    28b6:	36 9a       	sbi	0x06, 6	; 6

				/*ADC Conversion Complete Interrupt Enable*/
				SET_BIT(ADCSRA , ADIE) ;
    28b8:	33 9a       	sbi	0x06, 3	; 6
    28ba:	08 95       	ret

000028bc <__vector_16>:
		}


}
void __vector_16(void) __attribute__((signal,used));
void __vector_16(void) {
    28bc:	1f 92       	push	r1
    28be:	0f 92       	push	r0
    28c0:	0f b6       	in	r0, 0x3f	; 63
    28c2:	0f 92       	push	r0
    28c4:	11 24       	eor	r1, r1
    28c6:	2f 93       	push	r18
    28c8:	3f 93       	push	r19
    28ca:	4f 93       	push	r20
    28cc:	5f 93       	push	r21
    28ce:	6f 93       	push	r22
    28d0:	7f 93       	push	r23
    28d2:	8f 93       	push	r24
    28d4:	9f 93       	push	r25
    28d6:	af 93       	push	r26
    28d8:	bf 93       	push	r27
    28da:	ef 93       	push	r30
    28dc:	ff 93       	push	r31
			/*Return Conversion Result*/
					#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
						* ADC_ConversionResult = (ADCL|(ADCH << 8))  ;
    28de:	24 b1       	in	r18, 0x04	; 4
    28e0:	45 b1       	in	r20, 0x05	; 5
    28e2:	e0 91 b8 01 	lds	r30, 0x01B8
    28e6:	f0 91 b9 01 	lds	r31, 0x01B9
    28ea:	94 2f       	mov	r25, r20
    28ec:	80 e0       	ldi	r24, 0x00	; 0
    28ee:	30 e0       	ldi	r19, 0x00	; 0
    28f0:	82 2b       	or	r24, r18
    28f2:	93 2b       	or	r25, r19
    28f4:	91 83       	std	Z+1, r25	; 0x01
    28f6:	80 83       	st	Z, r24
						*ADC_AsynchConversionResult = (ADCL>>6 | (ADCH << 2)) ;

					#endif

			/*Call Notification Function*/
			ADC_NotificationFunc() ;
    28f8:	e0 91 ba 01 	lds	r30, 0x01BA
    28fc:	f0 91 bb 01 	lds	r31, 0x01BB
    2900:	09 95       	icall
			SET_BIT(ADCSRA,ADIF);
    2902:	34 9a       	sbi	0x06, 4	; 6
			/*Disable the Conversion Complete Interrupt*/
//			CLR_BIT(ADCSRA , ADIE) ;
}
    2904:	ff 91       	pop	r31
    2906:	ef 91       	pop	r30
    2908:	bf 91       	pop	r27
    290a:	af 91       	pop	r26
    290c:	9f 91       	pop	r25
    290e:	8f 91       	pop	r24
    2910:	7f 91       	pop	r23
    2912:	6f 91       	pop	r22
    2914:	5f 91       	pop	r21
    2916:	4f 91       	pop	r20
    2918:	3f 91       	pop	r19
    291a:	2f 91       	pop	r18
    291c:	0f 90       	pop	r0
    291e:	0f be       	out	0x3f, r0	; 63
    2920:	0f 90       	pop	r0
    2922:	1f 90       	pop	r1
    2924:	18 95       	reti

00002926 <BUZ_Toggle>:
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
		LOGIC_HIGH);
	}

}
void BUZ_Toggle(BUZ_Type BUZ_Configration) {
    2926:	df 93       	push	r29
    2928:	cf 93       	push	r28
    292a:	00 d0       	rcall	.+0      	; 0x292c <BUZ_Toggle+0x6>
    292c:	0f 92       	push	r0
    292e:	cd b7       	in	r28, 0x3d	; 61
    2930:	de b7       	in	r29, 0x3e	; 62
    2932:	96 2f       	mov	r25, r22
    2934:	69 83       	std	Y+1, r22	; 0x01
    2936:	67 2f       	mov	r22, r23
    2938:	7a 83       	std	Y+2, r23	; 0x02
    293a:	8b 83       	std	Y+3, r24	; 0x03
	GPIO_TogglePinValue(BUZ_Configration.Port, BUZ_Configration.Pin);
    293c:	89 2f       	mov	r24, r25
    293e:	0e 94 12 17 	call	0x2e24	; 0x2e24 <GPIO_TogglePinValue>

}
    2942:	0f 90       	pop	r0
    2944:	0f 90       	pop	r0
    2946:	0f 90       	pop	r0
    2948:	cf 91       	pop	r28
    294a:	df 91       	pop	r29
    294c:	08 95       	ret

0000294e <BUZ_Off>:
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
		LOGIC_LOW);
	}

}
void BUZ_Off(BUZ_Type BUZ_Configration) {
    294e:	df 93       	push	r29
    2950:	cf 93       	push	r28
    2952:	00 d0       	rcall	.+0      	; 0x2954 <BUZ_Off+0x6>
    2954:	0f 92       	push	r0
    2956:	cd b7       	in	r28, 0x3d	; 61
    2958:	de b7       	in	r29, 0x3e	; 62
    295a:	26 2f       	mov	r18, r22
    295c:	69 83       	std	Y+1, r22	; 0x01
    295e:	7a 83       	std	Y+2, r23	; 0x02
    2960:	8b 83       	std	Y+3, r24	; 0x03
    2962:	67 2f       	mov	r22, r23
	if (BUZ_Configration.Active_Statue == ACTIVE_HIGH) {
    2964:	81 30       	cpi	r24, 0x01	; 1
    2966:	61 f0       	breq	.+24     	; 0x2980 <BUZ_Off+0x32>
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
		LOGIC_LOW);
	} else if (BUZ_Configration.Active_Statue == ACTIVE_LOW) {
    2968:	88 23       	and	r24, r24
    296a:	21 f4       	brne	.+8      	; 0x2974 <BUZ_Off+0x26>
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
    296c:	82 2f       	mov	r24, r18
    296e:	41 e0       	ldi	r20, 0x01	; 1
    2970:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
		LOGIC_HIGH);
	}

}
    2974:	0f 90       	pop	r0
    2976:	0f 90       	pop	r0
    2978:	0f 90       	pop	r0
    297a:	cf 91       	pop	r28
    297c:	df 91       	pop	r29
    297e:	08 95       	ret
	}

}
void BUZ_Off(BUZ_Type BUZ_Configration) {
	if (BUZ_Configration.Active_Statue == ACTIVE_HIGH) {
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
    2980:	82 2f       	mov	r24, r18
    2982:	40 e0       	ldi	r20, 0x00	; 0
    2984:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
	} else if (BUZ_Configration.Active_Statue == ACTIVE_LOW) {
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
		LOGIC_HIGH);
	}

}
    2988:	0f 90       	pop	r0
    298a:	0f 90       	pop	r0
    298c:	0f 90       	pop	r0
    298e:	cf 91       	pop	r28
    2990:	df 91       	pop	r29
    2992:	08 95       	ret

00002994 <BUZ_On>:

	GPIO_SetPinDirection(BUZ_Configration.Port, BUZ_Configration.Pin,
	PIN_OUTPUT);

}
void BUZ_On(BUZ_Type BUZ_Configration) {
    2994:	df 93       	push	r29
    2996:	cf 93       	push	r28
    2998:	00 d0       	rcall	.+0      	; 0x299a <BUZ_On+0x6>
    299a:	0f 92       	push	r0
    299c:	cd b7       	in	r28, 0x3d	; 61
    299e:	de b7       	in	r29, 0x3e	; 62
    29a0:	26 2f       	mov	r18, r22
    29a2:	69 83       	std	Y+1, r22	; 0x01
    29a4:	7a 83       	std	Y+2, r23	; 0x02
    29a6:	8b 83       	std	Y+3, r24	; 0x03
    29a8:	67 2f       	mov	r22, r23
	if (BUZ_Configration.Active_Statue == ACTIVE_HIGH) {
    29aa:	81 30       	cpi	r24, 0x01	; 1
    29ac:	61 f0       	breq	.+24     	; 0x29c6 <BUZ_On+0x32>
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
		LOGIC_HIGH);
	} else if (BUZ_Configration.Active_Statue == ACTIVE_LOW) {
    29ae:	88 23       	and	r24, r24
    29b0:	21 f4       	brne	.+8      	; 0x29ba <BUZ_On+0x26>
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
    29b2:	82 2f       	mov	r24, r18
    29b4:	40 e0       	ldi	r20, 0x00	; 0
    29b6:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
		LOGIC_LOW);
	}

}
    29ba:	0f 90       	pop	r0
    29bc:	0f 90       	pop	r0
    29be:	0f 90       	pop	r0
    29c0:	cf 91       	pop	r28
    29c2:	df 91       	pop	r29
    29c4:	08 95       	ret
	PIN_OUTPUT);

}
void BUZ_On(BUZ_Type BUZ_Configration) {
	if (BUZ_Configration.Active_Statue == ACTIVE_HIGH) {
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
    29c6:	82 2f       	mov	r24, r18
    29c8:	41 e0       	ldi	r20, 0x01	; 1
    29ca:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
	} else if (BUZ_Configration.Active_Statue == ACTIVE_LOW) {
		GPIO_SetPinValue(BUZ_Configration.Port, BUZ_Configration.Pin,
		LOGIC_LOW);
	}

}
    29ce:	0f 90       	pop	r0
    29d0:	0f 90       	pop	r0
    29d2:	0f 90       	pop	r0
    29d4:	cf 91       	pop	r28
    29d6:	df 91       	pop	r29
    29d8:	08 95       	ret

000029da <BUZ_Init>:

#include "GPIO_interface.h"

#include "BUZ_interface.h"

void BUZ_Init(BUZ_Type BUZ_Configration) {
    29da:	df 93       	push	r29
    29dc:	cf 93       	push	r28
    29de:	00 d0       	rcall	.+0      	; 0x29e0 <BUZ_Init+0x6>
    29e0:	0f 92       	push	r0
    29e2:	cd b7       	in	r28, 0x3d	; 61
    29e4:	de b7       	in	r29, 0x3e	; 62
    29e6:	96 2f       	mov	r25, r22
    29e8:	69 83       	std	Y+1, r22	; 0x01
    29ea:	67 2f       	mov	r22, r23
    29ec:	7a 83       	std	Y+2, r23	; 0x02
    29ee:	8b 83       	std	Y+3, r24	; 0x03

	GPIO_SetPinDirection(BUZ_Configration.Port, BUZ_Configration.Pin,
    29f0:	89 2f       	mov	r24, r25
    29f2:	41 e0       	ldi	r20, 0x01	; 1
    29f4:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
	PIN_OUTPUT);

}
    29f8:	0f 90       	pop	r0
    29fa:	0f 90       	pop	r0
    29fc:	0f 90       	pop	r0
    29fe:	cf 91       	pop	r28
    2a00:	df 91       	pop	r29
    2a02:	08 95       	ret

00002a04 <EXTI_Init>:
#include "EXIT_interface.h"

void (*EXTI_CallBack[3])(void) = {NULL};

void EXTI_Init() {
	CLR_BIT(MCUCR_REG,0);
    2a04:	85 b7       	in	r24, 0x35	; 53
    2a06:	8e 7f       	andi	r24, 0xFE	; 254
    2a08:	85 bf       	out	0x35, r24	; 53
	CLR_BIT(MCUCR_REG,1);
    2a0a:	85 b7       	in	r24, 0x35	; 53
    2a0c:	8d 7f       	andi	r24, 0xFD	; 253
    2a0e:	85 bf       	out	0x35, r24	; 53
	CLR_BIT(MCUCR_REG,2);
    2a10:	85 b7       	in	r24, 0x35	; 53
    2a12:	8b 7f       	andi	r24, 0xFB	; 251
    2a14:	85 bf       	out	0x35, r24	; 53
	CLR_BIT(MCUCR_REG,3);
    2a16:	85 b7       	in	r24, 0x35	; 53
    2a18:	87 7f       	andi	r24, 0xF7	; 247
    2a1a:	85 bf       	out	0x35, r24	; 53
#elif   EXTI0_MODE == EXTI_LOW_LEVEL
	MCUCR_REG|=EXTI_LOW_LEVEL;
#elif   EXTI0_MODE == EXTI_FALLING_EDGE
	MCUCR_REG|=EXTI_FALLING_EDGE;
#elif   EXTI0_MODE == EXTI_RISING_EDGE
	MCUCR_REG|=EXTI_RISING_EDGE;
    2a1c:	85 b7       	in	r24, 0x35	; 53
    2a1e:	83 60       	ori	r24, 0x03	; 3
    2a20:	85 bf       	out	0x35, r24	; 53
#if 	EXTI1_MODE == EXTI_ON_CHANGE
	MCUCR_REG|=(EXTI_ON_CHANGE<<2);
#elif 	EXTI1_MODE == EXTI_LOW_LEVEL
	MCUCR_REG|=(EXTI_LOW_LEVEL<<2);
#elif	EXTI1_MODE == EXTI_FALLING_EDGE
	MCUCR_REG|=(EXTI_FALLING_EDGE<<2);
    2a22:	85 b7       	in	r24, 0x35	; 53
    2a24:	88 60       	ori	r24, 0x08	; 8
    2a26:	85 bf       	out	0x35, r24	; 53
#elif 	EXTI1_MODE == EXTI_RISING_EDGE
	MCUCR_REG|=(EXTI_RISING_EDGE<<2);
#endif

#if 	EXTI2_MODE == EXTI_INT2_FALLING_EDGE
		CLR_BIT(MCUCSR_REG,6);
    2a28:	84 b7       	in	r24, 0x34	; 52
    2a2a:	8f 7b       	andi	r24, 0xBF	; 191
    2a2c:	84 bf       	out	0x34, r24	; 52
#elif 	EXTI2_MODE == EXTI_INT2_RISING_EDGE
		SET_BIT(MCUCSR_REG,6);
#endif

#if 	EXTI_INT0_INIT_STATE  ==  EXTI_Disable_State
	CLR_BIT(GICR_REG,6);
    2a2e:	8b b7       	in	r24, 0x3b	; 59
    2a30:	8f 7b       	andi	r24, 0xBF	; 191
    2a32:	8b bf       	out	0x3b, r24	; 59
#elif  EXTI_INT0_INIT_STATE  ==  EXTI_Enable_State
	SET_BIT(GICR_REG,6);
#endif

#if 	EXTI_INT1_INIT_STATE  ==  EXTI_Disable_State
	CLR_BIT(GICR_REG,7);
    2a34:	8b b7       	in	r24, 0x3b	; 59
    2a36:	8f 77       	andi	r24, 0x7F	; 127
    2a38:	8b bf       	out	0x3b, r24	; 59
#elif  EXTI_INT1_INIT_STATE  ==  EXTI_Enable_State
	SET_BIT(GICR_REG,7);
#endif
#if 	EXTI_INT2_INIT_STATE  ==  EXTI_Disable_State
	CLR_BIT(GICR_REG,5);
    2a3a:	8b b7       	in	r24, 0x3b	; 59
    2a3c:	8f 7d       	andi	r24, 0xDF	; 223
    2a3e:	8b bf       	out	0x3b, r24	; 59
#elif  EXTI_INT2_INIT_STATE  ==  EXTI_Enable_State
	SET_BIT(GICR_REG,5);
#endif

SET_BIT(GIFR_REG,5);
    2a40:	8a b7       	in	r24, 0x3a	; 58
    2a42:	80 62       	ori	r24, 0x20	; 32
    2a44:	8a bf       	out	0x3a, r24	; 58
SET_BIT(GIFR_REG,6);
    2a46:	8a b7       	in	r24, 0x3a	; 58
    2a48:	80 64       	ori	r24, 0x40	; 64
    2a4a:	8a bf       	out	0x3a, r24	; 58
SET_BIT(GIFR_REG,7);
    2a4c:	8a b7       	in	r24, 0x3a	; 58
    2a4e:	80 68       	ori	r24, 0x80	; 128
    2a50:	8a bf       	out	0x3a, r24	; 58
}
    2a52:	08 95       	ret

00002a54 <EXTI_EnableGlobalInterrupt>:

void EXTI_EnableGlobalInterrupt   (void){
	SET_BIT(SREG_REG,7);
    2a54:	8f b7       	in	r24, 0x3f	; 63
    2a56:	80 68       	ori	r24, 0x80	; 128
    2a58:	8f bf       	out	0x3f, r24	; 63
}
    2a5a:	08 95       	ret

00002a5c <EXTI_DisableGlobalInterrupt>:
void EXTI_DisableGlobalInterrupt (void){
	CLR_BIT(SREG_REG,7);
    2a5c:	8f b7       	in	r24, 0x3f	; 63
    2a5e:	8f 77       	andi	r24, 0x7F	; 127
    2a60:	8f bf       	out	0x3f, r24	; 63
}
    2a62:	08 95       	ret

00002a64 <EXTI_EnableInterrupt0>:

void EXTI_EnableInterrupt0() {
	SET_BIT(GICR_REG,6);
    2a64:	8b b7       	in	r24, 0x3b	; 59
    2a66:	80 64       	ori	r24, 0x40	; 64
    2a68:	8b bf       	out	0x3b, r24	; 59
}
    2a6a:	08 95       	ret

00002a6c <EXTI_DisableInterrupt0>:
void EXTI_DisableInterrupt0() {
	CLR_BIT(GICR_REG,6);
    2a6c:	8b b7       	in	r24, 0x3b	; 59
    2a6e:	8f 7b       	andi	r24, 0xBF	; 191
    2a70:	8b bf       	out	0x3b, r24	; 59
}
    2a72:	08 95       	ret

00002a74 <EXTI_EnableInterrupt1>:
void EXTI_EnableInterrupt1() {
	SET_BIT(GICR_REG,7);
    2a74:	8b b7       	in	r24, 0x3b	; 59
    2a76:	80 68       	ori	r24, 0x80	; 128
    2a78:	8b bf       	out	0x3b, r24	; 59
}
    2a7a:	08 95       	ret

00002a7c <EXTI_DisableInterrupt1>:
void EXTI_DisableInterrupt1() {
	CLR_BIT(GICR_REG,7);
    2a7c:	8b b7       	in	r24, 0x3b	; 59
    2a7e:	8f 77       	andi	r24, 0x7F	; 127
    2a80:	8b bf       	out	0x3b, r24	; 59
}
    2a82:	08 95       	ret

00002a84 <EXTI_EnableInterrupt2>:
void EXTI_EnableInterrupt2() {
	SET_BIT(GICR_REG,5);
    2a84:	8b b7       	in	r24, 0x3b	; 59
    2a86:	80 62       	ori	r24, 0x20	; 32
    2a88:	8b bf       	out	0x3b, r24	; 59
}
    2a8a:	08 95       	ret

00002a8c <EXTI_DisableInterrupt2>:
void EXTI_DisableInterrupt2() {
	CLR_BIT(GICR_REG,5);
    2a8c:	8b b7       	in	r24, 0x3b	; 59
    2a8e:	8f 7d       	andi	r24, 0xDF	; 223
    2a90:	8b bf       	out	0x3b, r24	; 59
}
    2a92:	08 95       	ret

00002a94 <EXTI_ClearFlag>:

void EXTI_ClearFlag(u8 CopyEXTILine) {
	SET_BIT(GIFR_REG, CopyEXTILine);
    2a94:	9a b7       	in	r25, 0x3a	; 58
    2a96:	21 e0       	ldi	r18, 0x01	; 1
    2a98:	30 e0       	ldi	r19, 0x00	; 0
    2a9a:	02 c0       	rjmp	.+4      	; 0x2aa0 <EXTI_ClearFlag+0xc>
    2a9c:	22 0f       	add	r18, r18
    2a9e:	33 1f       	adc	r19, r19
    2aa0:	8a 95       	dec	r24
    2aa2:	e2 f7       	brpl	.-8      	; 0x2a9c <EXTI_ClearFlag+0x8>
    2aa4:	92 2b       	or	r25, r18
    2aa6:	9a bf       	out	0x3a, r25	; 58
}
    2aa8:	08 95       	ret

00002aaa <EXTI_SetCallBack0>:
void EXTI_SetCallBack0       ( void (*Copy_pvoidCallBack) (void) ){
	// EXTILine 0 , 1 , 2
	if (Copy_pvoidCallBack != NULL) {
    2aaa:	00 97       	sbiw	r24, 0x00	; 0
    2aac:	21 f0       	breq	.+8      	; 0x2ab6 <EXTI_SetCallBack0+0xc>

		EXTI_CallBack[0] = Copy_pvoidCallBack;
    2aae:	90 93 bd 01 	sts	0x01BD, r25
    2ab2:	80 93 bc 01 	sts	0x01BC, r24
    2ab6:	08 95       	ret

00002ab8 <EXTI_SetCallBack1>:

	}
}
void EXTI_SetCallBack1       ( void (*Copy_pvoidCallBack) (void) ){
	// EXTILine 0 , 1 , 2
	if (Copy_pvoidCallBack != NULL) {
    2ab8:	00 97       	sbiw	r24, 0x00	; 0
    2aba:	21 f0       	breq	.+8      	; 0x2ac4 <EXTI_SetCallBack1+0xc>

		EXTI_CallBack[1] = Copy_pvoidCallBack;
    2abc:	90 93 bf 01 	sts	0x01BF, r25
    2ac0:	80 93 be 01 	sts	0x01BE, r24
    2ac4:	08 95       	ret

00002ac6 <EXTI_SetCallBack2>:

	}
}
void EXTI_SetCallBack2       ( void (*Copy_pvoidCallBack) (void) ){
	// EXTILine 0 , 1 , 2
	if (Copy_pvoidCallBack != NULL) {
    2ac6:	00 97       	sbiw	r24, 0x00	; 0
    2ac8:	21 f0       	breq	.+8      	; 0x2ad2 <EXTI_SetCallBack2+0xc>

		EXTI_CallBack[2] = Copy_pvoidCallBack;
    2aca:	90 93 c1 01 	sts	0x01C1, r25
    2ace:	80 93 c0 01 	sts	0x01C0, r24
    2ad2:	08 95       	ret

00002ad4 <__vector_1>:
}

// ISR

void __vector_1(void) __attribute__((signal,used));
void __vector_1(void) {
    2ad4:	1f 92       	push	r1
    2ad6:	0f 92       	push	r0
    2ad8:	0f b6       	in	r0, 0x3f	; 63
    2ada:	0f 92       	push	r0
    2adc:	11 24       	eor	r1, r1
    2ade:	2f 93       	push	r18
    2ae0:	3f 93       	push	r19
    2ae2:	4f 93       	push	r20
    2ae4:	5f 93       	push	r21
    2ae6:	6f 93       	push	r22
    2ae8:	7f 93       	push	r23
    2aea:	8f 93       	push	r24
    2aec:	9f 93       	push	r25
    2aee:	af 93       	push	r26
    2af0:	bf 93       	push	r27
    2af2:	ef 93       	push	r30
    2af4:	ff 93       	push	r31
	if (EXTI_CallBack[0] != NULL) {
    2af6:	e0 91 bc 01 	lds	r30, 0x01BC
    2afa:	f0 91 bd 01 	lds	r31, 0x01BD
    2afe:	30 97       	sbiw	r30, 0x00	; 0
    2b00:	21 f0       	breq	.+8      	; 0x2b0a <__vector_1+0x36>

		EXTI_CallBack[0](); /*  Call The Global Pointer to ISR   */
    2b02:	09 95       	icall
void EXTI_DisableInterrupt2() {
	CLR_BIT(GICR_REG,5);
}

void EXTI_ClearFlag(u8 CopyEXTILine) {
	SET_BIT(GIFR_REG, CopyEXTILine);
    2b04:	8a b7       	in	r24, 0x3a	; 58
    2b06:	80 64       	ori	r24, 0x40	; 64
    2b08:	8a bf       	out	0x3a, r24	; 58

		EXTI_CallBack[0](); /*  Call The Global Pointer to ISR   */
		EXTI_ClearFlag( 6);

	}
}
    2b0a:	ff 91       	pop	r31
    2b0c:	ef 91       	pop	r30
    2b0e:	bf 91       	pop	r27
    2b10:	af 91       	pop	r26
    2b12:	9f 91       	pop	r25
    2b14:	8f 91       	pop	r24
    2b16:	7f 91       	pop	r23
    2b18:	6f 91       	pop	r22
    2b1a:	5f 91       	pop	r21
    2b1c:	4f 91       	pop	r20
    2b1e:	3f 91       	pop	r19
    2b20:	2f 91       	pop	r18
    2b22:	0f 90       	pop	r0
    2b24:	0f be       	out	0x3f, r0	; 63
    2b26:	0f 90       	pop	r0
    2b28:	1f 90       	pop	r1
    2b2a:	18 95       	reti

00002b2c <__vector_2>:

void __vector_2(void) __attribute__((signal));
void __vector_2(void) {
    2b2c:	1f 92       	push	r1
    2b2e:	0f 92       	push	r0
    2b30:	0f b6       	in	r0, 0x3f	; 63
    2b32:	0f 92       	push	r0
    2b34:	11 24       	eor	r1, r1
    2b36:	2f 93       	push	r18
    2b38:	3f 93       	push	r19
    2b3a:	4f 93       	push	r20
    2b3c:	5f 93       	push	r21
    2b3e:	6f 93       	push	r22
    2b40:	7f 93       	push	r23
    2b42:	8f 93       	push	r24
    2b44:	9f 93       	push	r25
    2b46:	af 93       	push	r26
    2b48:	bf 93       	push	r27
    2b4a:	ef 93       	push	r30
    2b4c:	ff 93       	push	r31

	if (EXTI_CallBack[1] != NULL) {
    2b4e:	e0 91 be 01 	lds	r30, 0x01BE
    2b52:	f0 91 bf 01 	lds	r31, 0x01BF
    2b56:	30 97       	sbiw	r30, 0x00	; 0
    2b58:	21 f0       	breq	.+8      	; 0x2b62 <__vector_2+0x36>

		EXTI_CallBack[1]();
    2b5a:	09 95       	icall
void EXTI_DisableInterrupt2() {
	CLR_BIT(GICR_REG,5);
}

void EXTI_ClearFlag(u8 CopyEXTILine) {
	SET_BIT(GIFR_REG, CopyEXTILine);
    2b5c:	8a b7       	in	r24, 0x3a	; 58
    2b5e:	80 68       	ori	r24, 0x80	; 128
    2b60:	8a bf       	out	0x3a, r24	; 58
		EXTI_CallBack[1]();
		EXTI_ClearFlag( 7);

	}

}
    2b62:	ff 91       	pop	r31
    2b64:	ef 91       	pop	r30
    2b66:	bf 91       	pop	r27
    2b68:	af 91       	pop	r26
    2b6a:	9f 91       	pop	r25
    2b6c:	8f 91       	pop	r24
    2b6e:	7f 91       	pop	r23
    2b70:	6f 91       	pop	r22
    2b72:	5f 91       	pop	r21
    2b74:	4f 91       	pop	r20
    2b76:	3f 91       	pop	r19
    2b78:	2f 91       	pop	r18
    2b7a:	0f 90       	pop	r0
    2b7c:	0f be       	out	0x3f, r0	; 63
    2b7e:	0f 90       	pop	r0
    2b80:	1f 90       	pop	r1
    2b82:	18 95       	reti

00002b84 <__vector_3>:

void __vector_3(void) __attribute__((signal));
void __vector_3(void) {
    2b84:	1f 92       	push	r1
    2b86:	0f 92       	push	r0
    2b88:	0f b6       	in	r0, 0x3f	; 63
    2b8a:	0f 92       	push	r0
    2b8c:	11 24       	eor	r1, r1
    2b8e:	2f 93       	push	r18
    2b90:	3f 93       	push	r19
    2b92:	4f 93       	push	r20
    2b94:	5f 93       	push	r21
    2b96:	6f 93       	push	r22
    2b98:	7f 93       	push	r23
    2b9a:	8f 93       	push	r24
    2b9c:	9f 93       	push	r25
    2b9e:	af 93       	push	r26
    2ba0:	bf 93       	push	r27
    2ba2:	ef 93       	push	r30
    2ba4:	ff 93       	push	r31

	if (EXTI_CallBack[2] !=NULL) {
    2ba6:	e0 91 c0 01 	lds	r30, 0x01C0
    2baa:	f0 91 c1 01 	lds	r31, 0x01C1
    2bae:	30 97       	sbiw	r30, 0x00	; 0
    2bb0:	21 f0       	breq	.+8      	; 0x2bba <__vector_3+0x36>

		EXTI_CallBack[2]();
    2bb2:	09 95       	icall
void EXTI_DisableInterrupt2() {
	CLR_BIT(GICR_REG,5);
}

void EXTI_ClearFlag(u8 CopyEXTILine) {
	SET_BIT(GIFR_REG, CopyEXTILine);
    2bb4:	8a b7       	in	r24, 0x3a	; 58
    2bb6:	80 62       	ori	r24, 0x20	; 32
    2bb8:	8a bf       	out	0x3a, r24	; 58
		EXTI_CallBack[2]();
		EXTI_ClearFlag( 5);

	}

}
    2bba:	ff 91       	pop	r31
    2bbc:	ef 91       	pop	r30
    2bbe:	bf 91       	pop	r27
    2bc0:	af 91       	pop	r26
    2bc2:	9f 91       	pop	r25
    2bc4:	8f 91       	pop	r24
    2bc6:	7f 91       	pop	r23
    2bc8:	6f 91       	pop	r22
    2bca:	5f 91       	pop	r21
    2bcc:	4f 91       	pop	r20
    2bce:	3f 91       	pop	r19
    2bd0:	2f 91       	pop	r18
    2bd2:	0f 90       	pop	r0
    2bd4:	0f be       	out	0x3f, r0	; 63
    2bd6:	0f 90       	pop	r0
    2bd8:	1f 90       	pop	r1
    2bda:	18 95       	reti

00002bdc <GIE_Enable>:
#include "GIE_interface.h"
#include "GIE_private.h"

void GIE_Enable ()
{
	SET_BIT (SREG , SREG_I) ;
    2bdc:	8f b7       	in	r24, 0x3f	; 63
    2bde:	80 68       	ori	r24, 0x80	; 128
    2be0:	8f bf       	out	0x3f, r24	; 63
}
    2be2:	08 95       	ret

00002be4 <GIE_Disable>:

void GIE_Disable ()
{
	CLR_BIT (SREG , SREG_I) ;
    2be4:	8f b7       	in	r24, 0x3f	; 63
    2be6:	8f 77       	andi	r24, 0x7F	; 127
    2be8:	8f bf       	out	0x3f, r24	; 63
}
    2bea:	08 95       	ret

00002bec <GPIO_SetPinDirection>:
#include "GPIO_interface.h"
#include "GPIO_private.h"
#include "GPIO_config.h"

void GPIO_SetPinDirection(u8 Copy_PORT, u8 Copy_PIN, u8 Copy_Direction) {
	if (Copy_Direction == PIN_OUTPUT) {
    2bec:	41 30       	cpi	r20, 0x01	; 1
    2bee:	69 f0       	breq	.+26     	; 0x2c0a <GPIO_SetPinDirection+0x1e>
			break;
		case PORTD_ID:
			SET_BIT(DDRD, Copy_PIN);
			break;
		}
	} else if (Copy_Direction == PIN_INPUT) {
    2bf0:	44 23       	and	r20, r20
    2bf2:	51 f4       	brne	.+20     	; 0x2c08 <GPIO_SetPinDirection+0x1c>
		switch (Copy_PORT) {
    2bf4:	81 30       	cpi	r24, 0x01	; 1
    2bf6:	09 f4       	brne	.+2      	; 0x2bfa <GPIO_SetPinDirection+0xe>
    2bf8:	4c c0       	rjmp	.+152    	; 0x2c92 <GPIO_SetPinDirection+0xa6>
    2bfa:	81 30       	cpi	r24, 0x01	; 1
    2bfc:	d8 f0       	brcs	.+54     	; 0x2c34 <GPIO_SetPinDirection+0x48>
    2bfe:	82 30       	cpi	r24, 0x02	; 2
    2c00:	09 f4       	brne	.+2      	; 0x2c04 <GPIO_SetPinDirection+0x18>
    2c02:	3b c0       	rjmp	.+118    	; 0x2c7a <GPIO_SetPinDirection+0x8e>
    2c04:	83 30       	cpi	r24, 0x03	; 3
    2c06:	69 f1       	breq	.+90     	; 0x2c62 <GPIO_SetPinDirection+0x76>
    2c08:	08 95       	ret
#include "GPIO_private.h"
#include "GPIO_config.h"

void GPIO_SetPinDirection(u8 Copy_PORT, u8 Copy_PIN, u8 Copy_Direction) {
	if (Copy_Direction == PIN_OUTPUT) {
		switch (Copy_PORT) {
    2c0a:	81 30       	cpi	r24, 0x01	; 1
    2c0c:	09 f4       	brne	.+2      	; 0x2c10 <GPIO_SetPinDirection+0x24>
    2c0e:	58 c0       	rjmp	.+176    	; 0x2cc0 <GPIO_SetPinDirection+0xd4>
    2c10:	81 30       	cpi	r24, 0x01	; 1
    2c12:	e0 f0       	brcs	.+56     	; 0x2c4c <GPIO_SetPinDirection+0x60>
    2c14:	82 30       	cpi	r24, 0x02	; 2
    2c16:	09 f4       	brne	.+2      	; 0x2c1a <GPIO_SetPinDirection+0x2e>
    2c18:	48 c0       	rjmp	.+144    	; 0x2caa <GPIO_SetPinDirection+0xbe>
    2c1a:	83 30       	cpi	r24, 0x03	; 3
    2c1c:	a9 f7       	brne	.-22     	; 0x2c08 <GPIO_SetPinDirection+0x1c>
			break;
		case PORTC_ID:
			SET_BIT(DDRC, Copy_PIN);
			break;
		case PORTD_ID:
			SET_BIT(DDRD, Copy_PIN);
    2c1e:	21 b3       	in	r18, 0x11	; 17
    2c20:	81 e0       	ldi	r24, 0x01	; 1
    2c22:	90 e0       	ldi	r25, 0x00	; 0
    2c24:	02 c0       	rjmp	.+4      	; 0x2c2a <GPIO_SetPinDirection+0x3e>
    2c26:	88 0f       	add	r24, r24
    2c28:	99 1f       	adc	r25, r25
    2c2a:	6a 95       	dec	r22
    2c2c:	e2 f7       	brpl	.-8      	; 0x2c26 <GPIO_SetPinDirection+0x3a>
    2c2e:	28 2b       	or	r18, r24
    2c30:	21 bb       	out	0x11, r18	; 17
    2c32:	08 95       	ret
			break;
		}
	} else if (Copy_Direction == PIN_INPUT) {
		switch (Copy_PORT) {
		case PORTA_ID:
			CLR_BIT(DDRA, Copy_PIN);
    2c34:	2a b3       	in	r18, 0x1a	; 26
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	02 c0       	rjmp	.+4      	; 0x2c40 <GPIO_SetPinDirection+0x54>
    2c3c:	88 0f       	add	r24, r24
    2c3e:	99 1f       	adc	r25, r25
    2c40:	6a 95       	dec	r22
    2c42:	e2 f7       	brpl	.-8      	; 0x2c3c <GPIO_SetPinDirection+0x50>
    2c44:	80 95       	com	r24
    2c46:	82 23       	and	r24, r18
    2c48:	8a bb       	out	0x1a, r24	; 26
    2c4a:	08 95       	ret

void GPIO_SetPinDirection(u8 Copy_PORT, u8 Copy_PIN, u8 Copy_Direction) {
	if (Copy_Direction == PIN_OUTPUT) {
		switch (Copy_PORT) {
		case PORTA_ID:
			SET_BIT(DDRA, Copy_PIN);
    2c4c:	2a b3       	in	r18, 0x1a	; 26
    2c4e:	81 e0       	ldi	r24, 0x01	; 1
    2c50:	90 e0       	ldi	r25, 0x00	; 0
    2c52:	02 c0       	rjmp	.+4      	; 0x2c58 <GPIO_SetPinDirection+0x6c>
    2c54:	88 0f       	add	r24, r24
    2c56:	99 1f       	adc	r25, r25
    2c58:	6a 95       	dec	r22
    2c5a:	e2 f7       	brpl	.-8      	; 0x2c54 <GPIO_SetPinDirection+0x68>
    2c5c:	28 2b       	or	r18, r24
    2c5e:	2a bb       	out	0x1a, r18	; 26
    2c60:	08 95       	ret
			break;
		case PORTC_ID:
			CLR_BIT(DDRC, Copy_PIN);
			break;
		case PORTD_ID:
			CLR_BIT(DDRD, Copy_PIN);
    2c62:	21 b3       	in	r18, 0x11	; 17
    2c64:	81 e0       	ldi	r24, 0x01	; 1
    2c66:	90 e0       	ldi	r25, 0x00	; 0
    2c68:	02 c0       	rjmp	.+4      	; 0x2c6e <GPIO_SetPinDirection+0x82>
    2c6a:	88 0f       	add	r24, r24
    2c6c:	99 1f       	adc	r25, r25
    2c6e:	6a 95       	dec	r22
    2c70:	e2 f7       	brpl	.-8      	; 0x2c6a <GPIO_SetPinDirection+0x7e>
    2c72:	80 95       	com	r24
    2c74:	82 23       	and	r24, r18
    2c76:	81 bb       	out	0x11, r24	; 17
    2c78:	08 95       	ret
			break;
		case PORTB_ID:
			CLR_BIT(DDRB, Copy_PIN);
			break;
		case PORTC_ID:
			CLR_BIT(DDRC, Copy_PIN);
    2c7a:	24 b3       	in	r18, 0x14	; 20
    2c7c:	81 e0       	ldi	r24, 0x01	; 1
    2c7e:	90 e0       	ldi	r25, 0x00	; 0
    2c80:	02 c0       	rjmp	.+4      	; 0x2c86 <GPIO_SetPinDirection+0x9a>
    2c82:	88 0f       	add	r24, r24
    2c84:	99 1f       	adc	r25, r25
    2c86:	6a 95       	dec	r22
    2c88:	e2 f7       	brpl	.-8      	; 0x2c82 <GPIO_SetPinDirection+0x96>
    2c8a:	80 95       	com	r24
    2c8c:	82 23       	and	r24, r18
    2c8e:	84 bb       	out	0x14, r24	; 20
    2c90:	08 95       	ret
		switch (Copy_PORT) {
		case PORTA_ID:
			CLR_BIT(DDRA, Copy_PIN);
			break;
		case PORTB_ID:
			CLR_BIT(DDRB, Copy_PIN);
    2c92:	27 b3       	in	r18, 0x17	; 23
    2c94:	81 e0       	ldi	r24, 0x01	; 1
    2c96:	90 e0       	ldi	r25, 0x00	; 0
    2c98:	02 c0       	rjmp	.+4      	; 0x2c9e <GPIO_SetPinDirection+0xb2>
    2c9a:	88 0f       	add	r24, r24
    2c9c:	99 1f       	adc	r25, r25
    2c9e:	6a 95       	dec	r22
    2ca0:	e2 f7       	brpl	.-8      	; 0x2c9a <GPIO_SetPinDirection+0xae>
    2ca2:	80 95       	com	r24
    2ca4:	82 23       	and	r24, r18
    2ca6:	87 bb       	out	0x17, r24	; 23
    2ca8:	08 95       	ret
			break;
		case PORTB_ID:
			SET_BIT(DDRB, Copy_PIN);
			break;
		case PORTC_ID:
			SET_BIT(DDRC, Copy_PIN);
    2caa:	24 b3       	in	r18, 0x14	; 20
    2cac:	81 e0       	ldi	r24, 0x01	; 1
    2cae:	90 e0       	ldi	r25, 0x00	; 0
    2cb0:	02 c0       	rjmp	.+4      	; 0x2cb6 <GPIO_SetPinDirection+0xca>
    2cb2:	88 0f       	add	r24, r24
    2cb4:	99 1f       	adc	r25, r25
    2cb6:	6a 95       	dec	r22
    2cb8:	e2 f7       	brpl	.-8      	; 0x2cb2 <GPIO_SetPinDirection+0xc6>
    2cba:	28 2b       	or	r18, r24
    2cbc:	24 bb       	out	0x14, r18	; 20
    2cbe:	08 95       	ret
		switch (Copy_PORT) {
		case PORTA_ID:
			SET_BIT(DDRA, Copy_PIN);
			break;
		case PORTB_ID:
			SET_BIT(DDRB, Copy_PIN);
    2cc0:	27 b3       	in	r18, 0x17	; 23
    2cc2:	81 e0       	ldi	r24, 0x01	; 1
    2cc4:	90 e0       	ldi	r25, 0x00	; 0
    2cc6:	02 c0       	rjmp	.+4      	; 0x2ccc <GPIO_SetPinDirection+0xe0>
    2cc8:	88 0f       	add	r24, r24
    2cca:	99 1f       	adc	r25, r25
    2ccc:	6a 95       	dec	r22
    2cce:	e2 f7       	brpl	.-8      	; 0x2cc8 <GPIO_SetPinDirection+0xdc>
    2cd0:	28 2b       	or	r18, r24
    2cd2:	27 bb       	out	0x17, r18	; 23
    2cd4:	08 95       	ret

00002cd6 <GPIO_SetPinValue>:
			break;
		}
	}
}
void GPIO_SetPinValue(u8 Copy_PORT, u8 Copy_PIN, u8 Copy_Value) {
	if (Copy_Value == LOGIC_HIGH) {
    2cd6:	41 30       	cpi	r20, 0x01	; 1
    2cd8:	69 f0       	breq	.+26     	; 0x2cf4 <GPIO_SetPinValue+0x1e>
			break;
		case PORTD_ID:
			SET_BIT(PORTD, Copy_PIN);
			break;
		}
	} else if (Copy_Value == LOGIC_LOW) {
    2cda:	44 23       	and	r20, r20
    2cdc:	51 f4       	brne	.+20     	; 0x2cf2 <GPIO_SetPinValue+0x1c>
		switch (Copy_PORT) {
    2cde:	81 30       	cpi	r24, 0x01	; 1
    2ce0:	09 f4       	brne	.+2      	; 0x2ce4 <GPIO_SetPinValue+0xe>
    2ce2:	4c c0       	rjmp	.+152    	; 0x2d7c <GPIO_SetPinValue+0xa6>
    2ce4:	81 30       	cpi	r24, 0x01	; 1
    2ce6:	d8 f0       	brcs	.+54     	; 0x2d1e <GPIO_SetPinValue+0x48>
    2ce8:	82 30       	cpi	r24, 0x02	; 2
    2cea:	09 f4       	brne	.+2      	; 0x2cee <GPIO_SetPinValue+0x18>
    2cec:	3b c0       	rjmp	.+118    	; 0x2d64 <GPIO_SetPinValue+0x8e>
    2cee:	83 30       	cpi	r24, 0x03	; 3
    2cf0:	69 f1       	breq	.+90     	; 0x2d4c <GPIO_SetPinValue+0x76>
    2cf2:	08 95       	ret
		}
	}
}
void GPIO_SetPinValue(u8 Copy_PORT, u8 Copy_PIN, u8 Copy_Value) {
	if (Copy_Value == LOGIC_HIGH) {
		switch (Copy_PORT) {
    2cf4:	81 30       	cpi	r24, 0x01	; 1
    2cf6:	09 f4       	brne	.+2      	; 0x2cfa <GPIO_SetPinValue+0x24>
    2cf8:	58 c0       	rjmp	.+176    	; 0x2daa <GPIO_SetPinValue+0xd4>
    2cfa:	81 30       	cpi	r24, 0x01	; 1
    2cfc:	e0 f0       	brcs	.+56     	; 0x2d36 <GPIO_SetPinValue+0x60>
    2cfe:	82 30       	cpi	r24, 0x02	; 2
    2d00:	09 f4       	brne	.+2      	; 0x2d04 <GPIO_SetPinValue+0x2e>
    2d02:	48 c0       	rjmp	.+144    	; 0x2d94 <GPIO_SetPinValue+0xbe>
    2d04:	83 30       	cpi	r24, 0x03	; 3
    2d06:	a9 f7       	brne	.-22     	; 0x2cf2 <GPIO_SetPinValue+0x1c>
			break;
		case PORTC_ID:
			SET_BIT(PORTC, Copy_PIN);
			break;
		case PORTD_ID:
			SET_BIT(PORTD, Copy_PIN);
    2d08:	22 b3       	in	r18, 0x12	; 18
    2d0a:	81 e0       	ldi	r24, 0x01	; 1
    2d0c:	90 e0       	ldi	r25, 0x00	; 0
    2d0e:	02 c0       	rjmp	.+4      	; 0x2d14 <GPIO_SetPinValue+0x3e>
    2d10:	88 0f       	add	r24, r24
    2d12:	99 1f       	adc	r25, r25
    2d14:	6a 95       	dec	r22
    2d16:	e2 f7       	brpl	.-8      	; 0x2d10 <GPIO_SetPinValue+0x3a>
    2d18:	28 2b       	or	r18, r24
    2d1a:	22 bb       	out	0x12, r18	; 18
    2d1c:	08 95       	ret
			break;
		}
	} else if (Copy_Value == LOGIC_LOW) {
		switch (Copy_PORT) {
		case PORTA_ID:
			CLR_BIT(PORTA, Copy_PIN);
    2d1e:	2b b3       	in	r18, 0x1b	; 27
    2d20:	81 e0       	ldi	r24, 0x01	; 1
    2d22:	90 e0       	ldi	r25, 0x00	; 0
    2d24:	02 c0       	rjmp	.+4      	; 0x2d2a <GPIO_SetPinValue+0x54>
    2d26:	88 0f       	add	r24, r24
    2d28:	99 1f       	adc	r25, r25
    2d2a:	6a 95       	dec	r22
    2d2c:	e2 f7       	brpl	.-8      	; 0x2d26 <GPIO_SetPinValue+0x50>
    2d2e:	80 95       	com	r24
    2d30:	82 23       	and	r24, r18
    2d32:	8b bb       	out	0x1b, r24	; 27
    2d34:	08 95       	ret
}
void GPIO_SetPinValue(u8 Copy_PORT, u8 Copy_PIN, u8 Copy_Value) {
	if (Copy_Value == LOGIC_HIGH) {
		switch (Copy_PORT) {
		case PORTA_ID:
			SET_BIT(PORTA, Copy_PIN);
    2d36:	2b b3       	in	r18, 0x1b	; 27
    2d38:	81 e0       	ldi	r24, 0x01	; 1
    2d3a:	90 e0       	ldi	r25, 0x00	; 0
    2d3c:	02 c0       	rjmp	.+4      	; 0x2d42 <GPIO_SetPinValue+0x6c>
    2d3e:	88 0f       	add	r24, r24
    2d40:	99 1f       	adc	r25, r25
    2d42:	6a 95       	dec	r22
    2d44:	e2 f7       	brpl	.-8      	; 0x2d3e <GPIO_SetPinValue+0x68>
    2d46:	28 2b       	or	r18, r24
    2d48:	2b bb       	out	0x1b, r18	; 27
    2d4a:	08 95       	ret
			break;
		case PORTC_ID:
			CLR_BIT(PORTC, Copy_PIN);
			break;
		case PORTD_ID:
			CLR_BIT(PORTD, Copy_PIN);
    2d4c:	22 b3       	in	r18, 0x12	; 18
    2d4e:	81 e0       	ldi	r24, 0x01	; 1
    2d50:	90 e0       	ldi	r25, 0x00	; 0
    2d52:	02 c0       	rjmp	.+4      	; 0x2d58 <GPIO_SetPinValue+0x82>
    2d54:	88 0f       	add	r24, r24
    2d56:	99 1f       	adc	r25, r25
    2d58:	6a 95       	dec	r22
    2d5a:	e2 f7       	brpl	.-8      	; 0x2d54 <GPIO_SetPinValue+0x7e>
    2d5c:	80 95       	com	r24
    2d5e:	82 23       	and	r24, r18
    2d60:	82 bb       	out	0x12, r24	; 18
    2d62:	08 95       	ret
			break;
		case PORTB_ID:
			CLR_BIT(PORTB, Copy_PIN);
			break;
		case PORTC_ID:
			CLR_BIT(PORTC, Copy_PIN);
    2d64:	25 b3       	in	r18, 0x15	; 21
    2d66:	81 e0       	ldi	r24, 0x01	; 1
    2d68:	90 e0       	ldi	r25, 0x00	; 0
    2d6a:	02 c0       	rjmp	.+4      	; 0x2d70 <GPIO_SetPinValue+0x9a>
    2d6c:	88 0f       	add	r24, r24
    2d6e:	99 1f       	adc	r25, r25
    2d70:	6a 95       	dec	r22
    2d72:	e2 f7       	brpl	.-8      	; 0x2d6c <GPIO_SetPinValue+0x96>
    2d74:	80 95       	com	r24
    2d76:	82 23       	and	r24, r18
    2d78:	85 bb       	out	0x15, r24	; 21
    2d7a:	08 95       	ret
		switch (Copy_PORT) {
		case PORTA_ID:
			CLR_BIT(PORTA, Copy_PIN);
			break;
		case PORTB_ID:
			CLR_BIT(PORTB, Copy_PIN);
    2d7c:	28 b3       	in	r18, 0x18	; 24
    2d7e:	81 e0       	ldi	r24, 0x01	; 1
    2d80:	90 e0       	ldi	r25, 0x00	; 0
    2d82:	02 c0       	rjmp	.+4      	; 0x2d88 <GPIO_SetPinValue+0xb2>
    2d84:	88 0f       	add	r24, r24
    2d86:	99 1f       	adc	r25, r25
    2d88:	6a 95       	dec	r22
    2d8a:	e2 f7       	brpl	.-8      	; 0x2d84 <GPIO_SetPinValue+0xae>
    2d8c:	80 95       	com	r24
    2d8e:	82 23       	and	r24, r18
    2d90:	88 bb       	out	0x18, r24	; 24
    2d92:	08 95       	ret
			break;
		case PORTB_ID:
			SET_BIT(PORTB, Copy_PIN);
			break;
		case PORTC_ID:
			SET_BIT(PORTC, Copy_PIN);
    2d94:	25 b3       	in	r18, 0x15	; 21
    2d96:	81 e0       	ldi	r24, 0x01	; 1
    2d98:	90 e0       	ldi	r25, 0x00	; 0
    2d9a:	02 c0       	rjmp	.+4      	; 0x2da0 <GPIO_SetPinValue+0xca>
    2d9c:	88 0f       	add	r24, r24
    2d9e:	99 1f       	adc	r25, r25
    2da0:	6a 95       	dec	r22
    2da2:	e2 f7       	brpl	.-8      	; 0x2d9c <GPIO_SetPinValue+0xc6>
    2da4:	28 2b       	or	r18, r24
    2da6:	25 bb       	out	0x15, r18	; 21
    2da8:	08 95       	ret
		switch (Copy_PORT) {
		case PORTA_ID:
			SET_BIT(PORTA, Copy_PIN);
			break;
		case PORTB_ID:
			SET_BIT(PORTB, Copy_PIN);
    2daa:	28 b3       	in	r18, 0x18	; 24
    2dac:	81 e0       	ldi	r24, 0x01	; 1
    2dae:	90 e0       	ldi	r25, 0x00	; 0
    2db0:	02 c0       	rjmp	.+4      	; 0x2db6 <GPIO_SetPinValue+0xe0>
    2db2:	88 0f       	add	r24, r24
    2db4:	99 1f       	adc	r25, r25
    2db6:	6a 95       	dec	r22
    2db8:	e2 f7       	brpl	.-8      	; 0x2db2 <GPIO_SetPinValue+0xdc>
    2dba:	28 2b       	or	r18, r24
    2dbc:	28 bb       	out	0x18, r18	; 24
    2dbe:	08 95       	ret

00002dc0 <GPIO_GetPinValue>:
		}
	}
}
u8 GPIO_GetPinValue(u8 Copy_PORT, u8 Copy_PIN) {
	u8 LOC_Statues = 0;
	switch (Copy_PORT) {
    2dc0:	81 30       	cpi	r24, 0x01	; 1
    2dc2:	61 f1       	breq	.+88     	; 0x2e1c <GPIO_GetPinValue+0x5c>
    2dc4:	81 30       	cpi	r24, 0x01	; 1
    2dc6:	90 f4       	brcc	.+36     	; 0x2dec <GPIO_GetPinValue+0x2c>
	case PORTA_ID:
		LOC_Statues = RED_BIT(PINA, Copy_PIN);
    2dc8:	29 b3       	in	r18, 0x19	; 25
		break;
	case PORTB_ID:
		LOC_Statues = RED_BIT(PINB, Copy_PIN);
		break;
	case PORTC_ID:
		LOC_Statues = RED_BIT(PINC, Copy_PIN);
    2dca:	81 e0       	ldi	r24, 0x01	; 1
    2dcc:	90 e0       	ldi	r25, 0x00	; 0
    2dce:	06 2e       	mov	r0, r22
    2dd0:	02 c0       	rjmp	.+4      	; 0x2dd6 <GPIO_GetPinValue+0x16>
    2dd2:	88 0f       	add	r24, r24
    2dd4:	99 1f       	adc	r25, r25
    2dd6:	0a 94       	dec	r0
    2dd8:	e2 f7       	brpl	.-8      	; 0x2dd2 <GPIO_GetPinValue+0x12>
    2dda:	30 e0       	ldi	r19, 0x00	; 0
    2ddc:	82 23       	and	r24, r18
    2dde:	93 23       	and	r25, r19
    2de0:	02 c0       	rjmp	.+4      	; 0x2de6 <GPIO_GetPinValue+0x26>
    2de2:	95 95       	asr	r25
    2de4:	87 95       	ror	r24
    2de6:	6a 95       	dec	r22
    2de8:	e2 f7       	brpl	.-8      	; 0x2de2 <GPIO_GetPinValue+0x22>
    2dea:	08 95       	ret
		}
	}
}
u8 GPIO_GetPinValue(u8 Copy_PORT, u8 Copy_PIN) {
	u8 LOC_Statues = 0;
	switch (Copy_PORT) {
    2dec:	82 30       	cpi	r24, 0x02	; 2
    2dee:	c1 f0       	breq	.+48     	; 0x2e20 <GPIO_GetPinValue+0x60>
    2df0:	83 30       	cpi	r24, 0x03	; 3
    2df2:	11 f0       	breq	.+4      	; 0x2df8 <GPIO_GetPinValue+0x38>
    2df4:	80 e0       	ldi	r24, 0x00	; 0
    2df6:	08 95       	ret
		break;
	case PORTC_ID:
		LOC_Statues = RED_BIT(PINC, Copy_PIN);
		break;
	case PORTD_ID:
		LOC_Statues = RED_BIT(PIND, Copy_PIN);
    2df8:	20 b3       	in	r18, 0x10	; 16
    2dfa:	81 e0       	ldi	r24, 0x01	; 1
    2dfc:	90 e0       	ldi	r25, 0x00	; 0
    2dfe:	06 2e       	mov	r0, r22
    2e00:	02 c0       	rjmp	.+4      	; 0x2e06 <GPIO_GetPinValue+0x46>
    2e02:	88 0f       	add	r24, r24
    2e04:	99 1f       	adc	r25, r25
    2e06:	0a 94       	dec	r0
    2e08:	e2 f7       	brpl	.-8      	; 0x2e02 <GPIO_GetPinValue+0x42>
    2e0a:	30 e0       	ldi	r19, 0x00	; 0
    2e0c:	82 23       	and	r24, r18
    2e0e:	93 23       	and	r25, r19
    2e10:	02 c0       	rjmp	.+4      	; 0x2e16 <GPIO_GetPinValue+0x56>
    2e12:	95 95       	asr	r25
    2e14:	87 95       	ror	r24
    2e16:	6a 95       	dec	r22
    2e18:	e2 f7       	brpl	.-8      	; 0x2e12 <GPIO_GetPinValue+0x52>
		break;
	}
	return LOC_Statues;
}
    2e1a:	08 95       	ret
	switch (Copy_PORT) {
	case PORTA_ID:
		LOC_Statues = RED_BIT(PINA, Copy_PIN);
		break;
	case PORTB_ID:
		LOC_Statues = RED_BIT(PINB, Copy_PIN);
    2e1c:	26 b3       	in	r18, 0x16	; 22
    2e1e:	d5 cf       	rjmp	.-86     	; 0x2dca <GPIO_GetPinValue+0xa>
		break;
	case PORTC_ID:
		LOC_Statues = RED_BIT(PINC, Copy_PIN);
    2e20:	23 b3       	in	r18, 0x13	; 19
    2e22:	d3 cf       	rjmp	.-90     	; 0x2dca <GPIO_GetPinValue+0xa>

00002e24 <GPIO_TogglePinValue>:
		break;
	}
	return LOC_Statues;
}
void GPIO_TogglePinValue(u8 Copy_PORT, u8 Copy_PIN) {
	switch (Copy_PORT) {
    2e24:	81 30       	cpi	r24, 0x01	; 1
    2e26:	e9 f0       	breq	.+58     	; 0x2e62 <GPIO_TogglePinValue+0x3e>
    2e28:	81 30       	cpi	r24, 0x01	; 1
    2e2a:	28 f0       	brcs	.+10     	; 0x2e36 <GPIO_TogglePinValue+0x12>
    2e2c:	82 30       	cpi	r24, 0x02	; 2
    2e2e:	21 f1       	breq	.+72     	; 0x2e78 <GPIO_TogglePinValue+0x54>
    2e30:	83 30       	cpi	r24, 0x03	; 3
    2e32:	61 f0       	breq	.+24     	; 0x2e4c <GPIO_TogglePinValue+0x28>
    2e34:	08 95       	ret
	case PORTA_ID:
		TOG_BIT(PORTA, Copy_PIN);
    2e36:	2b b3       	in	r18, 0x1b	; 27
    2e38:	81 e0       	ldi	r24, 0x01	; 1
    2e3a:	90 e0       	ldi	r25, 0x00	; 0
    2e3c:	02 c0       	rjmp	.+4      	; 0x2e42 <GPIO_TogglePinValue+0x1e>
    2e3e:	88 0f       	add	r24, r24
    2e40:	99 1f       	adc	r25, r25
    2e42:	6a 95       	dec	r22
    2e44:	e2 f7       	brpl	.-8      	; 0x2e3e <GPIO_TogglePinValue+0x1a>
    2e46:	28 27       	eor	r18, r24
    2e48:	2b bb       	out	0x1b, r18	; 27
    2e4a:	08 95       	ret
		break;
	case PORTC_ID:
		TOG_BIT(PORTC, Copy_PIN);
		break;
	case PORTD_ID:
		TOG_BIT(PORTD, Copy_PIN);
    2e4c:	22 b3       	in	r18, 0x12	; 18
    2e4e:	81 e0       	ldi	r24, 0x01	; 1
    2e50:	90 e0       	ldi	r25, 0x00	; 0
    2e52:	02 c0       	rjmp	.+4      	; 0x2e58 <GPIO_TogglePinValue+0x34>
    2e54:	88 0f       	add	r24, r24
    2e56:	99 1f       	adc	r25, r25
    2e58:	6a 95       	dec	r22
    2e5a:	e2 f7       	brpl	.-8      	; 0x2e54 <GPIO_TogglePinValue+0x30>
    2e5c:	28 27       	eor	r18, r24
    2e5e:	22 bb       	out	0x12, r18	; 18
    2e60:	08 95       	ret
	switch (Copy_PORT) {
	case PORTA_ID:
		TOG_BIT(PORTA, Copy_PIN);
		break;
	case PORTB_ID:
		TOG_BIT(PORTB, Copy_PIN);
    2e62:	28 b3       	in	r18, 0x18	; 24
    2e64:	81 e0       	ldi	r24, 0x01	; 1
    2e66:	90 e0       	ldi	r25, 0x00	; 0
    2e68:	02 c0       	rjmp	.+4      	; 0x2e6e <GPIO_TogglePinValue+0x4a>
    2e6a:	88 0f       	add	r24, r24
    2e6c:	99 1f       	adc	r25, r25
    2e6e:	6a 95       	dec	r22
    2e70:	e2 f7       	brpl	.-8      	; 0x2e6a <GPIO_TogglePinValue+0x46>
    2e72:	28 27       	eor	r18, r24
    2e74:	28 bb       	out	0x18, r18	; 24
    2e76:	08 95       	ret
		break;
	case PORTC_ID:
		TOG_BIT(PORTC, Copy_PIN);
    2e78:	25 b3       	in	r18, 0x15	; 21
    2e7a:	81 e0       	ldi	r24, 0x01	; 1
    2e7c:	90 e0       	ldi	r25, 0x00	; 0
    2e7e:	02 c0       	rjmp	.+4      	; 0x2e84 <GPIO_TogglePinValue+0x60>
    2e80:	88 0f       	add	r24, r24
    2e82:	99 1f       	adc	r25, r25
    2e84:	6a 95       	dec	r22
    2e86:	e2 f7       	brpl	.-8      	; 0x2e80 <GPIO_TogglePinValue+0x5c>
    2e88:	28 27       	eor	r18, r24
    2e8a:	25 bb       	out	0x15, r18	; 21
    2e8c:	08 95       	ret

00002e8e <GPIO_SetPortDirection>:
		TOG_BIT(PORTD, Copy_PIN);
		break;
	}
}
void GPIO_SetPortDirection(u8 Copy_PORT, u8 Copy_Direction) {
	if (Copy_Direction == PORT_OUTPUT) {
    2e8e:	6f 3f       	cpi	r22, 0xFF	; 255
    2e90:	59 f0       	breq	.+22     	; 0x2ea8 <GPIO_SetPortDirection+0x1a>
		case PORTD_ID:
			DDRD = PORT_OUTPUT;
			;
			break;
		}
	} else if (Copy_Direction == PORT_INPUT) {
    2e92:	66 23       	and	r22, r22
    2e94:	41 f4       	brne	.+16     	; 0x2ea6 <GPIO_SetPortDirection+0x18>
		switch (Copy_PORT) {
    2e96:	81 30       	cpi	r24, 0x01	; 1
    2e98:	c9 f0       	breq	.+50     	; 0x2ecc <GPIO_SetPortDirection+0x3e>
    2e9a:	81 30       	cpi	r24, 0x01	; 1
    2e9c:	78 f0       	brcs	.+30     	; 0x2ebc <GPIO_SetPortDirection+0x2e>
    2e9e:	82 30       	cpi	r24, 0x02	; 2
    2ea0:	99 f0       	breq	.+38     	; 0x2ec8 <GPIO_SetPortDirection+0x3a>
    2ea2:	83 30       	cpi	r24, 0x03	; 3
    2ea4:	79 f0       	breq	.+30     	; 0x2ec4 <GPIO_SetPortDirection+0x36>
    2ea6:	08 95       	ret
		break;
	}
}
void GPIO_SetPortDirection(u8 Copy_PORT, u8 Copy_Direction) {
	if (Copy_Direction == PORT_OUTPUT) {
		switch (Copy_PORT) {
    2ea8:	81 30       	cpi	r24, 0x01	; 1
    2eaa:	a1 f0       	breq	.+40     	; 0x2ed4 <GPIO_SetPortDirection+0x46>
    2eac:	81 30       	cpi	r24, 0x01	; 1
    2eae:	40 f0       	brcs	.+16     	; 0x2ec0 <GPIO_SetPortDirection+0x32>
    2eb0:	82 30       	cpi	r24, 0x02	; 2
    2eb2:	71 f0       	breq	.+28     	; 0x2ed0 <GPIO_SetPortDirection+0x42>
    2eb4:	83 30       	cpi	r24, 0x03	; 3
    2eb6:	b9 f7       	brne	.-18     	; 0x2ea6 <GPIO_SetPortDirection+0x18>
			break;
		case PORTC_ID:
			DDRC = PORT_OUTPUT;
			break;
		case PORTD_ID:
			DDRD = PORT_OUTPUT;
    2eb8:	61 bb       	out	0x11, r22	; 17
    2eba:	08 95       	ret
			break;
		}
	} else if (Copy_Direction == PORT_INPUT) {
		switch (Copy_PORT) {
		case PORTA_ID:
			DDRA = PORT_INPUT;
    2ebc:	1a ba       	out	0x1a, r1	; 26
    2ebe:	08 95       	ret
}
void GPIO_SetPortDirection(u8 Copy_PORT, u8 Copy_Direction) {
	if (Copy_Direction == PORT_OUTPUT) {
		switch (Copy_PORT) {
		case PORTA_ID:
			DDRA = PORT_OUTPUT;
    2ec0:	6a bb       	out	0x1a, r22	; 26
    2ec2:	08 95       	ret
			break;
		case PORTC_ID:
			DDRC = PORT_INPUT;
			break;
		case PORTD_ID:
			DDRD = PORT_INPUT;
    2ec4:	11 ba       	out	0x11, r1	; 17
    2ec6:	08 95       	ret
			break;
		case PORTB_ID:
			DDRB = PORT_INPUT;
			break;
		case PORTC_ID:
			DDRC = PORT_INPUT;
    2ec8:	14 ba       	out	0x14, r1	; 20
    2eca:	08 95       	ret
		switch (Copy_PORT) {
		case PORTA_ID:
			DDRA = PORT_INPUT;
			break;
		case PORTB_ID:
			DDRB = PORT_INPUT;
    2ecc:	17 ba       	out	0x17, r1	; 23
    2ece:	08 95       	ret
			break;
		case PORTB_ID:
			DDRB = PORT_OUTPUT;
			break;
		case PORTC_ID:
			DDRC = PORT_OUTPUT;
    2ed0:	64 bb       	out	0x14, r22	; 20
    2ed2:	08 95       	ret
		switch (Copy_PORT) {
		case PORTA_ID:
			DDRA = PORT_OUTPUT;
			break;
		case PORTB_ID:
			DDRB = PORT_OUTPUT;
    2ed4:	67 bb       	out	0x17, r22	; 23
    2ed6:	08 95       	ret

00002ed8 <GPIO_WritePortValue>:
			break;
		}
	}
}
void GPIO_WritePortValue(u8 Copy_PORT, u8 Copy_Value) {
	switch (Copy_PORT) {
    2ed8:	81 30       	cpi	r24, 0x01	; 1
    2eda:	59 f0       	breq	.+22     	; 0x2ef2 <GPIO_WritePortValue+0x1a>
    2edc:	81 30       	cpi	r24, 0x01	; 1
    2ede:	28 f0       	brcs	.+10     	; 0x2eea <GPIO_WritePortValue+0x12>
    2ee0:	82 30       	cpi	r24, 0x02	; 2
    2ee2:	49 f0       	breq	.+18     	; 0x2ef6 <GPIO_WritePortValue+0x1e>
    2ee4:	83 30       	cpi	r24, 0x03	; 3
    2ee6:	19 f0       	breq	.+6      	; 0x2eee <GPIO_WritePortValue+0x16>
    2ee8:	08 95       	ret
	case PORTA_ID:
		PORTA = Copy_Value;
    2eea:	6b bb       	out	0x1b, r22	; 27
    2eec:	08 95       	ret
		break;
	case PORTC_ID:
		PORTC = Copy_Value;
		break;
	case PORTD_ID:
		PORTD = Copy_Value;
    2eee:	62 bb       	out	0x12, r22	; 18
    2ef0:	08 95       	ret
	switch (Copy_PORT) {
	case PORTA_ID:
		PORTA = Copy_Value;
		break;
	case PORTB_ID:
		PORTB = Copy_Value;
    2ef2:	68 bb       	out	0x18, r22	; 24
    2ef4:	08 95       	ret
		break;
	case PORTC_ID:
		PORTC = Copy_Value;
    2ef6:	65 bb       	out	0x15, r22	; 21
    2ef8:	08 95       	ret

00002efa <GPIO_ReadPortValue>:
		break;
	}
}
u8 GPIO_ReadPortValue(u8 Copy_PORT) {
	u8 LOC_Statues = 0;
	switch (Copy_PORT) {
    2efa:	81 30       	cpi	r24, 0x01	; 1
    2efc:	61 f0       	breq	.+24     	; 0x2f16 <GPIO_ReadPortValue+0x1c>
    2efe:	81 30       	cpi	r24, 0x01	; 1
    2f00:	30 f0       	brcs	.+12     	; 0x2f0e <GPIO_ReadPortValue+0x14>
    2f02:	82 30       	cpi	r24, 0x02	; 2
    2f04:	51 f0       	breq	.+20     	; 0x2f1a <GPIO_ReadPortValue+0x20>
    2f06:	83 30       	cpi	r24, 0x03	; 3
    2f08:	21 f0       	breq	.+8      	; 0x2f12 <GPIO_ReadPortValue+0x18>
    2f0a:	80 e0       	ldi	r24, 0x00	; 0
    2f0c:	08 95       	ret
	case PORTA_ID:
		LOC_Statues = PINA;
    2f0e:	89 b3       	in	r24, 0x19	; 25
    2f10:	08 95       	ret
		break;
	case PORTC_ID:
		LOC_Statues = PINC;
		break;
	case PORTD_ID:
		LOC_Statues = PIND;
    2f12:	80 b3       	in	r24, 0x10	; 16
		break;
	}
	return LOC_Statues;
}
    2f14:	08 95       	ret
	switch (Copy_PORT) {
	case PORTA_ID:
		LOC_Statues = PINA;
		break;
	case PORTB_ID:
		LOC_Statues = PINB;
    2f16:	86 b3       	in	r24, 0x16	; 22
    2f18:	08 95       	ret
		break;
	case PORTC_ID:
		LOC_Statues = PINC;
    2f1a:	83 b3       	in	r24, 0x13	; 19
    2f1c:	08 95       	ret

00002f1e <GPIO_WriteLowNibbleValue>:
		break;
	}
	return LOC_Statues;
}
void GPIO_WriteLowNibbleValue(u8 Copy_PORT, u8 Copy_Value) {
	Copy_Value &= 0x0f;
    2f1e:	6f 70       	andi	r22, 0x0F	; 15
	switch (Copy_PORT) {
    2f20:	81 30       	cpi	r24, 0x01	; 1
    2f22:	a9 f0       	breq	.+42     	; 0x2f4e <GPIO_WriteLowNibbleValue+0x30>
    2f24:	81 30       	cpi	r24, 0x01	; 1
    2f26:	28 f0       	brcs	.+10     	; 0x2f32 <GPIO_WriteLowNibbleValue+0x14>
    2f28:	82 30       	cpi	r24, 0x02	; 2
    2f2a:	c1 f0       	breq	.+48     	; 0x2f5c <GPIO_WriteLowNibbleValue+0x3e>
    2f2c:	83 30       	cpi	r24, 0x03	; 3
    2f2e:	41 f0       	breq	.+16     	; 0x2f40 <GPIO_WriteLowNibbleValue+0x22>
    2f30:	08 95       	ret
	case PORTA_ID:
		PORTA &= 0xf0;
    2f32:	8b b3       	in	r24, 0x1b	; 27
    2f34:	80 7f       	andi	r24, 0xF0	; 240
    2f36:	8b bb       	out	0x1b, r24	; 27
		PORTA |= Copy_Value;
    2f38:	8b b3       	in	r24, 0x1b	; 27
    2f3a:	68 2b       	or	r22, r24
    2f3c:	6b bb       	out	0x1b, r22	; 27
    2f3e:	08 95       	ret
	case PORTC_ID:
		PORTC &= 0xf0;
		PORTC |= Copy_Value;
		break;
	case PORTD_ID:
		PORTD &= 0xf0;
    2f40:	82 b3       	in	r24, 0x12	; 18
    2f42:	80 7f       	andi	r24, 0xF0	; 240
    2f44:	82 bb       	out	0x12, r24	; 18
		PORTD |= Copy_Value;
    2f46:	82 b3       	in	r24, 0x12	; 18
    2f48:	68 2b       	or	r22, r24
    2f4a:	62 bb       	out	0x12, r22	; 18
    2f4c:	08 95       	ret
	case PORTA_ID:
		PORTA &= 0xf0;
		PORTA |= Copy_Value;
		break;
	case PORTB_ID:
		PORTB &= 0xf0;
    2f4e:	88 b3       	in	r24, 0x18	; 24
    2f50:	80 7f       	andi	r24, 0xF0	; 240
    2f52:	88 bb       	out	0x18, r24	; 24
		PORTB |= Copy_Value;
    2f54:	88 b3       	in	r24, 0x18	; 24
    2f56:	68 2b       	or	r22, r24
    2f58:	68 bb       	out	0x18, r22	; 24
    2f5a:	08 95       	ret
		break;
	case PORTC_ID:
		PORTC &= 0xf0;
    2f5c:	85 b3       	in	r24, 0x15	; 21
    2f5e:	80 7f       	andi	r24, 0xF0	; 240
    2f60:	85 bb       	out	0x15, r24	; 21
		PORTC |= Copy_Value;
    2f62:	85 b3       	in	r24, 0x15	; 21
    2f64:	68 2b       	or	r22, r24
    2f66:	65 bb       	out	0x15, r22	; 21
    2f68:	08 95       	ret

00002f6a <GPIO_WriteHighNibbleValue>:
		PORTD |= Copy_Value;
		break;
	}
}
void GPIO_WriteHighNibbleValue(u8 Copy_PORT, u8 Copy_Value) {
	Copy_Value = (Copy_Value << 4);
    2f6a:	62 95       	swap	r22
    2f6c:	60 7f       	andi	r22, 0xF0	; 240
	switch (Copy_PORT) {
    2f6e:	81 30       	cpi	r24, 0x01	; 1
    2f70:	a9 f0       	breq	.+42     	; 0x2f9c <GPIO_WriteHighNibbleValue+0x32>
    2f72:	81 30       	cpi	r24, 0x01	; 1
    2f74:	28 f0       	brcs	.+10     	; 0x2f80 <GPIO_WriteHighNibbleValue+0x16>
    2f76:	82 30       	cpi	r24, 0x02	; 2
    2f78:	c1 f0       	breq	.+48     	; 0x2faa <GPIO_WriteHighNibbleValue+0x40>
    2f7a:	83 30       	cpi	r24, 0x03	; 3
    2f7c:	41 f0       	breq	.+16     	; 0x2f8e <GPIO_WriteHighNibbleValue+0x24>
    2f7e:	08 95       	ret
	case PORTA_ID:
		PORTA &= 0x0f;
    2f80:	8b b3       	in	r24, 0x1b	; 27
    2f82:	8f 70       	andi	r24, 0x0F	; 15
    2f84:	8b bb       	out	0x1b, r24	; 27
		PORTA |= Copy_Value;
    2f86:	8b b3       	in	r24, 0x1b	; 27
    2f88:	68 2b       	or	r22, r24
    2f8a:	6b bb       	out	0x1b, r22	; 27
    2f8c:	08 95       	ret
	case PORTC_ID:
		PORTC &= 0x0f;
		PORTC |= Copy_Value;
		break;
	case PORTD_ID:
		PORTD &= 0x0f;
    2f8e:	82 b3       	in	r24, 0x12	; 18
    2f90:	8f 70       	andi	r24, 0x0F	; 15
    2f92:	82 bb       	out	0x12, r24	; 18
		PORTD |= Copy_Value;
    2f94:	82 b3       	in	r24, 0x12	; 18
    2f96:	68 2b       	or	r22, r24
    2f98:	62 bb       	out	0x12, r22	; 18
    2f9a:	08 95       	ret
	case PORTA_ID:
		PORTA &= 0x0f;
		PORTA |= Copy_Value;
		break;
	case PORTB_ID:
		PORTB &= 0x0f;
    2f9c:	88 b3       	in	r24, 0x18	; 24
    2f9e:	8f 70       	andi	r24, 0x0F	; 15
    2fa0:	88 bb       	out	0x18, r24	; 24
		PORTB |= Copy_Value;
    2fa2:	88 b3       	in	r24, 0x18	; 24
    2fa4:	68 2b       	or	r22, r24
    2fa6:	68 bb       	out	0x18, r22	; 24
    2fa8:	08 95       	ret
		break;
	case PORTC_ID:
		PORTC &= 0x0f;
    2faa:	85 b3       	in	r24, 0x15	; 21
    2fac:	8f 70       	andi	r24, 0x0F	; 15
    2fae:	85 bb       	out	0x15, r24	; 21
		PORTC |= Copy_Value;
    2fb0:	85 b3       	in	r24, 0x15	; 21
    2fb2:	68 2b       	or	r22, r24
    2fb4:	65 bb       	out	0x15, r22	; 21
    2fb6:	08 95       	ret

00002fb8 <GPIO_SetLowNibbleDirection>:
		PORTD |= Copy_Value;
		break;
	}
}
void GPIO_SetLowNibbleDirection(u8 Copy_PORT , u8 Copy_Direction){
		switch (Copy_PORT) {
    2fb8:	81 30       	cpi	r24, 0x01	; 1
    2fba:	a9 f0       	breq	.+42     	; 0x2fe6 <GPIO_SetLowNibbleDirection+0x2e>
    2fbc:	81 30       	cpi	r24, 0x01	; 1
    2fbe:	28 f0       	brcs	.+10     	; 0x2fca <GPIO_SetLowNibbleDirection+0x12>
    2fc0:	82 30       	cpi	r24, 0x02	; 2
    2fc2:	c1 f0       	breq	.+48     	; 0x2ff4 <GPIO_SetLowNibbleDirection+0x3c>
    2fc4:	83 30       	cpi	r24, 0x03	; 3
    2fc6:	41 f0       	breq	.+16     	; 0x2fd8 <GPIO_SetLowNibbleDirection+0x20>
    2fc8:	08 95       	ret
		case PORTA_ID:
			DDRA &= 0xf0;
    2fca:	8a b3       	in	r24, 0x1a	; 26
    2fcc:	80 7f       	andi	r24, 0xF0	; 240
    2fce:	8a bb       	out	0x1a, r24	; 26
			DDRA |= Copy_Direction;
    2fd0:	8a b3       	in	r24, 0x1a	; 26
    2fd2:	86 2b       	or	r24, r22
    2fd4:	8a bb       	out	0x1a, r24	; 26
    2fd6:	08 95       	ret
		case PORTC_ID:
			DDRC &= 0xf0;
			DDRC |= Copy_Direction;
			break;
		case PORTD_ID:
			DDRD &= 0xf0;
    2fd8:	81 b3       	in	r24, 0x11	; 17
    2fda:	80 7f       	andi	r24, 0xF0	; 240
    2fdc:	81 bb       	out	0x11, r24	; 17
			DDRD |=Copy_Direction;
    2fde:	81 b3       	in	r24, 0x11	; 17
    2fe0:	86 2b       	or	r24, r22
    2fe2:	81 bb       	out	0x11, r24	; 17
    2fe4:	08 95       	ret
		case PORTA_ID:
			DDRA &= 0xf0;
			DDRA |= Copy_Direction;
			break;
		case PORTB_ID:
			DDRB &= 0xf0;
    2fe6:	87 b3       	in	r24, 0x17	; 23
    2fe8:	80 7f       	andi	r24, 0xF0	; 240
    2fea:	87 bb       	out	0x17, r24	; 23
			DDRB |= Copy_Direction;
    2fec:	87 b3       	in	r24, 0x17	; 23
    2fee:	86 2b       	or	r24, r22
    2ff0:	87 bb       	out	0x17, r24	; 23
    2ff2:	08 95       	ret
			break;
		case PORTC_ID:
			DDRC &= 0xf0;
    2ff4:	84 b3       	in	r24, 0x14	; 20
    2ff6:	80 7f       	andi	r24, 0xF0	; 240
    2ff8:	84 bb       	out	0x14, r24	; 20
			DDRC |= Copy_Direction;
    2ffa:	84 b3       	in	r24, 0x14	; 20
    2ffc:	86 2b       	or	r24, r22
    2ffe:	84 bb       	out	0x14, r24	; 20
    3000:	08 95       	ret

00003002 <GPIO_SetHighNibbleDirection>:
			DDRD &= 0xf0;
			DDRD |=Copy_Direction;
			break;
}}
void GPIO_SetHighNibbleDirection(u8 Copy_PORT, u8 Copy_Direction){
	switch (Copy_PORT) {
    3002:	81 30       	cpi	r24, 0x01	; 1
    3004:	a9 f0       	breq	.+42     	; 0x3030 <GPIO_SetHighNibbleDirection+0x2e>
    3006:	81 30       	cpi	r24, 0x01	; 1
    3008:	28 f0       	brcs	.+10     	; 0x3014 <GPIO_SetHighNibbleDirection+0x12>
    300a:	82 30       	cpi	r24, 0x02	; 2
    300c:	c1 f0       	breq	.+48     	; 0x303e <GPIO_SetHighNibbleDirection+0x3c>
    300e:	83 30       	cpi	r24, 0x03	; 3
    3010:	41 f0       	breq	.+16     	; 0x3022 <GPIO_SetHighNibbleDirection+0x20>
    3012:	08 95       	ret
	case PORTA_ID:
		DDRA &= 0x0f;
    3014:	8a b3       	in	r24, 0x1a	; 26
    3016:	8f 70       	andi	r24, 0x0F	; 15
    3018:	8a bb       	out	0x1a, r24	; 26
		DDRA |= Copy_Direction;
    301a:	8a b3       	in	r24, 0x1a	; 26
    301c:	86 2b       	or	r24, r22
    301e:	8a bb       	out	0x1a, r24	; 26
    3020:	08 95       	ret
	case PORTC_ID:
		DDRC &= 0x0f;
		DDRC |= Copy_Direction;
		break;
	case PORTD_ID:
		DDRD &= 0x0f;
    3022:	81 b3       	in	r24, 0x11	; 17
    3024:	8f 70       	andi	r24, 0x0F	; 15
    3026:	81 bb       	out	0x11, r24	; 17
		DDRD |=Copy_Direction;
    3028:	81 b3       	in	r24, 0x11	; 17
    302a:	86 2b       	or	r24, r22
    302c:	81 bb       	out	0x11, r24	; 17
    302e:	08 95       	ret
	case PORTA_ID:
		DDRA &= 0x0f;
		DDRA |= Copy_Direction;
		break;
	case PORTB_ID:
		DDRB &= 0x0f;
    3030:	87 b3       	in	r24, 0x17	; 23
    3032:	8f 70       	andi	r24, 0x0F	; 15
    3034:	87 bb       	out	0x17, r24	; 23
		DDRB |= Copy_Direction;
    3036:	87 b3       	in	r24, 0x17	; 23
    3038:	86 2b       	or	r24, r22
    303a:	87 bb       	out	0x17, r24	; 23
    303c:	08 95       	ret
		break;
	case PORTC_ID:
		DDRC &= 0x0f;
    303e:	84 b3       	in	r24, 0x14	; 20
    3040:	8f 70       	andi	r24, 0x0F	; 15
    3042:	84 bb       	out	0x14, r24	; 20
		DDRC |= Copy_Direction;
    3044:	84 b3       	in	r24, 0x14	; 20
    3046:	86 2b       	or	r24, r22
    3048:	84 bb       	out	0x14, r24	; 20
    304a:	08 95       	ret

0000304c <LCD_SendExtraChar>:
	}
	_delay_ms(1);
}
void LCD_SendExtraChar(u8 CopyRow, u8 CopyCol) {

}
    304c:	08 95       	ret

0000304e <LCD_fallingEdge>:
void LCD_ClearScreen() {
	LCD_SendCommand(lcd_Clear);
	_delay_ms(10);
}

static void LCD_fallingEdge() {
    304e:	0f 93       	push	r16
    3050:	1f 93       	push	r17
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_EN, LOGIC_HIGH);
    3052:	82 e0       	ldi	r24, 0x02	; 2
    3054:	62 e0       	ldi	r22, 0x02	; 2
    3056:	41 e0       	ldi	r20, 0x01	; 1
    3058:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    305c:	0a ef       	ldi	r16, 0xFA	; 250
    305e:	10 e0       	ldi	r17, 0x00	; 0
    3060:	c8 01       	movw	r24, r16
    3062:	01 97       	sbiw	r24, 0x01	; 1
    3064:	f1 f7       	brne	.-4      	; 0x3062 <LCD_fallingEdge+0x14>
	_delay_ms(1);
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_EN, LOGIC_LOW);
    3066:	82 e0       	ldi	r24, 0x02	; 2
    3068:	62 e0       	ldi	r22, 0x02	; 2
    306a:	40 e0       	ldi	r20, 0x00	; 0
    306c:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
    3070:	c8 01       	movw	r24, r16
    3072:	01 97       	sbiw	r24, 0x01	; 1
    3074:	f1 f7       	brne	.-4      	; 0x3072 <LCD_fallingEdge+0x24>
	_delay_ms(1);
}
    3076:	1f 91       	pop	r17
    3078:	0f 91       	pop	r16
    307a:	08 95       	ret

0000307c <LCD_SendCommand>:
	LCD_fallingEdge();
#endif
	_delay_ms(1);
}

void LCD_SendCommand(u8 CopyCommand) {
    307c:	1f 93       	push	r17
    307e:	18 2f       	mov	r17, r24
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_RS, LOGIC_LOW);
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_RW, LOGIC_LOW);
	GPIO_WritePortValue(LCD_DATA_PORT, CopyCommand);
	LCD_fallingEdge();
#elif LCD_MODE ==4
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_RS, LOGIC_LOW);
    3080:	82 e0       	ldi	r24, 0x02	; 2
    3082:	60 e0       	ldi	r22, 0x00	; 0
    3084:	40 e0       	ldi	r20, 0x00	; 0
    3086:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_RW, LOGIC_LOW);
    308a:	82 e0       	ldi	r24, 0x02	; 2
    308c:	61 e0       	ldi	r22, 0x01	; 1
    308e:	40 e0       	ldi	r20, 0x00	; 0
    3090:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
	GPIO_WriteHighNibbleValue(LCD_DATA_PORT, CopyCommand >> 4);
    3094:	61 2f       	mov	r22, r17
    3096:	62 95       	swap	r22
    3098:	6f 70       	andi	r22, 0x0F	; 15
    309a:	82 e0       	ldi	r24, 0x02	; 2
    309c:	0e 94 b5 17 	call	0x2f6a	; 0x2f6a <GPIO_WriteHighNibbleValue>
	LCD_fallingEdge();
    30a0:	0e 94 27 18 	call	0x304e	; 0x304e <LCD_fallingEdge>
	GPIO_WriteHighNibbleValue(LCD_DATA_PORT, CopyCommand);
    30a4:	82 e0       	ldi	r24, 0x02	; 2
    30a6:	61 2f       	mov	r22, r17
    30a8:	0e 94 b5 17 	call	0x2f6a	; 0x2f6a <GPIO_WriteHighNibbleValue>
	LCD_fallingEdge();
    30ac:	0e 94 27 18 	call	0x304e	; 0x304e <LCD_fallingEdge>
    30b0:	8a ef       	ldi	r24, 0xFA	; 250
    30b2:	90 e0       	ldi	r25, 0x00	; 0
    30b4:	01 97       	sbiw	r24, 0x01	; 1
    30b6:	f1 f7       	brne	.-4      	; 0x30b4 <LCD_SendCommand+0x38>
#endif
	_delay_ms(1);
}
    30b8:	1f 91       	pop	r17
    30ba:	08 95       	ret

000030bc <LCD_ClearScreen>:
void LCD_SendExtraChar(u8 CopyRow, u8 CopyCol) {

}

void LCD_ClearScreen() {
	LCD_SendCommand(lcd_Clear);
    30bc:	81 e0       	ldi	r24, 0x01	; 1
    30be:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    30c2:	84 ec       	ldi	r24, 0xC4	; 196
    30c4:	99 e0       	ldi	r25, 0x09	; 9
    30c6:	01 97       	sbiw	r24, 0x01	; 1
    30c8:	f1 f7       	brne	.-4      	; 0x30c6 <LCD_ClearScreen+0xa>
	_delay_ms(10);
}
    30ca:	08 95       	ret

000030cc <LCD_SetPosition>:

		}

	}
}
void LCD_SetPosition(u8 CopyRow, u8 CopyCol) {
    30cc:	98 2f       	mov	r25, r24
	if (CopyCol < 1 || CopyCol > 16 || CopyRow < 1 || CopyRow > 2) {
    30ce:	86 2f       	mov	r24, r22
    30d0:	81 50       	subi	r24, 0x01	; 1
    30d2:	80 31       	cpi	r24, 0x10	; 16
    30d4:	58 f4       	brcc	.+22     	; 0x30ec <LCD_SetPosition+0x20>
    30d6:	99 23       	and	r25, r25
    30d8:	49 f0       	breq	.+18     	; 0x30ec <LCD_SetPosition+0x20>
    30da:	93 30       	cpi	r25, 0x03	; 3
    30dc:	38 f4       	brcc	.+14     	; 0x30ec <LCD_SetPosition+0x20>
		LCD_SendCommand(lcd_SetCursor);
	} else if (1 == CopyRow) {
    30de:	91 30       	cpi	r25, 0x01	; 1
    30e0:	69 f0       	breq	.+26     	; 0x30fc <LCD_SetPosition+0x30>
		LCD_SendCommand(lcd_SetCursor + (CopyCol - 1));
	} else if (2 == CopyRow) {
		LCD_SendCommand(lcd_SetCursor + (64) + (CopyCol - 1));
    30e2:	86 2f       	mov	r24, r22
    30e4:	81 54       	subi	r24, 0x41	; 65
    30e6:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    30ea:	03 c0       	rjmp	.+6      	; 0x30f2 <LCD_SetPosition+0x26>

	}
}
void LCD_SetPosition(u8 CopyRow, u8 CopyCol) {
	if (CopyCol < 1 || CopyCol > 16 || CopyRow < 1 || CopyRow > 2) {
		LCD_SendCommand(lcd_SetCursor);
    30ec:	80 e8       	ldi	r24, 0x80	; 128
    30ee:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    30f2:	8a ef       	ldi	r24, 0xFA	; 250
    30f4:	90 e0       	ldi	r25, 0x00	; 0
    30f6:	01 97       	sbiw	r24, 0x01	; 1
    30f8:	f1 f7       	brne	.-4      	; 0x30f6 <LCD_SetPosition+0x2a>
		LCD_SendCommand(lcd_SetCursor + (CopyCol - 1));
	} else if (2 == CopyRow) {
		LCD_SendCommand(lcd_SetCursor + (64) + (CopyCol - 1));
	}
	_delay_ms(1);
}
    30fa:	08 95       	ret
}
void LCD_SetPosition(u8 CopyRow, u8 CopyCol) {
	if (CopyCol < 1 || CopyCol > 16 || CopyRow < 1 || CopyRow > 2) {
		LCD_SendCommand(lcd_SetCursor);
	} else if (1 == CopyRow) {
		LCD_SendCommand(lcd_SetCursor + (CopyCol - 1));
    30fc:	86 2f       	mov	r24, r22
    30fe:	81 58       	subi	r24, 0x81	; 129
    3100:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    3104:	f6 cf       	rjmp	.-20     	; 0x30f2 <LCD_SetPosition+0x26>

00003106 <LCD_SendData>:
	LCD_SendCommand(lcd_EntryMode);
	_delay_ms(1);

#endif
}
void LCD_SendData(u8 CopyData) {
    3106:	1f 93       	push	r17
    3108:	18 2f       	mov	r17, r24
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_RW, LOGIC_LOW);

	GPIO_WritePortValue(LCD_DATA_PORT, CopyData);
	LCD_fallingEdge();
#elif LCD_MODE ==4
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_RS, LOGIC_HIGH);
    310a:	82 e0       	ldi	r24, 0x02	; 2
    310c:	60 e0       	ldi	r22, 0x00	; 0
    310e:	41 e0       	ldi	r20, 0x01	; 1
    3110:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
	GPIO_SetPinValue(LCD_CONTROL_PORT, LCD_RW, LOGIC_LOW);
    3114:	82 e0       	ldi	r24, 0x02	; 2
    3116:	61 e0       	ldi	r22, 0x01	; 1
    3118:	40 e0       	ldi	r20, 0x00	; 0
    311a:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>

	GPIO_WriteHighNibbleValue(LCD_DATA_PORT, CopyData >> 4);
    311e:	61 2f       	mov	r22, r17
    3120:	62 95       	swap	r22
    3122:	6f 70       	andi	r22, 0x0F	; 15
    3124:	82 e0       	ldi	r24, 0x02	; 2
    3126:	0e 94 b5 17 	call	0x2f6a	; 0x2f6a <GPIO_WriteHighNibbleValue>
	LCD_fallingEdge();
    312a:	0e 94 27 18 	call	0x304e	; 0x304e <LCD_fallingEdge>
	GPIO_WriteHighNibbleValue(LCD_DATA_PORT, CopyData);
    312e:	82 e0       	ldi	r24, 0x02	; 2
    3130:	61 2f       	mov	r22, r17
    3132:	0e 94 b5 17 	call	0x2f6a	; 0x2f6a <GPIO_WriteHighNibbleValue>
	LCD_fallingEdge();
    3136:	0e 94 27 18 	call	0x304e	; 0x304e <LCD_fallingEdge>
    313a:	8a ef       	ldi	r24, 0xFA	; 250
    313c:	90 e0       	ldi	r25, 0x00	; 0
    313e:	01 97       	sbiw	r24, 0x01	; 1
    3140:	f1 f7       	brne	.-4      	; 0x313e <LCD_SendData+0x38>
#endif
	_delay_ms(1);
}
    3142:	1f 91       	pop	r17
    3144:	08 95       	ret

00003146 <LCD_SendNumber>:
	while (CopyptrString[LOC_ITERATOR] != '\0') {
		LCD_SendData(CopyptrString[LOC_ITERATOR]);
		LOC_ITERATOR++;
	}
}
void LCD_SendNumber(u64 CopyNumber) {
    3146:	2f 92       	push	r2
    3148:	3f 92       	push	r3
    314a:	4f 92       	push	r4
    314c:	5f 92       	push	r5
    314e:	6f 92       	push	r6
    3150:	7f 92       	push	r7
    3152:	8f 92       	push	r8
    3154:	9f 92       	push	r9
    3156:	af 92       	push	r10
    3158:	bf 92       	push	r11
    315a:	cf 92       	push	r12
    315c:	df 92       	push	r13
    315e:	ef 92       	push	r14
    3160:	ff 92       	push	r15
    3162:	0f 93       	push	r16
    3164:	1f 93       	push	r17
    3166:	df 93       	push	r29
    3168:	cf 93       	push	r28
    316a:	cd b7       	in	r28, 0x3d	; 61
    316c:	de b7       	in	r29, 0x3e	; 62
    316e:	2a 97       	sbiw	r28, 0x0a	; 10
    3170:	0f b6       	in	r0, 0x3f	; 63
    3172:	f8 94       	cli
    3174:	de bf       	out	0x3e, r29	; 62
    3176:	0f be       	out	0x3f, r0	; 63
    3178:	cd bf       	out	0x3d, r28	; 61
    317a:	2b 83       	std	Y+3, r18	; 0x03
    317c:	3c 83       	std	Y+4, r19	; 0x04
    317e:	4d 83       	std	Y+5, r20	; 0x05
    3180:	5e 83       	std	Y+6, r21	; 0x06
    3182:	6f 83       	std	Y+7, r22	; 0x07
    3184:	78 87       	std	Y+8, r23	; 0x08
    3186:	89 87       	std	Y+9, r24	; 0x09
    3188:	9a 87       	std	Y+10, r25	; 0x0a
	u64 LOC_u64Reversed = 1;
	if (CopyNumber == 0) {
    318a:	82 2f       	mov	r24, r18
    318c:	83 2b       	or	r24, r19
    318e:	84 2b       	or	r24, r20
    3190:	85 2b       	or	r24, r21
    3192:	86 2b       	or	r24, r22
    3194:	87 2b       	or	r24, r23
    3196:	49 85       	ldd	r20, Y+9	; 0x09
    3198:	84 2b       	or	r24, r20
    319a:	89 2b       	or	r24, r25
    319c:	09 f4       	brne	.+2      	; 0x31a0 <LCD_SendNumber+0x5a>
    319e:	43 c1       	rjmp	.+646    	; 0x3426 <LCD_SendNumber+0x2e0>
		LCD_SendData('0');
    31a0:	99 24       	eor	r9, r9
    31a2:	93 94       	inc	r9
    31a4:	66 24       	eor	r6, r6
    31a6:	33 24       	eor	r3, r3
    31a8:	22 24       	eor	r2, r2
    31aa:	44 24       	eor	r4, r4
    31ac:	55 24       	eor	r5, r5
    31ae:	77 24       	eor	r7, r7
    31b0:	88 24       	eor	r8, r8

	else {

		while (CopyNumber != 0) {

			LOC_u64Reversed = (LOC_u64Reversed * 10) + (CopyNumber % 10);
    31b2:	29 2d       	mov	r18, r9
    31b4:	36 2d       	mov	r19, r6
    31b6:	43 2d       	mov	r20, r3
    31b8:	52 2d       	mov	r21, r2
    31ba:	b2 01       	movw	r22, r4
    31bc:	87 2d       	mov	r24, r7
    31be:	98 2d       	mov	r25, r8
    31c0:	01 e0       	ldi	r16, 0x01	; 1
    31c2:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    31c6:	12 2f       	mov	r17, r18
    31c8:	f3 2e       	mov	r15, r19
    31ca:	e4 2e       	mov	r14, r20
    31cc:	d5 2e       	mov	r13, r21
    31ce:	c6 2e       	mov	r12, r22
    31d0:	b7 2e       	mov	r11, r23
    31d2:	a8 2e       	mov	r10, r24
    31d4:	79 2e       	mov	r7, r25
    31d6:	02 e0       	ldi	r16, 0x02	; 2
    31d8:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    31dc:	82 2e       	mov	r8, r18
    31de:	81 0e       	add	r8, r17
    31e0:	e1 e0       	ldi	r30, 0x01	; 1
    31e2:	81 16       	cp	r8, r17
    31e4:	08 f0       	brcs	.+2      	; 0x31e8 <LCD_SendNumber+0xa2>
    31e6:	e0 e0       	ldi	r30, 0x00	; 0
    31e8:	3f 0d       	add	r19, r15
    31ea:	21 e0       	ldi	r18, 0x01	; 1
    31ec:	3f 15       	cp	r19, r15
    31ee:	08 f0       	brcs	.+2      	; 0x31f2 <LCD_SendNumber+0xac>
    31f0:	20 e0       	ldi	r18, 0x00	; 0
    31f2:	6e 2e       	mov	r6, r30
    31f4:	63 0e       	add	r6, r19
    31f6:	e1 e0       	ldi	r30, 0x01	; 1
    31f8:	63 16       	cp	r6, r19
    31fa:	08 f0       	brcs	.+2      	; 0x31fe <LCD_SendNumber+0xb8>
    31fc:	e0 e0       	ldi	r30, 0x00	; 0
    31fe:	2e 2b       	or	r18, r30
    3200:	4e 0d       	add	r20, r14
    3202:	31 e0       	ldi	r19, 0x01	; 1
    3204:	4e 15       	cp	r20, r14
    3206:	08 f0       	brcs	.+2      	; 0x320a <LCD_SendNumber+0xc4>
    3208:	30 e0       	ldi	r19, 0x00	; 0
    320a:	52 2e       	mov	r5, r18
    320c:	54 0e       	add	r5, r20
    320e:	21 e0       	ldi	r18, 0x01	; 1
    3210:	54 16       	cp	r5, r20
    3212:	08 f0       	brcs	.+2      	; 0x3216 <LCD_SendNumber+0xd0>
    3214:	20 e0       	ldi	r18, 0x00	; 0
    3216:	32 2b       	or	r19, r18
    3218:	5d 0d       	add	r21, r13
    321a:	21 e0       	ldi	r18, 0x01	; 1
    321c:	5d 15       	cp	r21, r13
    321e:	08 f0       	brcs	.+2      	; 0x3222 <LCD_SendNumber+0xdc>
    3220:	20 e0       	ldi	r18, 0x00	; 0
    3222:	43 2e       	mov	r4, r19
    3224:	45 0e       	add	r4, r21
    3226:	31 e0       	ldi	r19, 0x01	; 1
    3228:	45 16       	cp	r4, r21
    322a:	08 f0       	brcs	.+2      	; 0x322e <LCD_SendNumber+0xe8>
    322c:	30 e0       	ldi	r19, 0x00	; 0
    322e:	23 2b       	or	r18, r19
    3230:	6c 0d       	add	r22, r12
    3232:	31 e0       	ldi	r19, 0x01	; 1
    3234:	6c 15       	cp	r22, r12
    3236:	08 f0       	brcs	.+2      	; 0x323a <LCD_SendNumber+0xf4>
    3238:	30 e0       	ldi	r19, 0x00	; 0
    323a:	32 2e       	mov	r3, r18
    323c:	36 0e       	add	r3, r22
    323e:	21 e0       	ldi	r18, 0x01	; 1
    3240:	36 16       	cp	r3, r22
    3242:	08 f0       	brcs	.+2      	; 0x3246 <LCD_SendNumber+0x100>
    3244:	20 e0       	ldi	r18, 0x00	; 0
    3246:	32 2b       	or	r19, r18
    3248:	7b 0d       	add	r23, r11
    324a:	21 e0       	ldi	r18, 0x01	; 1
    324c:	7b 15       	cp	r23, r11
    324e:	08 f0       	brcs	.+2      	; 0x3252 <LCD_SendNumber+0x10c>
    3250:	20 e0       	ldi	r18, 0x00	; 0
    3252:	23 2e       	mov	r2, r19
    3254:	27 0e       	add	r2, r23
    3256:	31 e0       	ldi	r19, 0x01	; 1
    3258:	27 16       	cp	r2, r23
    325a:	08 f0       	brcs	.+2      	; 0x325e <LCD_SendNumber+0x118>
    325c:	30 e0       	ldi	r19, 0x00	; 0
    325e:	23 2b       	or	r18, r19
    3260:	8a 0d       	add	r24, r10
    3262:	31 e0       	ldi	r19, 0x01	; 1
    3264:	8a 15       	cp	r24, r10
    3266:	08 f0       	brcs	.+2      	; 0x326a <LCD_SendNumber+0x124>
    3268:	30 e0       	ldi	r19, 0x00	; 0
    326a:	28 0f       	add	r18, r24
    326c:	29 83       	std	Y+1, r18	; 0x01
    326e:	21 e0       	ldi	r18, 0x01	; 1
    3270:	a9 81       	ldd	r26, Y+1	; 0x01
    3272:	a8 17       	cp	r26, r24
    3274:	08 f0       	brcs	.+2      	; 0x3278 <LCD_SendNumber+0x132>
    3276:	20 e0       	ldi	r18, 0x00	; 0
    3278:	93 2e       	mov	r9, r19
    327a:	92 2a       	or	r9, r18
    327c:	97 0d       	add	r25, r7
    327e:	99 0e       	add	r9, r25
    3280:	2b 81       	ldd	r18, Y+3	; 0x03
    3282:	3c 81       	ldd	r19, Y+4	; 0x04
    3284:	4d 81       	ldd	r20, Y+5	; 0x05
    3286:	5e 81       	ldd	r21, Y+6	; 0x06
    3288:	6f 81       	ldd	r22, Y+7	; 0x07
    328a:	78 85       	ldd	r23, Y+8	; 0x08
    328c:	89 85       	ldd	r24, Y+9	; 0x09
    328e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3290:	aa e0       	ldi	r26, 0x0A	; 10
    3292:	aa 2e       	mov	r10, r26
    3294:	bb 24       	eor	r11, r11
    3296:	cc 24       	eor	r12, r12
    3298:	dd 24       	eor	r13, r13
    329a:	ee 24       	eor	r14, r14
    329c:	ff 24       	eor	r15, r15
    329e:	00 e0       	ldi	r16, 0x00	; 0
    32a0:	10 e0       	ldi	r17, 0x00	; 0
    32a2:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    32a6:	12 2f       	mov	r17, r18
    32a8:	18 0d       	add	r17, r8
    32aa:	f1 e0       	ldi	r31, 0x01	; 1
    32ac:	12 17       	cp	r17, r18
    32ae:	08 f0       	brcs	.+2      	; 0x32b2 <LCD_SendNumber+0x16c>
    32b0:	f0 e0       	ldi	r31, 0x00	; 0
    32b2:	23 2f       	mov	r18, r19
    32b4:	26 0d       	add	r18, r6
    32b6:	e1 e0       	ldi	r30, 0x01	; 1
    32b8:	23 17       	cp	r18, r19
    32ba:	08 f0       	brcs	.+2      	; 0x32be <LCD_SendNumber+0x178>
    32bc:	e0 e0       	ldi	r30, 0x00	; 0
    32be:	0f 2f       	mov	r16, r31
    32c0:	02 0f       	add	r16, r18
    32c2:	31 e0       	ldi	r19, 0x01	; 1
    32c4:	02 17       	cp	r16, r18
    32c6:	08 f0       	brcs	.+2      	; 0x32ca <LCD_SendNumber+0x184>
    32c8:	30 e0       	ldi	r19, 0x00	; 0
    32ca:	e3 2b       	or	r30, r19
    32cc:	24 2f       	mov	r18, r20
    32ce:	25 0d       	add	r18, r5
    32d0:	31 e0       	ldi	r19, 0x01	; 1
    32d2:	24 17       	cp	r18, r20
    32d4:	08 f0       	brcs	.+2      	; 0x32d8 <LCD_SendNumber+0x192>
    32d6:	30 e0       	ldi	r19, 0x00	; 0
    32d8:	fe 2f       	mov	r31, r30
    32da:	f2 0f       	add	r31, r18
    32dc:	41 e0       	ldi	r20, 0x01	; 1
    32de:	f2 17       	cp	r31, r18
    32e0:	08 f0       	brcs	.+2      	; 0x32e4 <LCD_SendNumber+0x19e>
    32e2:	40 e0       	ldi	r20, 0x00	; 0
    32e4:	34 2b       	or	r19, r20
    32e6:	25 2f       	mov	r18, r21
    32e8:	24 0d       	add	r18, r4
    32ea:	41 e0       	ldi	r20, 0x01	; 1
    32ec:	25 17       	cp	r18, r21
    32ee:	08 f0       	brcs	.+2      	; 0x32f2 <LCD_SendNumber+0x1ac>
    32f0:	40 e0       	ldi	r20, 0x00	; 0
    32f2:	e3 2f       	mov	r30, r19
    32f4:	e2 0f       	add	r30, r18
    32f6:	31 e0       	ldi	r19, 0x01	; 1
    32f8:	e2 17       	cp	r30, r18
    32fa:	08 f0       	brcs	.+2      	; 0x32fe <LCD_SendNumber+0x1b8>
    32fc:	30 e0       	ldi	r19, 0x00	; 0
    32fe:	43 2b       	or	r20, r19
    3300:	26 2f       	mov	r18, r22
    3302:	23 0d       	add	r18, r3
    3304:	31 e0       	ldi	r19, 0x01	; 1
    3306:	26 17       	cp	r18, r22
    3308:	08 f0       	brcs	.+2      	; 0x330c <LCD_SendNumber+0x1c6>
    330a:	30 e0       	ldi	r19, 0x00	; 0
    330c:	64 2f       	mov	r22, r20
    330e:	62 0f       	add	r22, r18
    3310:	41 e0       	ldi	r20, 0x01	; 1
    3312:	62 17       	cp	r22, r18
    3314:	08 f0       	brcs	.+2      	; 0x3318 <LCD_SendNumber+0x1d2>
    3316:	40 e0       	ldi	r20, 0x00	; 0
    3318:	34 2b       	or	r19, r20
    331a:	27 2f       	mov	r18, r23
    331c:	22 0d       	add	r18, r2
    331e:	41 e0       	ldi	r20, 0x01	; 1
    3320:	27 17       	cp	r18, r23
    3322:	08 f0       	brcs	.+2      	; 0x3326 <LCD_SendNumber+0x1e0>
    3324:	40 e0       	ldi	r20, 0x00	; 0
    3326:	53 2f       	mov	r21, r19
    3328:	52 0f       	add	r21, r18
    332a:	31 e0       	ldi	r19, 0x01	; 1
    332c:	52 17       	cp	r21, r18
    332e:	08 f0       	brcs	.+2      	; 0x3332 <LCD_SendNumber+0x1ec>
    3330:	30 e0       	ldi	r19, 0x00	; 0
    3332:	43 2b       	or	r20, r19
    3334:	29 81       	ldd	r18, Y+1	; 0x01
    3336:	28 0f       	add	r18, r24
    3338:	31 e0       	ldi	r19, 0x01	; 1
    333a:	28 17       	cp	r18, r24
    333c:	08 f0       	brcs	.+2      	; 0x3340 <LCD_SendNumber+0x1fa>
    333e:	30 e0       	ldi	r19, 0x00	; 0
    3340:	42 0f       	add	r20, r18
    3342:	81 e0       	ldi	r24, 0x01	; 1
    3344:	42 17       	cp	r20, r18
    3346:	08 f0       	brcs	.+2      	; 0x334a <LCD_SendNumber+0x204>
    3348:	80 e0       	ldi	r24, 0x00	; 0
    334a:	38 2b       	or	r19, r24
    334c:	99 0e       	add	r9, r25
    334e:	b3 2f       	mov	r27, r19
    3350:	b9 0d       	add	r27, r9
    3352:	ba 83       	std	Y+2, r27	; 0x02
    3354:	91 2e       	mov	r9, r17
    3356:	60 2e       	mov	r6, r16
    3358:	1f 01       	movw	r2, r30
    335a:	46 2e       	mov	r4, r22
    335c:	55 2e       	mov	r5, r21
    335e:	74 2e       	mov	r7, r20
    3360:	8b 2e       	mov	r8, r27
			CopyNumber /= 10;
    3362:	2b 81       	ldd	r18, Y+3	; 0x03
    3364:	3c 81       	ldd	r19, Y+4	; 0x04
    3366:	4d 81       	ldd	r20, Y+5	; 0x05
    3368:	5e 81       	ldd	r21, Y+6	; 0x06
    336a:	6f 81       	ldd	r22, Y+7	; 0x07
    336c:	78 85       	ldd	r23, Y+8	; 0x08
    336e:	89 85       	ldd	r24, Y+9	; 0x09
    3370:	9a 85       	ldd	r25, Y+10	; 0x0a
    3372:	fa e0       	ldi	r31, 0x0A	; 10
    3374:	af 2e       	mov	r10, r31
    3376:	bb 24       	eor	r11, r11
    3378:	cc 24       	eor	r12, r12
    337a:	dd 24       	eor	r13, r13
    337c:	ee 24       	eor	r14, r14
    337e:	ff 24       	eor	r15, r15
    3380:	00 e0       	ldi	r16, 0x00	; 0
    3382:	10 e0       	ldi	r17, 0x00	; 0
    3384:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    3388:	2b 83       	std	Y+3, r18	; 0x03
    338a:	3c 83       	std	Y+4, r19	; 0x04
    338c:	4d 83       	std	Y+5, r20	; 0x05
    338e:	5e 83       	std	Y+6, r21	; 0x06
    3390:	6f 83       	std	Y+7, r22	; 0x07
    3392:	78 87       	std	Y+8, r23	; 0x08
    3394:	89 87       	std	Y+9, r24	; 0x09
    3396:	9a 87       	std	Y+10, r25	; 0x0a
		LCD_SendData('0');
	}

	else {

		while (CopyNumber != 0) {
    3398:	82 2f       	mov	r24, r18
    339a:	83 2b       	or	r24, r19
    339c:	84 2b       	or	r24, r20
    339e:	85 2b       	or	r24, r21
    33a0:	86 2b       	or	r24, r22
    33a2:	87 2b       	or	r24, r23
    33a4:	e9 85       	ldd	r30, Y+9	; 0x09
    33a6:	8e 2b       	or	r24, r30
    33a8:	89 2b       	or	r24, r25
    33aa:	09 f0       	breq	.+2      	; 0x33ae <LCD_SendNumber+0x268>
    33ac:	02 cf       	rjmp	.-508    	; 0x31b2 <LCD_SendNumber+0x6c>

			LOC_u64Reversed = (LOC_u64Reversed * 10) + (CopyNumber % 10);
			CopyNumber /= 10;

		}
		while (LOC_u64Reversed != 1) {
    33ae:	f1 e0       	ldi	r31, 0x01	; 1
    33b0:	9f 16       	cp	r9, r31
    33b2:	09 f4       	brne	.+2      	; 0x33b6 <LCD_SendNumber+0x270>
    33b4:	54 c0       	rjmp	.+168    	; 0x345e <LCD_SendNumber+0x318>

			LCD_SendData((LOC_u64Reversed % 10) + 48);
    33b6:	29 2d       	mov	r18, r9
    33b8:	36 2d       	mov	r19, r6
    33ba:	43 2d       	mov	r20, r3
    33bc:	52 2d       	mov	r21, r2
    33be:	b2 01       	movw	r22, r4
    33c0:	87 2d       	mov	r24, r7
    33c2:	98 2d       	mov	r25, r8
    33c4:	ea e0       	ldi	r30, 0x0A	; 10
    33c6:	ae 2e       	mov	r10, r30
    33c8:	bb 24       	eor	r11, r11
    33ca:	cc 24       	eor	r12, r12
    33cc:	dd 24       	eor	r13, r13
    33ce:	ee 24       	eor	r14, r14
    33d0:	ff 24       	eor	r15, r15
    33d2:	00 e0       	ldi	r16, 0x00	; 0
    33d4:	10 e0       	ldi	r17, 0x00	; 0
    33d6:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    33da:	82 2f       	mov	r24, r18
    33dc:	80 5d       	subi	r24, 0xD0	; 208
    33de:	0e 94 83 18 	call	0x3106	; 0x3106 <LCD_SendData>
			LOC_u64Reversed /= 10;
    33e2:	29 2d       	mov	r18, r9
    33e4:	36 2d       	mov	r19, r6
    33e6:	43 2d       	mov	r20, r3
    33e8:	52 2d       	mov	r21, r2
    33ea:	b2 01       	movw	r22, r4
    33ec:	87 2d       	mov	r24, r7
    33ee:	98 2d       	mov	r25, r8
    33f0:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    33f4:	92 2e       	mov	r9, r18
    33f6:	63 2e       	mov	r6, r19
    33f8:	34 2e       	mov	r3, r20
    33fa:	25 2e       	mov	r2, r21
    33fc:	2b 01       	movw	r4, r22
    33fe:	78 2e       	mov	r7, r24
    3400:	89 2e       	mov	r8, r25

			LOC_u64Reversed = (LOC_u64Reversed * 10) + (CopyNumber % 10);
			CopyNumber /= 10;

		}
		while (LOC_u64Reversed != 1) {
    3402:	41 e0       	ldi	r20, 0x01	; 1
    3404:	94 16       	cp	r9, r20
    3406:	b9 f6       	brne	.-82     	; 0x33b6 <LCD_SendNumber+0x270>
    3408:	66 20       	and	r6, r6
    340a:	a9 f6       	brne	.-86     	; 0x33b6 <LCD_SendNumber+0x270>
    340c:	33 20       	and	r3, r3
    340e:	99 f6       	brne	.-90     	; 0x33b6 <LCD_SendNumber+0x270>
    3410:	22 20       	and	r2, r2
    3412:	89 f6       	brne	.-94     	; 0x33b6 <LCD_SendNumber+0x270>
    3414:	44 20       	and	r4, r4
    3416:	79 f6       	brne	.-98     	; 0x33b6 <LCD_SendNumber+0x270>
    3418:	55 20       	and	r5, r5
    341a:	69 f6       	brne	.-102    	; 0x33b6 <LCD_SendNumber+0x270>
    341c:	77 20       	and	r7, r7
    341e:	59 f6       	brne	.-106    	; 0x33b6 <LCD_SendNumber+0x270>
    3420:	99 23       	and	r25, r25
    3422:	49 f6       	brne	.-110    	; 0x33b6 <LCD_SendNumber+0x270>
    3424:	03 c0       	rjmp	.+6      	; 0x342c <LCD_SendNumber+0x2e6>
	}
}
void LCD_SendNumber(u64 CopyNumber) {
	u64 LOC_u64Reversed = 1;
	if (CopyNumber == 0) {
		LCD_SendData('0');
    3426:	80 e3       	ldi	r24, 0x30	; 48
    3428:	0e 94 83 18 	call	0x3106	; 0x3106 <LCD_SendData>
			LOC_u64Reversed /= 10;

		}

	}
}
    342c:	2a 96       	adiw	r28, 0x0a	; 10
    342e:	0f b6       	in	r0, 0x3f	; 63
    3430:	f8 94       	cli
    3432:	de bf       	out	0x3e, r29	; 62
    3434:	0f be       	out	0x3f, r0	; 63
    3436:	cd bf       	out	0x3d, r28	; 61
    3438:	cf 91       	pop	r28
    343a:	df 91       	pop	r29
    343c:	1f 91       	pop	r17
    343e:	0f 91       	pop	r16
    3440:	ff 90       	pop	r15
    3442:	ef 90       	pop	r14
    3444:	df 90       	pop	r13
    3446:	cf 90       	pop	r12
    3448:	bf 90       	pop	r11
    344a:	af 90       	pop	r10
    344c:	9f 90       	pop	r9
    344e:	8f 90       	pop	r8
    3450:	7f 90       	pop	r7
    3452:	6f 90       	pop	r6
    3454:	5f 90       	pop	r5
    3456:	4f 90       	pop	r4
    3458:	3f 90       	pop	r3
    345a:	2f 90       	pop	r2
    345c:	08 95       	ret

			LOC_u64Reversed = (LOC_u64Reversed * 10) + (CopyNumber % 10);
			CopyNumber /= 10;

		}
		while (LOC_u64Reversed != 1) {
    345e:	66 20       	and	r6, r6
    3460:	09 f0       	breq	.+2      	; 0x3464 <LCD_SendNumber+0x31e>
    3462:	a9 cf       	rjmp	.-174    	; 0x33b6 <LCD_SendNumber+0x270>
    3464:	33 20       	and	r3, r3
    3466:	09 f0       	breq	.+2      	; 0x346a <LCD_SendNumber+0x324>
    3468:	a6 cf       	rjmp	.-180    	; 0x33b6 <LCD_SendNumber+0x270>
    346a:	22 20       	and	r2, r2
    346c:	09 f0       	breq	.+2      	; 0x3470 <LCD_SendNumber+0x32a>
    346e:	a3 cf       	rjmp	.-186    	; 0x33b6 <LCD_SendNumber+0x270>
    3470:	44 20       	and	r4, r4
    3472:	09 f0       	breq	.+2      	; 0x3476 <LCD_SendNumber+0x330>
    3474:	a0 cf       	rjmp	.-192    	; 0x33b6 <LCD_SendNumber+0x270>
    3476:	55 20       	and	r5, r5
    3478:	09 f0       	breq	.+2      	; 0x347c <LCD_SendNumber+0x336>
    347a:	9d cf       	rjmp	.-198    	; 0x33b6 <LCD_SendNumber+0x270>
    347c:	77 20       	and	r7, r7
    347e:	09 f0       	breq	.+2      	; 0x3482 <LCD_SendNumber+0x33c>
    3480:	9a cf       	rjmp	.-204    	; 0x33b6 <LCD_SendNumber+0x270>
    3482:	88 20       	and	r8, r8
    3484:	99 f2       	breq	.-90     	; 0x342c <LCD_SendNumber+0x2e6>
    3486:	97 cf       	rjmp	.-210    	; 0x33b6 <LCD_SendNumber+0x270>

00003488 <LCD_SendString>:
	GPIO_WriteHighNibbleValue(LCD_DATA_PORT, CopyCommand);
	LCD_fallingEdge();
#endif
	_delay_ms(1);
}
void LCD_SendString(const u8* CopyptrString) {
    3488:	1f 93       	push	r17
    348a:	cf 93       	push	r28
    348c:	df 93       	push	r29
    348e:	ec 01       	movw	r28, r24
	u8 LOC_ITERATOR = 0;
	while (CopyptrString[LOC_ITERATOR] != '\0') {
    3490:	88 81       	ld	r24, Y
    3492:	88 23       	and	r24, r24
    3494:	51 f0       	breq	.+20     	; 0x34aa <LCD_SendString+0x22>
    3496:	10 e0       	ldi	r17, 0x00	; 0
		LCD_SendData(CopyptrString[LOC_ITERATOR]);
    3498:	0e 94 83 18 	call	0x3106	; 0x3106 <LCD_SendData>
		LOC_ITERATOR++;
    349c:	1f 5f       	subi	r17, 0xFF	; 255
#endif
	_delay_ms(1);
}
void LCD_SendString(const u8* CopyptrString) {
	u8 LOC_ITERATOR = 0;
	while (CopyptrString[LOC_ITERATOR] != '\0') {
    349e:	fe 01       	movw	r30, r28
    34a0:	e1 0f       	add	r30, r17
    34a2:	f1 1d       	adc	r31, r1
    34a4:	80 81       	ld	r24, Z
    34a6:	88 23       	and	r24, r24
    34a8:	b9 f7       	brne	.-18     	; 0x3498 <LCD_SendString+0x10>
		LCD_SendData(CopyptrString[LOC_ITERATOR]);
		LOC_ITERATOR++;
	}
}
    34aa:	df 91       	pop	r29
    34ac:	cf 91       	pop	r28
    34ae:	1f 91       	pop	r17
    34b0:	08 95       	ret

000034b2 <LCD_Init>:

#include "LCD_config.h"
#include "LCD_private.h"
#include "LCD_interface.h"

void LCD_Init() {
    34b2:	0f 93       	push	r16
    34b4:	1f 93       	push	r17
    34b6:	84 ed       	ldi	r24, 0xD4	; 212
    34b8:	90 e3       	ldi	r25, 0x30	; 48
    34ba:	01 97       	sbiw	r24, 0x01	; 1
    34bc:	f1 f7       	brne	.-4      	; 0x34ba <LCD_Init+0x8>
	LCD_SendCommand(lcd_EntryMode);
	_delay_ms(1);
#elif LCD_MODE ==4

	_delay_ms(50);
	GPIO_SetHighNibbleDirection(LCD_DATA_PORT, H_NIBBLE_OUTPUT);
    34be:	82 e0       	ldi	r24, 0x02	; 2
    34c0:	60 ef       	ldi	r22, 0xF0	; 240
    34c2:	0e 94 01 18 	call	0x3002	; 0x3002 <GPIO_SetHighNibbleDirection>
	GPIO_SetPinDirection(LCD_CONTROL_PORT, LCD_RS, PIN_OUTPUT);
    34c6:	82 e0       	ldi	r24, 0x02	; 2
    34c8:	60 e0       	ldi	r22, 0x00	; 0
    34ca:	41 e0       	ldi	r20, 0x01	; 1
    34cc:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
	GPIO_SetPinDirection(LCD_CONTROL_PORT, LCD_RW, PIN_OUTPUT);
    34d0:	82 e0       	ldi	r24, 0x02	; 2
    34d2:	61 e0       	ldi	r22, 0x01	; 1
    34d4:	41 e0       	ldi	r20, 0x01	; 1
    34d6:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
	GPIO_SetPinDirection(LCD_CONTROL_PORT, LCD_EN, PIN_OUTPUT);
    34da:	82 e0       	ldi	r24, 0x02	; 2
    34dc:	62 e0       	ldi	r22, 0x02	; 2
    34de:	41 e0       	ldi	r20, 0x01	; 1
    34e0:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
	// Return Home
	LCD_SendCommand(lcd_Home);
    34e4:	82 e0       	ldi	r24, 0x02	; 2
    34e6:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    34ea:	8c e4       	ldi	r24, 0x4C	; 76
    34ec:	9d e1       	ldi	r25, 0x1D	; 29
    34ee:	01 97       	sbiw	r24, 0x01	; 1
    34f0:	f1 f7       	brne	.-4      	; 0x34ee <LCD_Init+0x3c>
	_delay_ms(30);
	// Function Set 4 BIT
	LCD_SendCommand(FOUR_BITS);
    34f2:	88 e2       	ldi	r24, 0x28	; 40
    34f4:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    34f8:	0a ef       	ldi	r16, 0xFA	; 250
    34fa:	10 e0       	ldi	r17, 0x00	; 0
    34fc:	c8 01       	movw	r24, r16
    34fe:	01 97       	sbiw	r24, 0x01	; 1
    3500:	f1 f7       	brne	.-4      	; 0x34fe <LCD_Init+0x4c>
	_delay_ms(1);
	//Display ON / Cursor OFF
	LCD_SendCommand(lcd_DisplayOn_CursorOff);
    3502:	8c e0       	ldi	r24, 0x0C	; 12
    3504:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    3508:	c8 01       	movw	r24, r16
    350a:	01 97       	sbiw	r24, 0x01	; 1
    350c:	f1 f7       	brne	.-4      	; 0x350a <LCD_Init+0x58>
	_delay_ms(1);
	//Clear Screen
	LCD_ClearScreen();
    350e:	0e 94 5e 18 	call	0x30bc	; 0x30bc <LCD_ClearScreen>
	LCD_SendCommand(lcd_EntryMode);
    3512:	86 e0       	ldi	r24, 0x06	; 6
    3514:	0e 94 3e 18 	call	0x307c	; 0x307c <LCD_SendCommand>
    3518:	c8 01       	movw	r24, r16
    351a:	01 97       	sbiw	r24, 0x01	; 1
    351c:	f1 f7       	brne	.-4      	; 0x351a <LCD_Init+0x68>
	_delay_ms(1);

#endif
}
    351e:	1f 91       	pop	r17
    3520:	0f 91       	pop	r16
    3522:	08 95       	ret

00003524 <LED_GetValue>:
}
void LED_Toggle(LED_Type LED_Configration) {
	GPIO_TogglePinValue(LED_Configration.Port, LED_Configration.Pin);

}
u8 LED_GetValue(LED_Type LED_Configration) {
    3524:	df 93       	push	r29
    3526:	cf 93       	push	r28
    3528:	00 d0       	rcall	.+0      	; 0x352a <LED_GetValue+0x6>
    352a:	0f 92       	push	r0
    352c:	cd b7       	in	r28, 0x3d	; 61
    352e:	de b7       	in	r29, 0x3e	; 62
    3530:	96 2f       	mov	r25, r22
    3532:	69 83       	std	Y+1, r22	; 0x01
    3534:	67 2f       	mov	r22, r23
    3536:	7a 83       	std	Y+2, r23	; 0x02
    3538:	8b 83       	std	Y+3, r24	; 0x03
	u8 LOC_Statues =0;
	LOC_Statues= GPIO_GetPinValue(LED_Configration.Port, LED_Configration.Pin);
    353a:	89 2f       	mov	r24, r25
    353c:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <GPIO_GetPinValue>
	return LOC_Statues;
}
    3540:	0f 90       	pop	r0
    3542:	0f 90       	pop	r0
    3544:	0f 90       	pop	r0
    3546:	cf 91       	pop	r28
    3548:	df 91       	pop	r29
    354a:	08 95       	ret

0000354c <LED_Toggle>:
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
				LOGIC_HIGH);
	}

}
void LED_Toggle(LED_Type LED_Configration) {
    354c:	df 93       	push	r29
    354e:	cf 93       	push	r28
    3550:	00 d0       	rcall	.+0      	; 0x3552 <LED_Toggle+0x6>
    3552:	0f 92       	push	r0
    3554:	cd b7       	in	r28, 0x3d	; 61
    3556:	de b7       	in	r29, 0x3e	; 62
    3558:	96 2f       	mov	r25, r22
    355a:	69 83       	std	Y+1, r22	; 0x01
    355c:	67 2f       	mov	r22, r23
    355e:	7a 83       	std	Y+2, r23	; 0x02
    3560:	8b 83       	std	Y+3, r24	; 0x03
	GPIO_TogglePinValue(LED_Configration.Port, LED_Configration.Pin);
    3562:	89 2f       	mov	r24, r25
    3564:	0e 94 12 17 	call	0x2e24	; 0x2e24 <GPIO_TogglePinValue>

}
    3568:	0f 90       	pop	r0
    356a:	0f 90       	pop	r0
    356c:	0f 90       	pop	r0
    356e:	cf 91       	pop	r28
    3570:	df 91       	pop	r29
    3572:	08 95       	ret

00003574 <LED_Off>:
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
				LOGIC_LOW);
	}

}
void LED_Off(LED_Type LED_Configration) {
    3574:	df 93       	push	r29
    3576:	cf 93       	push	r28
    3578:	00 d0       	rcall	.+0      	; 0x357a <LED_Off+0x6>
    357a:	0f 92       	push	r0
    357c:	cd b7       	in	r28, 0x3d	; 61
    357e:	de b7       	in	r29, 0x3e	; 62
    3580:	26 2f       	mov	r18, r22
    3582:	69 83       	std	Y+1, r22	; 0x01
    3584:	7a 83       	std	Y+2, r23	; 0x02
    3586:	8b 83       	std	Y+3, r24	; 0x03
    3588:	67 2f       	mov	r22, r23
	if (LED_Configration.Active_Statue == ACTIVE_HIGH) {
    358a:	81 30       	cpi	r24, 0x01	; 1
    358c:	61 f0       	breq	.+24     	; 0x35a6 <LED_Off+0x32>
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
				LOGIC_LOW);
	} else if (LED_Configration.Active_Statue == ACTIVE_LOW) {
    358e:	88 23       	and	r24, r24
    3590:	21 f4       	brne	.+8      	; 0x359a <LED_Off+0x26>
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
    3592:	82 2f       	mov	r24, r18
    3594:	41 e0       	ldi	r20, 0x01	; 1
    3596:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
				LOGIC_HIGH);
	}

}
    359a:	0f 90       	pop	r0
    359c:	0f 90       	pop	r0
    359e:	0f 90       	pop	r0
    35a0:	cf 91       	pop	r28
    35a2:	df 91       	pop	r29
    35a4:	08 95       	ret
	}

}
void LED_Off(LED_Type LED_Configration) {
	if (LED_Configration.Active_Statue == ACTIVE_HIGH) {
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
    35a6:	82 2f       	mov	r24, r18
    35a8:	40 e0       	ldi	r20, 0x00	; 0
    35aa:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
	} else if (LED_Configration.Active_Statue == ACTIVE_LOW) {
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
				LOGIC_HIGH);
	}

}
    35ae:	0f 90       	pop	r0
    35b0:	0f 90       	pop	r0
    35b2:	0f 90       	pop	r0
    35b4:	cf 91       	pop	r28
    35b6:	df 91       	pop	r29
    35b8:	08 95       	ret

000035ba <LED_On>:

	GPIO_SetPinDirection(LED_Configration.Port, LED_Configration.Pin,
			PIN_OUTPUT);

}
void LED_On(LED_Type LED_Configration) {
    35ba:	df 93       	push	r29
    35bc:	cf 93       	push	r28
    35be:	00 d0       	rcall	.+0      	; 0x35c0 <LED_On+0x6>
    35c0:	0f 92       	push	r0
    35c2:	cd b7       	in	r28, 0x3d	; 61
    35c4:	de b7       	in	r29, 0x3e	; 62
    35c6:	26 2f       	mov	r18, r22
    35c8:	69 83       	std	Y+1, r22	; 0x01
    35ca:	7a 83       	std	Y+2, r23	; 0x02
    35cc:	8b 83       	std	Y+3, r24	; 0x03
    35ce:	67 2f       	mov	r22, r23
	if (LED_Configration.Active_Statue == ACTIVE_HIGH) {
    35d0:	81 30       	cpi	r24, 0x01	; 1
    35d2:	61 f0       	breq	.+24     	; 0x35ec <LED_On+0x32>
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
				LOGIC_HIGH);
	} else if (LED_Configration.Active_Statue == ACTIVE_LOW) {
    35d4:	88 23       	and	r24, r24
    35d6:	21 f4       	brne	.+8      	; 0x35e0 <LED_On+0x26>
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
    35d8:	82 2f       	mov	r24, r18
    35da:	40 e0       	ldi	r20, 0x00	; 0
    35dc:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
				LOGIC_LOW);
	}

}
    35e0:	0f 90       	pop	r0
    35e2:	0f 90       	pop	r0
    35e4:	0f 90       	pop	r0
    35e6:	cf 91       	pop	r28
    35e8:	df 91       	pop	r29
    35ea:	08 95       	ret
			PIN_OUTPUT);

}
void LED_On(LED_Type LED_Configration) {
	if (LED_Configration.Active_Statue == ACTIVE_HIGH) {
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
    35ec:	82 2f       	mov	r24, r18
    35ee:	41 e0       	ldi	r20, 0x01	; 1
    35f0:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <GPIO_SetPinValue>
	} else if (LED_Configration.Active_Statue == ACTIVE_LOW) {
		GPIO_SetPinValue(LED_Configration.Port, LED_Configration.Pin,
				LOGIC_LOW);
	}

}
    35f4:	0f 90       	pop	r0
    35f6:	0f 90       	pop	r0
    35f8:	0f 90       	pop	r0
    35fa:	cf 91       	pop	r28
    35fc:	df 91       	pop	r29
    35fe:	08 95       	ret

00003600 <LED_Init>:

#include "GPIO_interface.h"

#include "LED_interface.h"

void LED_Init(LED_Type LED_Configration) {
    3600:	df 93       	push	r29
    3602:	cf 93       	push	r28
    3604:	00 d0       	rcall	.+0      	; 0x3606 <LED_Init+0x6>
    3606:	0f 92       	push	r0
    3608:	cd b7       	in	r28, 0x3d	; 61
    360a:	de b7       	in	r29, 0x3e	; 62
    360c:	96 2f       	mov	r25, r22
    360e:	69 83       	std	Y+1, r22	; 0x01
    3610:	67 2f       	mov	r22, r23
    3612:	7a 83       	std	Y+2, r23	; 0x02
    3614:	8b 83       	std	Y+3, r24	; 0x03

	GPIO_SetPinDirection(LED_Configration.Port, LED_Configration.Pin,
    3616:	89 2f       	mov	r24, r25
    3618:	41 e0       	ldi	r20, 0x01	; 1
    361a:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
			PIN_OUTPUT);

}
    361e:	0f 90       	pop	r0
    3620:	0f 90       	pop	r0
    3622:	0f 90       	pop	r0
    3624:	cf 91       	pop	r28
    3626:	df 91       	pop	r29
    3628:	08 95       	ret

0000362a <SERVO_SetDegreeOC1B>:
#if FOC==1000000 && PRESCALER==1
oc = 1499+((500)*(Copy_degree/90.0));
#elif  FOC==8000000 && PRESCALER==64
oc = 187-(63)*(Copy_degree/90.0);
#endif
TIMER1_SetCTCB(oc);
    362a:	99 27       	eor	r25, r25
    362c:	87 fd       	sbrc	r24, 7
    362e:	90 95       	com	r25
    3630:	a9 2f       	mov	r26, r25
    3632:	b9 2f       	mov	r27, r25
    3634:	bc 01       	movw	r22, r24
    3636:	cd 01       	movw	r24, r26
    3638:	0e 94 59 11 	call	0x22b2	; 0x22b2 <__floatsisf>
    363c:	20 e0       	ldi	r18, 0x00	; 0
    363e:	30 e0       	ldi	r19, 0x00	; 0
    3640:	44 eb       	ldi	r20, 0xB4	; 180
    3642:	52 e4       	ldi	r21, 0x42	; 66
    3644:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__divsf3>
    3648:	20 e0       	ldi	r18, 0x00	; 0
    364a:	30 e0       	ldi	r19, 0x00	; 0
    364c:	4a ef       	ldi	r20, 0xFA	; 250
    364e:	53 e4       	ldi	r21, 0x43	; 67
    3650:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3654:	20 e0       	ldi	r18, 0x00	; 0
    3656:	30 e6       	ldi	r19, 0x60	; 96
    3658:	4b eb       	ldi	r20, 0xBB	; 187
    365a:	54 e4       	ldi	r21, 0x44	; 68
    365c:	0e 94 56 0f 	call	0x1eac	; 0x1eac <__addsf3>
    3660:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3664:	dc 01       	movw	r26, r24
    3666:	cb 01       	movw	r24, r22
    3668:	0e 94 cc 1b 	call	0x3798	; 0x3798 <TIMER1_SetCTCB>
}
    366c:	08 95       	ret

0000366e <SERVO_SetDegreeOC1A>:
#if FOC==1000000 && PRESCALER==1
oc = 1499+((500)*(Copy_degree/90.0));
#elif  FOC==8000000 && PRESCALER==64
oc = 187-(63)*(Copy_degree/90.0);
#endif
TIMER1_SetCTCA(oc);
    366e:	99 27       	eor	r25, r25
    3670:	87 fd       	sbrc	r24, 7
    3672:	90 95       	com	r25
    3674:	a9 2f       	mov	r26, r25
    3676:	b9 2f       	mov	r27, r25
    3678:	bc 01       	movw	r22, r24
    367a:	cd 01       	movw	r24, r26
    367c:	0e 94 59 11 	call	0x22b2	; 0x22b2 <__floatsisf>
    3680:	20 e0       	ldi	r18, 0x00	; 0
    3682:	30 e0       	ldi	r19, 0x00	; 0
    3684:	44 eb       	ldi	r20, 0xB4	; 180
    3686:	52 e4       	ldi	r21, 0x42	; 66
    3688:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__divsf3>
    368c:	20 e0       	ldi	r18, 0x00	; 0
    368e:	30 e0       	ldi	r19, 0x00	; 0
    3690:	4a ef       	ldi	r20, 0xFA	; 250
    3692:	53 e4       	ldi	r21, 0x43	; 67
    3694:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3698:	20 e0       	ldi	r18, 0x00	; 0
    369a:	30 e6       	ldi	r19, 0x60	; 96
    369c:	4b eb       	ldi	r20, 0xBB	; 187
    369e:	54 e4       	ldi	r21, 0x44	; 68
    36a0:	0e 94 56 0f 	call	0x1eac	; 0x1eac <__addsf3>
    36a4:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    36a8:	dc 01       	movw	r26, r24
    36aa:	cb 01       	movw	r24, r22
    36ac:	0e 94 c9 1b 	call	0x3792	; 0x3792 <TIMER1_SetCTCA>
}
    36b0:	08 95       	ret

000036b2 <TIMER0_Init>:
	SET_BIT(TIMSK , TIMSK_OCIE0);
#endif

#elif TIMER0_WAVEFORM_GENERATION_MODE == TIMER_FAST_PWM_MODE
	/*initialize FAST PWM mode*/
	SET_BIT(TCCR0, TCCR0_WGM00);
    36b2:	83 b7       	in	r24, 0x33	; 51
    36b4:	80 64       	ori	r24, 0x40	; 64
    36b6:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0, TCCR0_WGM01);
    36b8:	83 b7       	in	r24, 0x33	; 51
    36ba:	88 60       	ori	r24, 0x08	; 8
    36bc:	83 bf       	out	0x33, r24	; 51
	/* OC0 MODE */
#if TIMER0_CTC_PWM_MODE==TIMER_CLR_ON_CTC_SET_ON_TOP
	CLR_BIT(TCCR0, TCCR0_COM00);
    36be:	83 b7       	in	r24, 0x33	; 51
    36c0:	8f 7e       	andi	r24, 0xEF	; 239
    36c2:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0, TCCR0_COM01);
    36c4:	83 b7       	in	r24, 0x33	; 51
    36c6:	80 62       	ori	r24, 0x20	; 32
    36c8:	83 bf       	out	0x33, r24	; 51
#elif TIMER0_CTC_PWM_MODE==TIMER_SET_ON_CTC_CLR_ON_TOP
	SET_BIT(TCCR0, TCCR0_COM00);
	SET_BIT(TCCR0, TCCR0_COM01);
#endif
	/*Set the Required CTC Value*/
	OCR0 = TIMER0_CTC_VAL;
    36ca:	1c be       	out	0x3c, r1	; 60

#endif
	/*Set the Required Prescaler*/
	TCCR0 &= TIMER_PRESCALER_MASK;
    36cc:	83 b7       	in	r24, 0x33	; 51
    36ce:	88 7f       	andi	r24, 0xF8	; 248
    36d0:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= TIMER0_PRESCALER;
    36d2:	83 b7       	in	r24, 0x33	; 51
    36d4:	83 60       	ori	r24, 0x03	; 3
    36d6:	83 bf       	out	0x33, r24	; 51
}
    36d8:	08 95       	ret

000036da <TIMER0_EnableINT>:
/*----------------------------------------------------------------------------------------*/
void TIMER0_EnableINT(void) {
	SET_BIT(TIMSK, TIMSK_OCIE0);
    36da:	89 b7       	in	r24, 0x39	; 57
    36dc:	82 60       	ori	r24, 0x02	; 2
    36de:	89 bf       	out	0x39, r24	; 57
}
    36e0:	08 95       	ret

000036e2 <TIMER0_DisableINT>:
/*----------------------------------------------------------------------------------------*/
void TIMER0_DisableINT(void) {
	CLR_BIT(TIMSK, TIMSK_OCIE0);
    36e2:	89 b7       	in	r24, 0x39	; 57
    36e4:	8d 7f       	andi	r24, 0xFD	; 253
    36e6:	89 bf       	out	0x39, r24	; 57
}
    36e8:	08 95       	ret

000036ea <TIMER0_SetPreload>:
/*----------------------------------------------------------------------------------------*/
void TIMER0_SetPreload(u8 Copy_Preload) {
	TCNT0 = Copy_Preload;
    36ea:	82 bf       	out	0x32, r24	; 50
}
    36ec:	08 95       	ret

000036ee <TIMER0_SetCTC>:
/*----------------------------------------------------------------------------------------*/
void TIMER0_SetCTC(u8 Copy_CTC) {
	OCR0 = Copy_CTC;
    36ee:	8c bf       	out	0x3c, r24	; 60

}
    36f0:	08 95       	ret

000036f2 <TIMER0_GetTimerCounterValue>:
/*----------------------------------------------------------------------------------------*/
u8   TIMER0_GetTimerCounterValue(void) {
	return TCNT0;
    36f2:	82 b7       	in	r24, 0x32	; 50
}
    36f4:	08 95       	ret

000036f6 <TIMER0_SetPWMDutyCycle>:
/*----------------------------------------------------------------------------------------*/
void TIMER0_SetPWMDutyCycle(u8 Copy_DutyCycle) {
    36f6:	98 2f       	mov	r25, r24
#if TIMER0_CTC_PWM_MODE==TIMER_SET_ON_CTC_CLR_ON_TOP || TIMER0_CTC_PWM_MODE==TIMER_CLR_ON_CTC_UP_SET_ON_CTC_DOWN
	if(Copy_DutyCycle>=0 && Copy_DutyCycle<=1) {
    36f8:	82 30       	cpi	r24, 0x02	; 2
    36fa:	60 f0       	brcs	.+24     	; 0x3714 <TIMER0_SetPWMDutyCycle+0x1e>
		OCR0=Copy_DutyCycle*255;
	}
	else if(Copy_DutyCycle>=0 && Copy_DutyCycle<=100) {
    36fc:	85 36       	cpi	r24, 0x65	; 101
    36fe:	48 f4       	brcc	.+18     	; 0x3712 <TIMER0_SetPWMDutyCycle+0x1c>
		OCR0=(Copy_DutyCycle*255)/100;
    3700:	8f ef       	ldi	r24, 0xFF	; 255
    3702:	98 9f       	mul	r25, r24
    3704:	c0 01       	movw	r24, r0
    3706:	11 24       	eor	r1, r1
    3708:	64 e6       	ldi	r22, 0x64	; 100
    370a:	70 e0       	ldi	r23, 0x00	; 0
    370c:	0e 94 43 1f 	call	0x3e86	; 0x3e86 <__divmodhi4>
    3710:	6c bf       	out	0x3c, r22	; 60
    3712:	08 95       	ret
}
/*----------------------------------------------------------------------------------------*/
void TIMER0_SetPWMDutyCycle(u8 Copy_DutyCycle) {
#if TIMER0_CTC_PWM_MODE==TIMER_SET_ON_CTC_CLR_ON_TOP || TIMER0_CTC_PWM_MODE==TIMER_CLR_ON_CTC_UP_SET_ON_CTC_DOWN
	if(Copy_DutyCycle>=0 && Copy_DutyCycle<=1) {
		OCR0=Copy_DutyCycle*255;
    3714:	8f ef       	ldi	r24, 0xFF	; 255
    3716:	98 9f       	mul	r25, r24
    3718:	c0 01       	movw	r24, r0
    371a:	11 24       	eor	r1, r1
    371c:	8c bf       	out	0x3c, r24	; 60
    371e:	08 95       	ret

00003720 <TIMER1_Init>:
		SET_BIT(TCCR1A,TCCR1A_WGM10);
		SET_BIT(TCCR1A,TCCR1A_WGM11);
		SET_BIT(TCCR1B,TCCR1B_WGM12);
		SET_BIT(TCCR1B,TCCR1B_WGM13);
	#elif TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
		CLR_BIT(TCCR1A,TCCR1A_WGM10);
    3720:	8f b5       	in	r24, 0x2f	; 47
    3722:	8e 7f       	andi	r24, 0xFE	; 254
    3724:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1A,TCCR1A_WGM11);
    3726:	8f b5       	in	r24, 0x2f	; 47
    3728:	82 60       	ori	r24, 0x02	; 2
    372a:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1B,TCCR1B_WGM12);
    372c:	8e b5       	in	r24, 0x2e	; 46
    372e:	88 60       	ori	r24, 0x08	; 8
    3730:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TCCR1B,TCCR1B_WGM13);
    3732:	8e b5       	in	r24, 0x2e	; 46
    3734:	80 61       	ori	r24, 0x10	; 16
    3736:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TCCR1B,TCCR1B_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_WGM13);
	#endif

	/*Set the require CTC Values*/
	OCR1A = TIMER1_CTCA_VAL ;
    3738:	1b bc       	out	0x2b, r1	; 43
    373a:	1a bc       	out	0x2a, r1	; 42
	OCR1B = TIMER1_CTCB_VAL ;
    373c:	19 bc       	out	0x29, r1	; 41
    373e:	18 bc       	out	0x28, r1	; 40

	/*Set ICR1*/
	#if TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
		ICR1 = TIMER1_ICR1_VAL ;
    3740:	8f e1       	ldi	r24, 0x1F	; 31
    3742:	9e e4       	ldi	r25, 0x4E	; 78
    3744:	97 bd       	out	0x27, r25	; 39
    3746:	86 bd       	out	0x26, r24	; 38

		#if TIMER1_ICR_EDGE == RISING_EDGE
			SET_BIT(TCCR1B , TCCR1B_ICES1) ;
    3748:	8e b5       	in	r24, 0x2e	; 46
    374a:	80 64       	ori	r24, 0x40	; 64
    374c:	8e bd       	out	0x2e, r24	; 46
	/*Set OCR1A mode*/
	#if TIMER1_OCR1A_MODE == TIMER_OC_DISCONNECTED
		CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
		CLR_BIT(TCCR1A , TCCR1A_COM1A1) ;
	#elif TIMER1_OCR1A_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
		CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
    374e:	8f b5       	in	r24, 0x2f	; 47
    3750:	8f 7b       	andi	r24, 0xBF	; 191
    3752:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1A , TCCR1A_COM1A1) ;
    3754:	8f b5       	in	r24, 0x2f	; 47
    3756:	80 68       	ori	r24, 0x80	; 128
    3758:	8f bd       	out	0x2f, r24	; 47
	/*Set OCR1B mode*/
	#if TIMER1_OCR1B_MODE == TIMER_OC_DISCONNECTED
		CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
		CLR_BIT(TCCR1A , TCCR1A_COM1B1) ;
	#elif TIMER1_OCR1B_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
		CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
    375a:	8f b5       	in	r24, 0x2f	; 47
    375c:	8f 7e       	andi	r24, 0xEF	; 239
    375e:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1A , TCCR1A_COM1B1) ;
    3760:	8f b5       	in	r24, 0x2f	; 47
    3762:	80 62       	ori	r24, 0x20	; 32
    3764:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1A , TCCR1A_COM1B1) ;
	#endif

	/*Timer1 PWM Interrupt Enable*/
	#if TIMER1_OVERFLOW_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_TOIE1) ;
    3766:	89 b7       	in	r24, 0x39	; 57
    3768:	8b 7f       	andi	r24, 0xFB	; 251
    376a:	89 bf       	out	0x39, r24	; 57
	#elif TIMER1_OVERFLOW_INTERRUPT == ENABLE
		SET_BIT(TIMSK , TIMSK_TOIE1) ;
	#endif

	#if TIMER1_CTCA_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_OCIE1A) ;
    376c:	89 b7       	in	r24, 0x39	; 57
    376e:	8f 7e       	andi	r24, 0xEF	; 239
    3770:	89 bf       	out	0x39, r24	; 57
	#elif TIMER1_CTCA_INTERRUPT == ENABLE
		SET_BIT(TIMSK , TIMSK_OCIE1A) ;
	#endif

	#if TIMER1_CTCB_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_OCIE1B) ;
    3772:	89 b7       	in	r24, 0x39	; 57
    3774:	87 7f       	andi	r24, 0xF7	; 247
    3776:	89 bf       	out	0x39, r24	; 57
	#elif TIMER1_CTCB_INTERRUPT == ENABLE
		SET_BIT(TIMSK , TIMSK_OCIE1B) ;
	#endif

	#if TIMER1_ICR_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_TICIE1) ;
    3778:	89 b7       	in	r24, 0x39	; 57
    377a:	8f 7d       	andi	r24, 0xDF	; 223
    377c:	89 bf       	out	0x39, r24	; 57
		SET_BIT(TIMSK , TIMSK_TICIE1) ;
	#endif
#endif

	/*Set the Required Prescaler*/
	TCCR1B &= TIMER_PRESCALER_MASK ;
    377e:	8e b5       	in	r24, 0x2e	; 46
    3780:	88 7f       	andi	r24, 0xF8	; 248
    3782:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= TIMER1_PRESCALER ;
    3784:	8e b5       	in	r24, 0x2e	; 46
    3786:	81 60       	ori	r24, 0x01	; 1
    3788:	8e bd       	out	0x2e, r24	; 46


}
    378a:	08 95       	ret

0000378c <TIMER1_SetPreload>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_SetPreload (u16 Copy_Preload){
	TCNT1 = Copy_Preload;
    378c:	9d bd       	out	0x2d, r25	; 45
    378e:	8c bd       	out	0x2c, r24	; 44
}
    3790:	08 95       	ret

00003792 <TIMER1_SetCTCA>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_SetCTCA (u16 Copy_CTCA) {
	OCR1A = Copy_CTCA;
    3792:	9b bd       	out	0x2b, r25	; 43
    3794:	8a bd       	out	0x2a, r24	; 42
}
    3796:	08 95       	ret

00003798 <TIMER1_SetCTCB>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_SetCTCB (u16 Copy_CTCB) {
	OCR1B = Copy_CTCB;
    3798:	99 bd       	out	0x29, r25	; 41
    379a:	88 bd       	out	0x28, r24	; 40
}
    379c:	08 95       	ret

0000379e <TIMER1_SetICR1>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_SetICR1 (u16 Copy_ICR1){
	ICR1 = Copy_ICR1;
    379e:	97 bd       	out	0x27, r25	; 39
    37a0:	86 bd       	out	0x26, r24	; 38
}
    37a2:	08 95       	ret

000037a4 <TIMER1_SetPWMDutyCycleOC1A>:
	} else if (Copy_DutyCycle >= 0 && Copy_DutyCycle <= 100) {
		ICR1 = ((1-Copy_DutyCycle) * 65535) / 100;
	}
#endif
#endif
}
    37a4:	08 95       	ret

000037a6 <TIMER1_SetPWMDutyCycleOC1B>:
	} else if (Copy_DutyCycle >= 0 && Copy_DutyCycle <= 100) {
		ICR1 = ((1-Copy_DutyCycle) * 65535) / 100;
	}
#endif
#endif
}
    37a6:	08 95       	ret

000037a8 <TIMER1_GetTimerCounterValue>:
/*----------------------------------------------------------------------------------------*/
u16  TIMER1_GetTimerCounterValue (void) {
	u16 i;
	i=TCNT1;
    37a8:	2c b5       	in	r18, 0x2c	; 44
    37aa:	3d b5       	in	r19, 0x2d	; 45
	return i;
}
    37ac:	c9 01       	movw	r24, r18
    37ae:	08 95       	ret

000037b0 <TIMER1_ICUInitEnable>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_ICUInitEnable(){
	/* Set trigger source as rising edge Initially  */
	#if (TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_RAISING_EDGE)
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    37b0:	8e b5       	in	r24, 0x2e	; 46
    37b2:	80 64       	ori	r24, 0x40	; 64
    37b4:	8e bd       	out	0x2e, r24	; 46
	#elif(TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_FALLING_EDGE)
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
	#endif

	/* Enable Interrupt of ICU */
	SET_BIT(TIMSK,TIMSK_TICIE1);
    37b6:	89 b7       	in	r24, 0x39	; 57
    37b8:	80 62       	ori	r24, 0x20	; 32
    37ba:	89 bf       	out	0x39, r24	; 57
}
    37bc:	08 95       	ret

000037be <TIMER1_ICUSetTriggerEdge>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_ICUSetTriggerEdge(u8 Copy_Edge){
	if (Copy_Edge == TIMER_ICP_RAISING_EDGE) {
    37be:	81 30       	cpi	r24, 0x01	; 1
    37c0:	31 f0       	breq	.+12     	; 0x37ce <TIMER1_ICUSetTriggerEdge+0x10>
		SET_BIT(TCCR1B, TCCR1B_ICES1);
	}
	else if (Copy_Edge == TIMER_ICP_FALLING_EDGE) {
    37c2:	88 23       	and	r24, r24
    37c4:	19 f4       	brne	.+6      	; 0x37cc <TIMER1_ICUSetTriggerEdge+0xe>
		CLR_BIT(TCCR1B, TCCR1B_ICES1);
    37c6:	8e b5       	in	r24, 0x2e	; 46
    37c8:	8f 7b       	andi	r24, 0xBF	; 191
    37ca:	8e bd       	out	0x2e, r24	; 46
    37cc:	08 95       	ret
	SET_BIT(TIMSK,TIMSK_TICIE1);
}
/*----------------------------------------------------------------------------------------*/
void TIMER1_ICUSetTriggerEdge(u8 Copy_Edge){
	if (Copy_Edge == TIMER_ICP_RAISING_EDGE) {
		SET_BIT(TCCR1B, TCCR1B_ICES1);
    37ce:	8e b5       	in	r24, 0x2e	; 46
    37d0:	80 64       	ori	r24, 0x40	; 64
    37d2:	8e bd       	out	0x2e, r24	; 46
    37d4:	08 95       	ret

000037d6 <TIMER1_ICUEnableInterrupt>:
		CLR_BIT(TCCR1B, TCCR1B_ICES1);
	}
}
/*----------------------------------------------------------------------------------------*/
void TIMER1_ICUEnableInterrupt(){
	SET_BIT(TIMSK,TIMSK_TICIE1);
    37d6:	89 b7       	in	r24, 0x39	; 57
    37d8:	80 62       	ori	r24, 0x20	; 32
    37da:	89 bf       	out	0x39, r24	; 57
}
    37dc:	08 95       	ret

000037de <TIMER1_ICUDisableInterrupt>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_ICUDisableInterrupt(){
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    37de:	89 b7       	in	r24, 0x39	; 57
    37e0:	8f 7d       	andi	r24, 0xDF	; 223
    37e2:	89 bf       	out	0x39, r24	; 57
}
    37e4:	08 95       	ret

000037e6 <TIMER1_GetICR>:
/*----------------------------------------------------------------------------------------*/
u16  TIMER1_GetICR(){
	u16 i;
	i=ICR1;
    37e6:	26 b5       	in	r18, 0x26	; 38
    37e8:	37 b5       	in	r19, 0x27	; 39
	return i;
}
    37ea:	c9 01       	movw	r24, r18
    37ec:	08 95       	ret

000037ee <TIMER1_WDTSleep>:
/*----------------------------------------------------------------------------------------*/
void TIMER1_WDTSleep()
{
	/* CLear The Prescaler bits  */
	WDTCR &= WDT_PS_MASKING ;
    37ee:	81 b5       	in	r24, 0x21	; 33
    37f0:	88 7f       	andi	r24, 0xF8	; 248
    37f2:	81 bd       	out	0x21, r24	; 33
	/* Set The required prescaller */
	WDTCR |= WDT_PRESCALER ;
    37f4:	81 b5       	in	r24, 0x21	; 33
    37f6:	86 60       	ori	r24, 0x06	; 6
    37f8:	81 bd       	out	0x21, r24	; 33
}
    37fa:	08 95       	ret

000037fc <TIMER_WDTEnable>:
/*----------------------------------------------------------------------------------------*/
void TIMER_WDTEnable ()
{
	SET_BIT (WDTCR , WDTCR_WDE);
    37fc:	81 b5       	in	r24, 0x21	; 33
    37fe:	88 60       	ori	r24, 0x08	; 8
    3800:	81 bd       	out	0x21, r24	; 33
}
    3802:	08 95       	ret

00003804 <TIMER_WDTDisable>:
/*----------------------------------------------------------------------------------------*/
void TIMER_WDTDisable ()
{
	/* Set Bit 3&4 at the same CLK cycle  */
	WDTCR |= 0b00011000 ;
    3804:	81 b5       	in	r24, 0x21	; 33
    3806:	88 61       	ori	r24, 0x18	; 24
    3808:	81 bd       	out	0x21, r24	; 33
	/* WDTCR_WDE = 0 */
	/* I don't care for any value in this Reg Cuz I want to Disable */
	WDTCR = 0 ;
    380a:	11 bc       	out	0x21, r1	; 33
}
    380c:	08 95       	ret

0000380e <TIMER2_Init>:
	SET_BIT(TIMSK , TIMSK_OCIE2);
#endif

#elif TIMER2_WAVEFORM_GENERATION_MODE == TIMER_FAST_PWM_MODE
	/*initialize FAST PWM mode*/
	SET_BIT(TCCR2, TCCR2_WGM20);
    380e:	85 b5       	in	r24, 0x25	; 37
    3810:	80 64       	ori	r24, 0x40	; 64
    3812:	85 bd       	out	0x25, r24	; 37
	SET_BIT(TCCR2, TCCR2_WGM21);
    3814:	85 b5       	in	r24, 0x25	; 37
    3816:	88 60       	ori	r24, 0x08	; 8
    3818:	85 bd       	out	0x25, r24	; 37
	/* OC0 MODE */
#if TIMER0_CTC_PWM_MODE==TIMER_CLR_ON_CTC_SET_ON_TOP
	CLR_BIT(TCCR2, TCCR2_COM20);
    381a:	85 b5       	in	r24, 0x25	; 37
    381c:	8f 7e       	andi	r24, 0xEF	; 239
    381e:	85 bd       	out	0x25, r24	; 37
	SET_BIT(TCCR2, TCCR2_COM21);
    3820:	85 b5       	in	r24, 0x25	; 37
    3822:	80 62       	ori	r24, 0x20	; 32
    3824:	85 bd       	out	0x25, r24	; 37
#elif TIMER0_CTC_PWM_MODE==TIMER_SET_ON_CTC_CLR_ON_TOP
	SET_BIT(TCCR2, TCCR2_COM20);
	SET_BIT(TCCR2, TCCR2_COM21);
#endif
	/*Set the Required CTC Value*/
	OCR2 = TIMER0_CTC_VAL;
    3826:	13 bc       	out	0x23, r1	; 35
#endif

	/*Set the Required Prescaler*/
	TCCR2 &= TIMER_PRESCALER_MASK;
    3828:	85 b5       	in	r24, 0x25	; 37
    382a:	88 7f       	andi	r24, 0xF8	; 248
    382c:	85 bd       	out	0x25, r24	; 37
	TCCR2 |= TIMER2_PRESCALER;
    382e:	85 b5       	in	r24, 0x25	; 37
    3830:	82 60       	ori	r24, 0x02	; 2
    3832:	85 bd       	out	0x25, r24	; 37
}
    3834:	08 95       	ret

00003836 <TIMER2_EnableINT>:
/*----------------------------------------------------------------------------------------*/
void TIMER2_EnableINT(void) {
	SET_BIT(TIMSK , TIMSK_OCIE2);
    3836:	89 b7       	in	r24, 0x39	; 57
    3838:	80 68       	ori	r24, 0x80	; 128
    383a:	89 bf       	out	0x39, r24	; 57
}
    383c:	08 95       	ret

0000383e <TIMER2_DisableINT>:
/*----------------------------------------------------------------------------------------*/
void TIMER2_DisableINT(void) {
	CLR_BIT(TIMSK , TIMSK_OCIE2);
    383e:	89 b7       	in	r24, 0x39	; 57
    3840:	8f 77       	andi	r24, 0x7F	; 127
    3842:	89 bf       	out	0x39, r24	; 57
}
    3844:	08 95       	ret

00003846 <TIMER2_SetPreload>:
/*----------------------------------------------------------------------------------------*/
void TIMER2_SetPreload(u8 Copy_Preload) {
	TCNT2 = Copy_Preload;
    3846:	84 bd       	out	0x24, r24	; 36
}
    3848:	08 95       	ret

0000384a <TIMER2_SetCTC>:
/*----------------------------------------------------------------------------------------*/
void TIMER2_SetCTC(u8 Copy_CTC) {
	if(Copy_CTC>255 )Copy_CTC=(Copy_CTC/1024)*255;
	OCR2 = Copy_CTC;
    384a:	83 bd       	out	0x23, r24	; 35

}
    384c:	08 95       	ret

0000384e <TIMER2_GetTimerCounterValue>:
/*----------------------------------------------------------------------------------------*/
u8   TIMER2_GetTimerCounterValue(void) {
	return TCNT2;
    384e:	84 b5       	in	r24, 0x24	; 36
}
    3850:	08 95       	ret

00003852 <TIMER2_SetPWMDutyCycle>:
/*----------------------------------------------------------------------------------------*/
void TIMER2_SetPWMDutyCycle (u8 Copy_DutyCycle){
    3852:	98 2f       	mov	r25, r24
#if TIMER2_CTC_PWM_MODE==TIMER_SET_ON_CTC_CLR_ON_TOP || TIMER2_CTC_PWM_MODE==TIMER_CLR_ON_CTC_UP_SET_ON_CTC_DOWN
	if(Copy_DutyCycle>=0 && Copy_DutyCycle<=1) {
    3854:	82 30       	cpi	r24, 0x02	; 2
    3856:	60 f0       	brcs	.+24     	; 0x3870 <TIMER2_SetPWMDutyCycle+0x1e>
		OCR2=Copy_DutyCycle*255;
	}
	else if(Copy_DutyCycle>=0 && Copy_DutyCycle<=100) {
    3858:	85 36       	cpi	r24, 0x65	; 101
    385a:	48 f4       	brcc	.+18     	; 0x386e <TIMER2_SetPWMDutyCycle+0x1c>
		OCR2=(Copy_DutyCycle*255)/100;
    385c:	8f ef       	ldi	r24, 0xFF	; 255
    385e:	98 9f       	mul	r25, r24
    3860:	c0 01       	movw	r24, r0
    3862:	11 24       	eor	r1, r1
    3864:	64 e6       	ldi	r22, 0x64	; 100
    3866:	70 e0       	ldi	r23, 0x00	; 0
    3868:	0e 94 43 1f 	call	0x3e86	; 0x3e86 <__divmodhi4>
    386c:	63 bd       	out	0x23, r22	; 35
    386e:	08 95       	ret
}
/*----------------------------------------------------------------------------------------*/
void TIMER2_SetPWMDutyCycle (u8 Copy_DutyCycle){
#if TIMER2_CTC_PWM_MODE==TIMER_SET_ON_CTC_CLR_ON_TOP || TIMER2_CTC_PWM_MODE==TIMER_CLR_ON_CTC_UP_SET_ON_CTC_DOWN
	if(Copy_DutyCycle>=0 && Copy_DutyCycle<=1) {
		OCR2=Copy_DutyCycle*255;
    3870:	8f ef       	ldi	r24, 0xFF	; 255
    3872:	98 9f       	mul	r25, r24
    3874:	c0 01       	movw	r24, r0
    3876:	11 24       	eor	r1, r1
    3878:	83 bd       	out	0x23, r24	; 35
    387a:	08 95       	ret

0000387c <TIMER_SetCallBack>:
 ========================================================================================
 ======================================================================================== */

void TIMER_SetCallBack(void (*Copy_CallBackFunc)(void), u8 Copy_VectorID) {

	if (Copy_CallBackFunc != NULL) {
    387c:	00 97       	sbiw	r24, 0x00	; 0
    387e:	41 f0       	breq	.+16     	; 0x3890 <TIMER_SetCallBack+0x14>
		TIMERS_CallBackFunc[Copy_VectorID] = Copy_CallBackFunc;
    3880:	e6 2f       	mov	r30, r22
    3882:	f0 e0       	ldi	r31, 0x00	; 0
    3884:	ee 0f       	add	r30, r30
    3886:	ff 1f       	adc	r31, r31
    3888:	ee 53       	subi	r30, 0x3E	; 62
    388a:	fe 4f       	sbci	r31, 0xFE	; 254
    388c:	91 83       	std	Z+1, r25	; 0x01
    388e:	80 83       	st	Z, r24
    3890:	08 95       	ret

00003892 <__vector_11>:
	}

}
/*TIMER0 Normal Mode ISR*/
void __vector_11(void) __attribute__((signal));
void __vector_11(void) {
    3892:	1f 92       	push	r1
    3894:	0f 92       	push	r0
    3896:	0f b6       	in	r0, 0x3f	; 63
    3898:	0f 92       	push	r0
    389a:	11 24       	eor	r1, r1
    389c:	2f 93       	push	r18
    389e:	3f 93       	push	r19
    38a0:	4f 93       	push	r20
    38a2:	5f 93       	push	r21
    38a4:	6f 93       	push	r22
    38a6:	7f 93       	push	r23
    38a8:	8f 93       	push	r24
    38aa:	9f 93       	push	r25
    38ac:	af 93       	push	r26
    38ae:	bf 93       	push	r27
    38b0:	ef 93       	push	r30
    38b2:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER0_OVF_VECTOR_ID] != NULL) {
    38b4:	e0 91 d8 01 	lds	r30, 0x01D8
    38b8:	f0 91 d9 01 	lds	r31, 0x01D9
    38bc:	30 97       	sbiw	r30, 0x00	; 0
    38be:	09 f0       	breq	.+2      	; 0x38c2 <__vector_11+0x30>
		TIMERS_CallBackFunc[TIMER0_OVF_VECTOR_ID]();
    38c0:	09 95       	icall
	}
}
    38c2:	ff 91       	pop	r31
    38c4:	ef 91       	pop	r30
    38c6:	bf 91       	pop	r27
    38c8:	af 91       	pop	r26
    38ca:	9f 91       	pop	r25
    38cc:	8f 91       	pop	r24
    38ce:	7f 91       	pop	r23
    38d0:	6f 91       	pop	r22
    38d2:	5f 91       	pop	r21
    38d4:	4f 91       	pop	r20
    38d6:	3f 91       	pop	r19
    38d8:	2f 91       	pop	r18
    38da:	0f 90       	pop	r0
    38dc:	0f be       	out	0x3f, r0	; 63
    38de:	0f 90       	pop	r0
    38e0:	1f 90       	pop	r1
    38e2:	18 95       	reti

000038e4 <__vector_10>:

/*TIMER0 CTC Mode ISR*/
void __vector_10(void) __attribute__((signal));
void __vector_10(void) {
    38e4:	1f 92       	push	r1
    38e6:	0f 92       	push	r0
    38e8:	0f b6       	in	r0, 0x3f	; 63
    38ea:	0f 92       	push	r0
    38ec:	11 24       	eor	r1, r1
    38ee:	2f 93       	push	r18
    38f0:	3f 93       	push	r19
    38f2:	4f 93       	push	r20
    38f4:	5f 93       	push	r21
    38f6:	6f 93       	push	r22
    38f8:	7f 93       	push	r23
    38fa:	8f 93       	push	r24
    38fc:	9f 93       	push	r25
    38fe:	af 93       	push	r26
    3900:	bf 93       	push	r27
    3902:	ef 93       	push	r30
    3904:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER0_CTC_VECTOR_ID] != NULL) {
    3906:	e0 91 d6 01 	lds	r30, 0x01D6
    390a:	f0 91 d7 01 	lds	r31, 0x01D7
    390e:	30 97       	sbiw	r30, 0x00	; 0
    3910:	09 f0       	breq	.+2      	; 0x3914 <__vector_10+0x30>
		TIMERS_CallBackFunc[TIMER0_CTC_VECTOR_ID]();
    3912:	09 95       	icall
	}
}
    3914:	ff 91       	pop	r31
    3916:	ef 91       	pop	r30
    3918:	bf 91       	pop	r27
    391a:	af 91       	pop	r26
    391c:	9f 91       	pop	r25
    391e:	8f 91       	pop	r24
    3920:	7f 91       	pop	r23
    3922:	6f 91       	pop	r22
    3924:	5f 91       	pop	r21
    3926:	4f 91       	pop	r20
    3928:	3f 91       	pop	r19
    392a:	2f 91       	pop	r18
    392c:	0f 90       	pop	r0
    392e:	0f be       	out	0x3f, r0	; 63
    3930:	0f 90       	pop	r0
    3932:	1f 90       	pop	r1
    3934:	18 95       	reti

00003936 <__vector_9>:
/*TIMER1 Normal Mode ISR*/
void __vector_9 (void)		__attribute__((signal)) ;
void __vector_9 (void)
{
    3936:	1f 92       	push	r1
    3938:	0f 92       	push	r0
    393a:	0f b6       	in	r0, 0x3f	; 63
    393c:	0f 92       	push	r0
    393e:	11 24       	eor	r1, r1
    3940:	2f 93       	push	r18
    3942:	3f 93       	push	r19
    3944:	4f 93       	push	r20
    3946:	5f 93       	push	r21
    3948:	6f 93       	push	r22
    394a:	7f 93       	push	r23
    394c:	8f 93       	push	r24
    394e:	9f 93       	push	r25
    3950:	af 93       	push	r26
    3952:	bf 93       	push	r27
    3954:	ef 93       	push	r30
    3956:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER1_OVF_VECTOR_ID] != NULL)
    3958:	e0 91 d4 01 	lds	r30, 0x01D4
    395c:	f0 91 d5 01 	lds	r31, 0x01D5
    3960:	30 97       	sbiw	r30, 0x00	; 0
    3962:	09 f0       	breq	.+2      	; 0x3966 <__vector_9+0x30>
	{
		TIMERS_CallBackFunc[TIMER1_OVF_VECTOR_ID]() ;
    3964:	09 95       	icall
	}
}
    3966:	ff 91       	pop	r31
    3968:	ef 91       	pop	r30
    396a:	bf 91       	pop	r27
    396c:	af 91       	pop	r26
    396e:	9f 91       	pop	r25
    3970:	8f 91       	pop	r24
    3972:	7f 91       	pop	r23
    3974:	6f 91       	pop	r22
    3976:	5f 91       	pop	r21
    3978:	4f 91       	pop	r20
    397a:	3f 91       	pop	r19
    397c:	2f 91       	pop	r18
    397e:	0f 90       	pop	r0
    3980:	0f be       	out	0x3f, r0	; 63
    3982:	0f 90       	pop	r0
    3984:	1f 90       	pop	r1
    3986:	18 95       	reti

00003988 <__vector_8>:

/*TIMER1 CTCB Mode ISR*/
void __vector_8 (void)		__attribute__((signal)) ;
void __vector_8 (void)
{
    3988:	1f 92       	push	r1
    398a:	0f 92       	push	r0
    398c:	0f b6       	in	r0, 0x3f	; 63
    398e:	0f 92       	push	r0
    3990:	11 24       	eor	r1, r1
    3992:	2f 93       	push	r18
    3994:	3f 93       	push	r19
    3996:	4f 93       	push	r20
    3998:	5f 93       	push	r21
    399a:	6f 93       	push	r22
    399c:	7f 93       	push	r23
    399e:	8f 93       	push	r24
    39a0:	9f 93       	push	r25
    39a2:	af 93       	push	r26
    39a4:	bf 93       	push	r27
    39a6:	ef 93       	push	r30
    39a8:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER1_CTCB_VECTOR_ID] != NULL)
    39aa:	e0 91 d2 01 	lds	r30, 0x01D2
    39ae:	f0 91 d3 01 	lds	r31, 0x01D3
    39b2:	30 97       	sbiw	r30, 0x00	; 0
    39b4:	09 f0       	breq	.+2      	; 0x39b8 <__vector_8+0x30>
	{
		TIMERS_CallBackFunc[TIMER1_CTCB_VECTOR_ID]() ;
    39b6:	09 95       	icall
	}
}
    39b8:	ff 91       	pop	r31
    39ba:	ef 91       	pop	r30
    39bc:	bf 91       	pop	r27
    39be:	af 91       	pop	r26
    39c0:	9f 91       	pop	r25
    39c2:	8f 91       	pop	r24
    39c4:	7f 91       	pop	r23
    39c6:	6f 91       	pop	r22
    39c8:	5f 91       	pop	r21
    39ca:	4f 91       	pop	r20
    39cc:	3f 91       	pop	r19
    39ce:	2f 91       	pop	r18
    39d0:	0f 90       	pop	r0
    39d2:	0f be       	out	0x3f, r0	; 63
    39d4:	0f 90       	pop	r0
    39d6:	1f 90       	pop	r1
    39d8:	18 95       	reti

000039da <__vector_7>:

/*TIMER1 CTCA Mode ISR*/
void __vector_7 (void)		__attribute__((signal)) ;
void __vector_7 (void)
{
    39da:	1f 92       	push	r1
    39dc:	0f 92       	push	r0
    39de:	0f b6       	in	r0, 0x3f	; 63
    39e0:	0f 92       	push	r0
    39e2:	11 24       	eor	r1, r1
    39e4:	2f 93       	push	r18
    39e6:	3f 93       	push	r19
    39e8:	4f 93       	push	r20
    39ea:	5f 93       	push	r21
    39ec:	6f 93       	push	r22
    39ee:	7f 93       	push	r23
    39f0:	8f 93       	push	r24
    39f2:	9f 93       	push	r25
    39f4:	af 93       	push	r26
    39f6:	bf 93       	push	r27
    39f8:	ef 93       	push	r30
    39fa:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER1_CTCA_VECTOR_ID] != NULL)
    39fc:	e0 91 d0 01 	lds	r30, 0x01D0
    3a00:	f0 91 d1 01 	lds	r31, 0x01D1
    3a04:	30 97       	sbiw	r30, 0x00	; 0
    3a06:	09 f0       	breq	.+2      	; 0x3a0a <__vector_7+0x30>
	{
		TIMERS_CallBackFunc[TIMER1_CTCA_VECTOR_ID]() ;
    3a08:	09 95       	icall
	}
}
    3a0a:	ff 91       	pop	r31
    3a0c:	ef 91       	pop	r30
    3a0e:	bf 91       	pop	r27
    3a10:	af 91       	pop	r26
    3a12:	9f 91       	pop	r25
    3a14:	8f 91       	pop	r24
    3a16:	7f 91       	pop	r23
    3a18:	6f 91       	pop	r22
    3a1a:	5f 91       	pop	r21
    3a1c:	4f 91       	pop	r20
    3a1e:	3f 91       	pop	r19
    3a20:	2f 91       	pop	r18
    3a22:	0f 90       	pop	r0
    3a24:	0f be       	out	0x3f, r0	; 63
    3a26:	0f 90       	pop	r0
    3a28:	1f 90       	pop	r1
    3a2a:	18 95       	reti

00003a2c <__vector_6>:

/*TIMER1 ICU ISR*/
void __vector_6 (void)		__attribute__((signal)) ;
void __vector_6 (void)
{
    3a2c:	1f 92       	push	r1
    3a2e:	0f 92       	push	r0
    3a30:	0f b6       	in	r0, 0x3f	; 63
    3a32:	0f 92       	push	r0
    3a34:	11 24       	eor	r1, r1
    3a36:	2f 93       	push	r18
    3a38:	3f 93       	push	r19
    3a3a:	4f 93       	push	r20
    3a3c:	5f 93       	push	r21
    3a3e:	6f 93       	push	r22
    3a40:	7f 93       	push	r23
    3a42:	8f 93       	push	r24
    3a44:	9f 93       	push	r25
    3a46:	af 93       	push	r26
    3a48:	bf 93       	push	r27
    3a4a:	ef 93       	push	r30
    3a4c:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER1_ICU_VECTOR_ID] != NULL)
    3a4e:	e0 91 ce 01 	lds	r30, 0x01CE
    3a52:	f0 91 cf 01 	lds	r31, 0x01CF
    3a56:	30 97       	sbiw	r30, 0x00	; 0
    3a58:	09 f0       	breq	.+2      	; 0x3a5c <__vector_6+0x30>
	{
		TIMERS_CallBackFunc[TIMER1_ICU_VECTOR_ID]() ;
    3a5a:	09 95       	icall
	}
}
    3a5c:	ff 91       	pop	r31
    3a5e:	ef 91       	pop	r30
    3a60:	bf 91       	pop	r27
    3a62:	af 91       	pop	r26
    3a64:	9f 91       	pop	r25
    3a66:	8f 91       	pop	r24
    3a68:	7f 91       	pop	r23
    3a6a:	6f 91       	pop	r22
    3a6c:	5f 91       	pop	r21
    3a6e:	4f 91       	pop	r20
    3a70:	3f 91       	pop	r19
    3a72:	2f 91       	pop	r18
    3a74:	0f 90       	pop	r0
    3a76:	0f be       	out	0x3f, r0	; 63
    3a78:	0f 90       	pop	r0
    3a7a:	1f 90       	pop	r1
    3a7c:	18 95       	reti

00003a7e <__vector_5>:

/*TIMER2 Normal Mode ISR*/
void __vector_5(void) __attribute__((signal));
void __vector_5(void) {
    3a7e:	1f 92       	push	r1
    3a80:	0f 92       	push	r0
    3a82:	0f b6       	in	r0, 0x3f	; 63
    3a84:	0f 92       	push	r0
    3a86:	11 24       	eor	r1, r1
    3a88:	2f 93       	push	r18
    3a8a:	3f 93       	push	r19
    3a8c:	4f 93       	push	r20
    3a8e:	5f 93       	push	r21
    3a90:	6f 93       	push	r22
    3a92:	7f 93       	push	r23
    3a94:	8f 93       	push	r24
    3a96:	9f 93       	push	r25
    3a98:	af 93       	push	r26
    3a9a:	bf 93       	push	r27
    3a9c:	ef 93       	push	r30
    3a9e:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER2_OVF_VECTOR_ID] != NULL) {
    3aa0:	e0 91 cc 01 	lds	r30, 0x01CC
    3aa4:	f0 91 cd 01 	lds	r31, 0x01CD
    3aa8:	30 97       	sbiw	r30, 0x00	; 0
    3aaa:	09 f0       	breq	.+2      	; 0x3aae <__vector_5+0x30>
		TIMERS_CallBackFunc[TIMER2_OVF_VECTOR_ID]();
    3aac:	09 95       	icall
	}
}
    3aae:	ff 91       	pop	r31
    3ab0:	ef 91       	pop	r30
    3ab2:	bf 91       	pop	r27
    3ab4:	af 91       	pop	r26
    3ab6:	9f 91       	pop	r25
    3ab8:	8f 91       	pop	r24
    3aba:	7f 91       	pop	r23
    3abc:	6f 91       	pop	r22
    3abe:	5f 91       	pop	r21
    3ac0:	4f 91       	pop	r20
    3ac2:	3f 91       	pop	r19
    3ac4:	2f 91       	pop	r18
    3ac6:	0f 90       	pop	r0
    3ac8:	0f be       	out	0x3f, r0	; 63
    3aca:	0f 90       	pop	r0
    3acc:	1f 90       	pop	r1
    3ace:	18 95       	reti

00003ad0 <__vector_4>:

/*TIMER2 CTC Mode ISR*/
void __vector_4(void) __attribute__((signal));
void __vector_4(void) {
    3ad0:	1f 92       	push	r1
    3ad2:	0f 92       	push	r0
    3ad4:	0f b6       	in	r0, 0x3f	; 63
    3ad6:	0f 92       	push	r0
    3ad8:	11 24       	eor	r1, r1
    3ada:	2f 93       	push	r18
    3adc:	3f 93       	push	r19
    3ade:	4f 93       	push	r20
    3ae0:	5f 93       	push	r21
    3ae2:	6f 93       	push	r22
    3ae4:	7f 93       	push	r23
    3ae6:	8f 93       	push	r24
    3ae8:	9f 93       	push	r25
    3aea:	af 93       	push	r26
    3aec:	bf 93       	push	r27
    3aee:	ef 93       	push	r30
    3af0:	ff 93       	push	r31
	if (TIMERS_CallBackFunc[TIMER2_CTC_VECTOR_ID] != NULL) {
    3af2:	e0 91 ca 01 	lds	r30, 0x01CA
    3af6:	f0 91 cb 01 	lds	r31, 0x01CB
    3afa:	30 97       	sbiw	r30, 0x00	; 0
    3afc:	09 f0       	breq	.+2      	; 0x3b00 <__vector_4+0x30>
		TIMERS_CallBackFunc[TIMER2_CTC_VECTOR_ID]();
    3afe:	09 95       	icall
	}
}
    3b00:	ff 91       	pop	r31
    3b02:	ef 91       	pop	r30
    3b04:	bf 91       	pop	r27
    3b06:	af 91       	pop	r26
    3b08:	9f 91       	pop	r25
    3b0a:	8f 91       	pop	r24
    3b0c:	7f 91       	pop	r23
    3b0e:	6f 91       	pop	r22
    3b10:	5f 91       	pop	r21
    3b12:	4f 91       	pop	r20
    3b14:	3f 91       	pop	r19
    3b16:	2f 91       	pop	r18
    3b18:	0f 90       	pop	r0
    3b1a:	0f be       	out	0x3f, r0	; 63
    3b1c:	0f 90       	pop	r0
    3b1e:	1f 90       	pop	r1
    3b20:	18 95       	reti

00003b22 <main>:
u8 motion;

BUZ_Type buz = { PORTD_ID, PIN3_ID, ACTIVE_HIGH };
LED_Type led = { PORTB_ID, PIN0_ID, ACTIVE_HIGH };

void main() {
    3b22:	0f 93       	push	r16
    3b24:	1f 93       	push	r17
    3b26:	cf 93       	push	r28
    3b28:	df 93       	push	r29
	MCUCSR |= (1 << 7);
    3b2a:	85 b7       	in	r24, 0x35	; 53
    3b2c:	80 68       	ori	r24, 0x80	; 128
    3b2e:	85 bf       	out	0x35, r24	; 53
	MCUCSR |= (1 << 7);  // Needs to be written twice within fourclockcycles
    3b30:	85 b7       	in	r24, 0x35	; 53
    3b32:	80 68       	ori	r24, 0x80	; 128
    3b34:	85 bf       	out	0x35, r24	; 53

	GPIO_SetPinDirection(PORTD_ID, PIN2_ID, PIN_INPUT); //==> Flame sensor
    3b36:	83 e0       	ldi	r24, 0x03	; 3
    3b38:	62 e0       	ldi	r22, 0x02	; 2
    3b3a:	40 e0       	ldi	r20, 0x00	; 0
    3b3c:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
	GPIO_SetPinDirection(PORTD_ID, PIN1_ID, PIN_INPUT); //==> Rain sensor
    3b40:	83 e0       	ldi	r24, 0x03	; 3
    3b42:	61 e0       	ldi	r22, 0x01	; 1
    3b44:	40 e0       	ldi	r20, 0x00	; 0
    3b46:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
	GPIO_SetPinDirection(PORTD_ID, PIN0_ID, PIN_INPUT); // ==> Motion sensor
    3b4a:	83 e0       	ldi	r24, 0x03	; 3
    3b4c:	60 e0       	ldi	r22, 0x00	; 0
    3b4e:	40 e0       	ldi	r20, 0x00	; 0
    3b50:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>


	GPIO_SetPinDirection(PORTD_ID,PIN4_ID,PIN_OUTPUT); // Rain Servo
    3b54:	83 e0       	ldi	r24, 0x03	; 3
    3b56:	64 e0       	ldi	r22, 0x04	; 4
    3b58:	41 e0       	ldi	r20, 0x01	; 1
    3b5a:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>
	GPIO_SetPinDirection(PORTD_ID, PIN5_ID, PIN_OUTPUT); // Motion Servo
    3b5e:	83 e0       	ldi	r24, 0x03	; 3
    3b60:	65 e0       	ldi	r22, 0x05	; 5
    3b62:	41 e0       	ldi	r20, 0x01	; 1
    3b64:	0e 94 f6 15 	call	0x2bec	; 0x2bec <GPIO_SetPinDirection>


	BUZ_Init(buz);
    3b68:	60 91 b2 01 	lds	r22, 0x01B2
    3b6c:	70 91 b3 01 	lds	r23, 0x01B3
    3b70:	80 91 b4 01 	lds	r24, 0x01B4
    3b74:	0e 94 ed 14 	call	0x29da	; 0x29da <BUZ_Init>
	LED_Init(led);
    3b78:	60 91 b5 01 	lds	r22, 0x01B5
    3b7c:	70 91 b6 01 	lds	r23, 0x01B6
    3b80:	80 91 b7 01 	lds	r24, 0x01B7
    3b84:	0e 94 00 1b 	call	0x3600	; 0x3600 <LED_Init>
	ADC_Init();
    3b88:	0e 94 00 14 	call	0x2800	; 0x2800 <ADC_Init>
	LCD_Init();
    3b8c:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <LCD_Init>

	TIMER1_Init();
    3b90:	0e 94 90 1b 	call	0x3720	; 0x3720 <TIMER1_Init>

	ADC_Enable();
    3b94:	0e 94 0d 14 	call	0x281a	; 0x281a <ADC_Enable>
	GIE_Enable();
    3b98:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <GIE_Enable>

	LCD_SendString("T=");
    3b9c:	80 e6       	ldi	r24, 0x60	; 96
    3b9e:	90 e0       	ldi	r25, 0x00	; 0
    3ba0:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>
	while (1) {
		value = 0;
    3ba4:	10 92 ec 01 	sts	0x01EC, r1
    3ba8:	10 92 eb 01 	sts	0x01EB, r1
		LDR_value = 0;
    3bac:	10 92 e5 01 	sts	0x01E5, r1
    3bb0:	10 92 e4 01 	sts	0x01E4, r1
    3bb4:	c0 e0       	ldi	r28, 0x00	; 0
    3bb6:	d0 e0       	ldi	r29, 0x00	; 0
		for (int i = 0; i < 10; i++)
		{
			ADC_GetResultSingle(ADC_CHANNEL0, &Result);
    3bb8:	80 e0       	ldi	r24, 0x00	; 0
    3bba:	62 ee       	ldi	r22, 0xE2	; 226
    3bbc:	71 e0       	ldi	r23, 0x01	; 1
    3bbe:	0e 94 15 14 	call	0x282a	; 0x282a <ADC_GetResultSingle>
			value += ((((u16) Result * 2560ul) / 1023ul) / 10ul);
    3bc2:	60 91 e2 01 	lds	r22, 0x01E2
    3bc6:	70 91 e3 01 	lds	r23, 0x01E3
    3bca:	80 e0       	ldi	r24, 0x00	; 0
    3bcc:	90 e0       	ldi	r25, 0x00	; 0
    3bce:	20 e0       	ldi	r18, 0x00	; 0
    3bd0:	3a e0       	ldi	r19, 0x0A	; 10
    3bd2:	40 e0       	ldi	r20, 0x00	; 0
    3bd4:	50 e0       	ldi	r21, 0x00	; 0
    3bd6:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    3bda:	26 ef       	ldi	r18, 0xF6	; 246
    3bdc:	37 e2       	ldi	r19, 0x27	; 39
    3bde:	40 e0       	ldi	r20, 0x00	; 0
    3be0:	50 e0       	ldi	r21, 0x00	; 0
    3be2:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    3be6:	80 91 eb 01 	lds	r24, 0x01EB
    3bea:	90 91 ec 01 	lds	r25, 0x01EC
    3bee:	82 0f       	add	r24, r18
    3bf0:	93 1f       	adc	r25, r19
    3bf2:	90 93 ec 01 	sts	0x01EC, r25
    3bf6:	80 93 eb 01 	sts	0x01EB, r24

	LCD_SendString("T=");
	while (1) {
		value = 0;
		LDR_value = 0;
		for (int i = 0; i < 10; i++)
    3bfa:	21 96       	adiw	r28, 0x01	; 1
    3bfc:	ca 30       	cpi	r28, 0x0A	; 10
    3bfe:	d1 05       	cpc	r29, r1
    3c00:	d9 f6       	brne	.-74     	; 0x3bb8 <main+0x96>
    3c02:	00 e0       	ldi	r16, 0x00	; 0
    3c04:	10 e0       	ldi	r17, 0x00	; 0
			ADC_GetResultSingle(ADC_CHANNEL0, &Result);
			value += ((((u16) Result * 2560ul) / 1023ul) / 10ul);
		}
		for (int i = 0; i < 10; i++)
		{
			ADC_GetResultSingle(ADC_CHANNEL1, &LDR);
    3c06:	81 e0       	ldi	r24, 0x01	; 1
    3c08:	68 ee       	ldi	r22, 0xE8	; 232
    3c0a:	71 e0       	ldi	r23, 0x01	; 1
    3c0c:	0e 94 15 14 	call	0x282a	; 0x282a <ADC_GetResultSingle>
			LDR_value += ((((u16) LDR * 2560ul) / 1023ul));
    3c10:	c0 91 e4 01 	lds	r28, 0x01E4
    3c14:	d0 91 e5 01 	lds	r29, 0x01E5
    3c18:	60 91 e8 01 	lds	r22, 0x01E8
    3c1c:	70 91 e9 01 	lds	r23, 0x01E9
    3c20:	80 e0       	ldi	r24, 0x00	; 0
    3c22:	90 e0       	ldi	r25, 0x00	; 0
    3c24:	20 e0       	ldi	r18, 0x00	; 0
    3c26:	3a e0       	ldi	r19, 0x0A	; 10
    3c28:	40 e0       	ldi	r20, 0x00	; 0
    3c2a:	50 e0       	ldi	r21, 0x00	; 0
    3c2c:	0e 94 10 1f 	call	0x3e20	; 0x3e20 <__mulsi3>
    3c30:	2f ef       	ldi	r18, 0xFF	; 255
    3c32:	33 e0       	ldi	r19, 0x03	; 3
    3c34:	40 e0       	ldi	r20, 0x00	; 0
    3c36:	50 e0       	ldi	r21, 0x00	; 0
    3c38:	0e 94 56 1f 	call	0x3eac	; 0x3eac <__udivmodsi4>
    3c3c:	c2 0f       	add	r28, r18
    3c3e:	d3 1f       	adc	r29, r19
    3c40:	d0 93 e5 01 	sts	0x01E5, r29
    3c44:	c0 93 e4 01 	sts	0x01E4, r28
		for (int i = 0; i < 10; i++)
		{
			ADC_GetResultSingle(ADC_CHANNEL0, &Result);
			value += ((((u16) Result * 2560ul) / 1023ul) / 10ul);
		}
		for (int i = 0; i < 10; i++)
    3c48:	0f 5f       	subi	r16, 0xFF	; 255
    3c4a:	1f 4f       	sbci	r17, 0xFF	; 255
    3c4c:	0a 30       	cpi	r16, 0x0A	; 10
    3c4e:	11 05       	cpc	r17, r1
    3c50:	d1 f6       	brne	.-76     	; 0x3c06 <main+0xe4>
		{
			ADC_GetResultSingle(ADC_CHANNEL1, &LDR);
			LDR_value += ((((u16) LDR * 2560ul) / 1023ul));
		}

		value /= 10;
    3c52:	80 91 eb 01 	lds	r24, 0x01EB
    3c56:	90 91 ec 01 	lds	r25, 0x01EC
    3c5a:	6a e0       	ldi	r22, 0x0A	; 10
    3c5c:	70 e0       	ldi	r23, 0x00	; 0
    3c5e:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <__udivmodhi4>
    3c62:	70 93 ec 01 	sts	0x01EC, r23
    3c66:	60 93 eb 01 	sts	0x01EB, r22
		LDR_value /= 10;
    3c6a:	ce 01       	movw	r24, r28
    3c6c:	6a e0       	ldi	r22, 0x0A	; 10
    3c6e:	70 e0       	ldi	r23, 0x00	; 0
    3c70:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <__udivmodhi4>
    3c74:	70 93 e5 01 	sts	0x01E5, r23
    3c78:	60 93 e4 01 	sts	0x01E4, r22

		flame = GPIO_GetPinValue(PORTD_ID, PIN2_ID);
    3c7c:	83 e0       	ldi	r24, 0x03	; 3
    3c7e:	62 e0       	ldi	r22, 0x02	; 2
    3c80:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <GPIO_GetPinValue>
    3c84:	80 93 e6 01 	sts	0x01E6, r24
		rain = GPIO_GetPinValue(PORTD_ID, PIN1_ID);
    3c88:	83 e0       	ldi	r24, 0x03	; 3
    3c8a:	61 e0       	ldi	r22, 0x01	; 1
    3c8c:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <GPIO_GetPinValue>
    3c90:	80 93 ea 01 	sts	0x01EA, r24
		motion = GPIO_GetPinValue(PORTD_ID, PIN0_ID);
    3c94:	83 e0       	ldi	r24, 0x03	; 3
    3c96:	60 e0       	ldi	r22, 0x00	; 0
    3c98:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <GPIO_GetPinValue>
    3c9c:	80 93 e7 01 	sts	0x01E7, r24

		LCD_SetPosition(LCD_ROW_1, LCD_COL_3);
    3ca0:	81 e0       	ldi	r24, 0x01	; 1
    3ca2:	63 e0       	ldi	r22, 0x03	; 3
    3ca4:	0e 94 66 18 	call	0x30cc	; 0x30cc <LCD_SetPosition>

		if (LDR_value > 1500) {
    3ca8:	80 91 e4 01 	lds	r24, 0x01E4
    3cac:	90 91 e5 01 	lds	r25, 0x01E5
    3cb0:	8d 5d       	subi	r24, 0xDD	; 221
    3cb2:	95 40       	sbci	r25, 0x05	; 5
    3cb4:	08 f4       	brcc	.+2      	; 0x3cb8 <main+0x196>
    3cb6:	52 c0       	rjmp	.+164    	; 0x3d5c <main+0x23a>
			LED_On(led);
    3cb8:	60 91 b5 01 	lds	r22, 0x01B5
    3cbc:	70 91 b6 01 	lds	r23, 0x01B6
    3cc0:	80 91 b7 01 	lds	r24, 0x01B7
    3cc4:	0e 94 dd 1a 	call	0x35ba	; 0x35ba <LED_On>
		else
		{
			LED_Off(led);
		}

		if (value >= 100)
    3cc8:	20 91 eb 01 	lds	r18, 0x01EB
    3ccc:	30 91 ec 01 	lds	r19, 0x01EC
    3cd0:	24 36       	cpi	r18, 0x64	; 100
    3cd2:	31 05       	cpc	r19, r1
    3cd4:	08 f0       	brcs	.+2      	; 0x3cd8 <main+0x1b6>
    3cd6:	52 c0       	rjmp	.+164    	; 0x3d7c <main+0x25a>
		{
			LCD_SendString(" ");
			LCD_SendNumber(value);
			LCD_SendData('C');
		}
		else if (value > 10 && value < 100)
    3cd8:	c9 01       	movw	r24, r18
    3cda:	0b 97       	sbiw	r24, 0x0b	; 11
    3cdc:	89 35       	cpi	r24, 0x59	; 89
    3cde:	91 05       	cpc	r25, r1
    3ce0:	08 f4       	brcc	.+2      	; 0x3ce4 <main+0x1c2>
    3ce2:	98 c0       	rjmp	.+304    	; 0x3e14 <main+0x2f2>
		{
			LCD_SendString("  ");
			LCD_SendNumber(value);
			LCD_SendData('C');
		}
		else if (value < 10)
    3ce4:	2a 30       	cpi	r18, 0x0A	; 10
    3ce6:	31 05       	cpc	r19, r1
    3ce8:	08 f4       	brcc	.+2      	; 0x3cec <main+0x1ca>
    3cea:	97 c0       	rjmp	.+302    	; 0x3e1a <main+0x2f8>
			LCD_SendString("   ");
			LCD_SendNumber(value);
			LCD_SendData('C');
		}

		if (flame)
    3cec:	80 91 e6 01 	lds	r24, 0x01E6
    3cf0:	88 23       	and	r24, r24
    3cf2:	09 f4       	brne	.+2      	; 0x3cf6 <main+0x1d4>
    3cf4:	5c c0       	rjmp	.+184    	; 0x3dae <main+0x28c>
		{
			LCD_SetPosition(LCD_ROW_2, LCD_COL_1);
    3cf6:	82 e0       	ldi	r24, 0x02	; 2
    3cf8:	61 e0       	ldi	r22, 0x01	; 1
    3cfa:	0e 94 66 18 	call	0x30cc	; 0x30cc <LCD_SetPosition>
			LCD_SendString("Fire!!!");
    3cfe:	8c e6       	ldi	r24, 0x6C	; 108
    3d00:	90 e0       	ldi	r25, 0x00	; 0
    3d02:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>
			BUZ_On(buz);
    3d06:	60 91 b2 01 	lds	r22, 0x01B2
    3d0a:	70 91 b3 01 	lds	r23, 0x01B3
    3d0e:	80 91 b4 01 	lds	r24, 0x01B4
    3d12:	0e 94 ca 14 	call	0x2994	; 0x2994 <BUZ_On>
			LCD_SetPosition(LCD_ROW_2, LCD_COL_1);
			LCD_SendString("       ");
			BUZ_Off(buz);
		}

		if (rain == 0)
    3d16:	80 91 ea 01 	lds	r24, 0x01EA
    3d1a:	88 23       	and	r24, r24
    3d1c:	09 f0       	breq	.+2      	; 0x3d20 <main+0x1fe>
    3d1e:	5c c0       	rjmp	.+184    	; 0x3dd8 <main+0x2b6>
		{
			LCD_SetPosition(LCD_ROW_1, LCD_COL_9);
    3d20:	81 e0       	ldi	r24, 0x01	; 1
    3d22:	69 e0       	ldi	r22, 0x09	; 9
    3d24:	0e 94 66 18 	call	0x30cc	; 0x30cc <LCD_SetPosition>
			LCD_SendString("Raining!");
    3d28:	8c e7       	ldi	r24, 0x7C	; 124
    3d2a:	90 e0       	ldi	r25, 0x00	; 0
    3d2c:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>
			TIMER1_SetCTCB(2000);
    3d30:	80 ed       	ldi	r24, 0xD0	; 208
    3d32:	97 e0       	ldi	r25, 0x07	; 7
    3d34:	0e 94 cc 1b 	call	0x3798	; 0x3798 <TIMER1_SetCTCB>
			LCD_SetPosition(LCD_ROW_1, LCD_COL_9);
			TIMER1_SetCTCB(500);
			LCD_SendString("        ");
		}

		if (motion)
    3d38:	80 91 e7 01 	lds	r24, 0x01E7
    3d3c:	88 23       	and	r24, r24
    3d3e:	09 f0       	breq	.+2      	; 0x3d42 <main+0x220>
    3d40:	5c c0       	rjmp	.+184    	; 0x3dfa <main+0x2d8>
			LCD_SetPosition(LCD_ROW_2, LCD_COL_9);
			LCD_SendString("D_Opened");
			TIMER1_SetCTCA(2300);
		} else
		{
			LCD_SetPosition(LCD_ROW_2, LCD_COL_9);
    3d42:	82 e0       	ldi	r24, 0x02	; 2
    3d44:	69 e0       	ldi	r22, 0x09	; 9
    3d46:	0e 94 66 18 	call	0x30cc	; 0x30cc <LCD_SetPosition>
			LCD_SendString("D_Closed          ");
    3d4a:	87 e9       	ldi	r24, 0x97	; 151
    3d4c:	90 e0       	ldi	r25, 0x00	; 0
    3d4e:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>

			TIMER1_SetCTCA(500);
    3d52:	84 ef       	ldi	r24, 0xF4	; 244
    3d54:	91 e0       	ldi	r25, 0x01	; 1
    3d56:	0e 94 c9 1b 	call	0x3792	; 0x3792 <TIMER1_SetCTCA>
    3d5a:	24 cf       	rjmp	.-440    	; 0x3ba4 <main+0x82>
		if (LDR_value > 1500) {
			LED_On(led);
		}
		else
		{
			LED_Off(led);
    3d5c:	60 91 b5 01 	lds	r22, 0x01B5
    3d60:	70 91 b6 01 	lds	r23, 0x01B6
    3d64:	80 91 b7 01 	lds	r24, 0x01B7
    3d68:	0e 94 ba 1a 	call	0x3574	; 0x3574 <LED_Off>
		}

		if (value >= 100)
    3d6c:	20 91 eb 01 	lds	r18, 0x01EB
    3d70:	30 91 ec 01 	lds	r19, 0x01EC
    3d74:	24 36       	cpi	r18, 0x64	; 100
    3d76:	31 05       	cpc	r19, r1
    3d78:	08 f4       	brcc	.+2      	; 0x3d7c <main+0x25a>
    3d7a:	ae cf       	rjmp	.-164    	; 0x3cd8 <main+0x1b6>
		{
			LCD_SendString(" ");
    3d7c:	83 e6       	ldi	r24, 0x63	; 99
    3d7e:	90 e0       	ldi	r25, 0x00	; 0
			LCD_SendNumber(value);
			LCD_SendData('C');
		}
		else if (value < 10)
		{
			LCD_SendString("   ");
    3d80:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>
			LCD_SendNumber(value);
    3d84:	40 91 eb 01 	lds	r20, 0x01EB
    3d88:	50 91 ec 01 	lds	r21, 0x01EC
    3d8c:	9a 01       	movw	r18, r20
    3d8e:	40 e0       	ldi	r20, 0x00	; 0
    3d90:	50 e0       	ldi	r21, 0x00	; 0
    3d92:	60 e0       	ldi	r22, 0x00	; 0
    3d94:	70 e0       	ldi	r23, 0x00	; 0
    3d96:	80 e0       	ldi	r24, 0x00	; 0
    3d98:	90 e0       	ldi	r25, 0x00	; 0
    3d9a:	0e 94 a3 18 	call	0x3146	; 0x3146 <LCD_SendNumber>
			LCD_SendData('C');
    3d9e:	83 e4       	ldi	r24, 0x43	; 67
    3da0:	0e 94 83 18 	call	0x3106	; 0x3106 <LCD_SendData>
		}

		if (flame)
    3da4:	80 91 e6 01 	lds	r24, 0x01E6
    3da8:	88 23       	and	r24, r24
    3daa:	09 f0       	breq	.+2      	; 0x3dae <main+0x28c>
    3dac:	a4 cf       	rjmp	.-184    	; 0x3cf6 <main+0x1d4>
			LCD_SendString("Fire!!!");
			BUZ_On(buz);
		}
		else
		{
			LCD_SetPosition(LCD_ROW_2, LCD_COL_1);
    3dae:	82 e0       	ldi	r24, 0x02	; 2
    3db0:	61 e0       	ldi	r22, 0x01	; 1
    3db2:	0e 94 66 18 	call	0x30cc	; 0x30cc <LCD_SetPosition>
			LCD_SendString("       ");
    3db6:	84 e7       	ldi	r24, 0x74	; 116
    3db8:	90 e0       	ldi	r25, 0x00	; 0
    3dba:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>
			BUZ_Off(buz);
    3dbe:	60 91 b2 01 	lds	r22, 0x01B2
    3dc2:	70 91 b3 01 	lds	r23, 0x01B3
    3dc6:	80 91 b4 01 	lds	r24, 0x01B4
    3dca:	0e 94 a7 14 	call	0x294e	; 0x294e <BUZ_Off>
		}

		if (rain == 0)
    3dce:	80 91 ea 01 	lds	r24, 0x01EA
    3dd2:	88 23       	and	r24, r24
    3dd4:	09 f4       	brne	.+2      	; 0x3dd8 <main+0x2b6>
    3dd6:	a4 cf       	rjmp	.-184    	; 0x3d20 <main+0x1fe>
			TIMER1_SetCTCB(2000);
		}

		else
		{
			LCD_SetPosition(LCD_ROW_1, LCD_COL_9);
    3dd8:	81 e0       	ldi	r24, 0x01	; 1
    3dda:	69 e0       	ldi	r22, 0x09	; 9
    3ddc:	0e 94 66 18 	call	0x30cc	; 0x30cc <LCD_SetPosition>
			TIMER1_SetCTCB(500);
    3de0:	84 ef       	ldi	r24, 0xF4	; 244
    3de2:	91 e0       	ldi	r25, 0x01	; 1
    3de4:	0e 94 cc 1b 	call	0x3798	; 0x3798 <TIMER1_SetCTCB>
			LCD_SendString("        ");
    3de8:	85 e8       	ldi	r24, 0x85	; 133
    3dea:	90 e0       	ldi	r25, 0x00	; 0
    3dec:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>
		}

		if (motion)
    3df0:	80 91 e7 01 	lds	r24, 0x01E7
    3df4:	88 23       	and	r24, r24
    3df6:	09 f4       	brne	.+2      	; 0x3dfa <main+0x2d8>
    3df8:	a4 cf       	rjmp	.-184    	; 0x3d42 <main+0x220>
		{
			LCD_SetPosition(LCD_ROW_2, LCD_COL_9);
    3dfa:	82 e0       	ldi	r24, 0x02	; 2
    3dfc:	69 e0       	ldi	r22, 0x09	; 9
    3dfe:	0e 94 66 18 	call	0x30cc	; 0x30cc <LCD_SetPosition>
			LCD_SendString("D_Opened");
    3e02:	8e e8       	ldi	r24, 0x8E	; 142
    3e04:	90 e0       	ldi	r25, 0x00	; 0
    3e06:	0e 94 44 1a 	call	0x3488	; 0x3488 <LCD_SendString>
			TIMER1_SetCTCA(2300);
    3e0a:	8c ef       	ldi	r24, 0xFC	; 252
    3e0c:	98 e0       	ldi	r25, 0x08	; 8
    3e0e:	0e 94 c9 1b 	call	0x3792	; 0x3792 <TIMER1_SetCTCA>
    3e12:	c8 ce       	rjmp	.-624    	; 0x3ba4 <main+0x82>
			LCD_SendNumber(value);
			LCD_SendData('C');
		}
		else if (value > 10 && value < 100)
		{
			LCD_SendString("  ");
    3e14:	85 e6       	ldi	r24, 0x65	; 101
    3e16:	90 e0       	ldi	r25, 0x00	; 0
    3e18:	b3 cf       	rjmp	.-154    	; 0x3d80 <main+0x25e>
			LCD_SendNumber(value);
			LCD_SendData('C');
		}
		else if (value < 10)
		{
			LCD_SendString("   ");
    3e1a:	88 e6       	ldi	r24, 0x68	; 104
    3e1c:	90 e0       	ldi	r25, 0x00	; 0
    3e1e:	b0 cf       	rjmp	.-160    	; 0x3d80 <main+0x25e>

00003e20 <__mulsi3>:
    3e20:	62 9f       	mul	r22, r18
    3e22:	d0 01       	movw	r26, r0
    3e24:	73 9f       	mul	r23, r19
    3e26:	f0 01       	movw	r30, r0
    3e28:	82 9f       	mul	r24, r18
    3e2a:	e0 0d       	add	r30, r0
    3e2c:	f1 1d       	adc	r31, r1
    3e2e:	64 9f       	mul	r22, r20
    3e30:	e0 0d       	add	r30, r0
    3e32:	f1 1d       	adc	r31, r1
    3e34:	92 9f       	mul	r25, r18
    3e36:	f0 0d       	add	r31, r0
    3e38:	83 9f       	mul	r24, r19
    3e3a:	f0 0d       	add	r31, r0
    3e3c:	74 9f       	mul	r23, r20
    3e3e:	f0 0d       	add	r31, r0
    3e40:	65 9f       	mul	r22, r21
    3e42:	f0 0d       	add	r31, r0
    3e44:	99 27       	eor	r25, r25
    3e46:	72 9f       	mul	r23, r18
    3e48:	b0 0d       	add	r27, r0
    3e4a:	e1 1d       	adc	r30, r1
    3e4c:	f9 1f       	adc	r31, r25
    3e4e:	63 9f       	mul	r22, r19
    3e50:	b0 0d       	add	r27, r0
    3e52:	e1 1d       	adc	r30, r1
    3e54:	f9 1f       	adc	r31, r25
    3e56:	bd 01       	movw	r22, r26
    3e58:	cf 01       	movw	r24, r30
    3e5a:	11 24       	eor	r1, r1
    3e5c:	08 95       	ret

00003e5e <__udivmodhi4>:
    3e5e:	aa 1b       	sub	r26, r26
    3e60:	bb 1b       	sub	r27, r27
    3e62:	51 e1       	ldi	r21, 0x11	; 17
    3e64:	07 c0       	rjmp	.+14     	; 0x3e74 <__udivmodhi4_ep>

00003e66 <__udivmodhi4_loop>:
    3e66:	aa 1f       	adc	r26, r26
    3e68:	bb 1f       	adc	r27, r27
    3e6a:	a6 17       	cp	r26, r22
    3e6c:	b7 07       	cpc	r27, r23
    3e6e:	10 f0       	brcs	.+4      	; 0x3e74 <__udivmodhi4_ep>
    3e70:	a6 1b       	sub	r26, r22
    3e72:	b7 0b       	sbc	r27, r23

00003e74 <__udivmodhi4_ep>:
    3e74:	88 1f       	adc	r24, r24
    3e76:	99 1f       	adc	r25, r25
    3e78:	5a 95       	dec	r21
    3e7a:	a9 f7       	brne	.-22     	; 0x3e66 <__udivmodhi4_loop>
    3e7c:	80 95       	com	r24
    3e7e:	90 95       	com	r25
    3e80:	bc 01       	movw	r22, r24
    3e82:	cd 01       	movw	r24, r26
    3e84:	08 95       	ret

00003e86 <__divmodhi4>:
    3e86:	97 fb       	bst	r25, 7
    3e88:	09 2e       	mov	r0, r25
    3e8a:	07 26       	eor	r0, r23
    3e8c:	0a d0       	rcall	.+20     	; 0x3ea2 <__divmodhi4_neg1>
    3e8e:	77 fd       	sbrc	r23, 7
    3e90:	04 d0       	rcall	.+8      	; 0x3e9a <__divmodhi4_neg2>
    3e92:	e5 df       	rcall	.-54     	; 0x3e5e <__udivmodhi4>
    3e94:	06 d0       	rcall	.+12     	; 0x3ea2 <__divmodhi4_neg1>
    3e96:	00 20       	and	r0, r0
    3e98:	1a f4       	brpl	.+6      	; 0x3ea0 <__divmodhi4_exit>

00003e9a <__divmodhi4_neg2>:
    3e9a:	70 95       	com	r23
    3e9c:	61 95       	neg	r22
    3e9e:	7f 4f       	sbci	r23, 0xFF	; 255

00003ea0 <__divmodhi4_exit>:
    3ea0:	08 95       	ret

00003ea2 <__divmodhi4_neg1>:
    3ea2:	f6 f7       	brtc	.-4      	; 0x3ea0 <__divmodhi4_exit>
    3ea4:	90 95       	com	r25
    3ea6:	81 95       	neg	r24
    3ea8:	9f 4f       	sbci	r25, 0xFF	; 255
    3eaa:	08 95       	ret

00003eac <__udivmodsi4>:
    3eac:	a1 e2       	ldi	r26, 0x21	; 33
    3eae:	1a 2e       	mov	r1, r26
    3eb0:	aa 1b       	sub	r26, r26
    3eb2:	bb 1b       	sub	r27, r27
    3eb4:	fd 01       	movw	r30, r26
    3eb6:	0d c0       	rjmp	.+26     	; 0x3ed2 <__udivmodsi4_ep>

00003eb8 <__udivmodsi4_loop>:
    3eb8:	aa 1f       	adc	r26, r26
    3eba:	bb 1f       	adc	r27, r27
    3ebc:	ee 1f       	adc	r30, r30
    3ebe:	ff 1f       	adc	r31, r31
    3ec0:	a2 17       	cp	r26, r18
    3ec2:	b3 07       	cpc	r27, r19
    3ec4:	e4 07       	cpc	r30, r20
    3ec6:	f5 07       	cpc	r31, r21
    3ec8:	20 f0       	brcs	.+8      	; 0x3ed2 <__udivmodsi4_ep>
    3eca:	a2 1b       	sub	r26, r18
    3ecc:	b3 0b       	sbc	r27, r19
    3ece:	e4 0b       	sbc	r30, r20
    3ed0:	f5 0b       	sbc	r31, r21

00003ed2 <__udivmodsi4_ep>:
    3ed2:	66 1f       	adc	r22, r22
    3ed4:	77 1f       	adc	r23, r23
    3ed6:	88 1f       	adc	r24, r24
    3ed8:	99 1f       	adc	r25, r25
    3eda:	1a 94       	dec	r1
    3edc:	69 f7       	brne	.-38     	; 0x3eb8 <__udivmodsi4_loop>
    3ede:	60 95       	com	r22
    3ee0:	70 95       	com	r23
    3ee2:	80 95       	com	r24
    3ee4:	90 95       	com	r25
    3ee6:	9b 01       	movw	r18, r22
    3ee8:	ac 01       	movw	r20, r24
    3eea:	bd 01       	movw	r22, r26
    3eec:	cf 01       	movw	r24, r30
    3eee:	08 95       	ret

00003ef0 <__prologue_saves__>:
    3ef0:	2f 92       	push	r2
    3ef2:	3f 92       	push	r3
    3ef4:	4f 92       	push	r4
    3ef6:	5f 92       	push	r5
    3ef8:	6f 92       	push	r6
    3efa:	7f 92       	push	r7
    3efc:	8f 92       	push	r8
    3efe:	9f 92       	push	r9
    3f00:	af 92       	push	r10
    3f02:	bf 92       	push	r11
    3f04:	cf 92       	push	r12
    3f06:	df 92       	push	r13
    3f08:	ef 92       	push	r14
    3f0a:	ff 92       	push	r15
    3f0c:	0f 93       	push	r16
    3f0e:	1f 93       	push	r17
    3f10:	cf 93       	push	r28
    3f12:	df 93       	push	r29
    3f14:	cd b7       	in	r28, 0x3d	; 61
    3f16:	de b7       	in	r29, 0x3e	; 62
    3f18:	ca 1b       	sub	r28, r26
    3f1a:	db 0b       	sbc	r29, r27
    3f1c:	0f b6       	in	r0, 0x3f	; 63
    3f1e:	f8 94       	cli
    3f20:	de bf       	out	0x3e, r29	; 62
    3f22:	0f be       	out	0x3f, r0	; 63
    3f24:	cd bf       	out	0x3d, r28	; 61
    3f26:	09 94       	ijmp

00003f28 <__epilogue_restores__>:
    3f28:	2a 88       	ldd	r2, Y+18	; 0x12
    3f2a:	39 88       	ldd	r3, Y+17	; 0x11
    3f2c:	48 88       	ldd	r4, Y+16	; 0x10
    3f2e:	5f 84       	ldd	r5, Y+15	; 0x0f
    3f30:	6e 84       	ldd	r6, Y+14	; 0x0e
    3f32:	7d 84       	ldd	r7, Y+13	; 0x0d
    3f34:	8c 84       	ldd	r8, Y+12	; 0x0c
    3f36:	9b 84       	ldd	r9, Y+11	; 0x0b
    3f38:	aa 84       	ldd	r10, Y+10	; 0x0a
    3f3a:	b9 84       	ldd	r11, Y+9	; 0x09
    3f3c:	c8 84       	ldd	r12, Y+8	; 0x08
    3f3e:	df 80       	ldd	r13, Y+7	; 0x07
    3f40:	ee 80       	ldd	r14, Y+6	; 0x06
    3f42:	fd 80       	ldd	r15, Y+5	; 0x05
    3f44:	0c 81       	ldd	r16, Y+4	; 0x04
    3f46:	1b 81       	ldd	r17, Y+3	; 0x03
    3f48:	aa 81       	ldd	r26, Y+2	; 0x02
    3f4a:	b9 81       	ldd	r27, Y+1	; 0x01
    3f4c:	ce 0f       	add	r28, r30
    3f4e:	d1 1d       	adc	r29, r1
    3f50:	0f b6       	in	r0, 0x3f	; 63
    3f52:	f8 94       	cli
    3f54:	de bf       	out	0x3e, r29	; 62
    3f56:	0f be       	out	0x3f, r0	; 63
    3f58:	cd bf       	out	0x3d, r28	; 61
    3f5a:	ed 01       	movw	r28, r26
    3f5c:	08 95       	ret

00003f5e <_exit>:
    3f5e:	f8 94       	cli

00003f60 <__stop_program>:
    3f60:	ff cf       	rjmp	.-2      	; 0x3f60 <__stop_program>
