#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00F8E490 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_00F8C86C .param/l "num_cycles" 2 10, +C4<01000000>;
v00FF2378_0 .var "Clk", 0 0;
v00FF2FB8_0 .var "Reset", 0 0;
v00FF31C8_0 .var "Start", 0 0;
v00FF2A90_0 .var/i "counter", 31 0;
v00FF2E00_0 .var/i "flush", 31 0;
v00FF2A38_0 .var/i "i", 31 0;
v00FF2F60_0 .var/i "outfile", 31 0;
v00FF2BF0_0 .var/i "stall", 31 0;
S_00F8DDA8 .scope module, "CPU" "CPU" 2 14, 3 1, S_00F8E490;
 .timescale 0 0;
v00FF0D70_0 .net "ALUOp", 1 0, v00FF07F0_0; 1 drivers
v00FF0D18_0 .net "ALUOp_EX", 1 0, L_00FF2B40; 1 drivers
v00FF0F80_0 .net "ALUSrc", 0 0, v00FF0428_0; 1 drivers
v00FF0B08_0 .net "ALUSrc_EX", 0 0, L_00FF2880; 1 drivers
v00FF0BB8_0 .net "ALU_control_wire", 2 0, v00FEF738_0; 1 drivers
v00FF0C68_0 .net "ALU_result", 31 0, v00FEF948_0; 1 drivers
v00FF0CC0_0 .net "ALU_result_MEM", 31 0, L_00FF35E8; 1 drivers
v00FF0C10_0 .net "ALU_result_WB", 31 0, L_00FF3430; 1 drivers
v00FF0B60_0 .net "Branch", 0 0, v00FF0008_0; 1 drivers
v00FF0E20_0 .net "MemRead", 0 0, v00FF0480_0; 1 drivers
v00FF0E78_0 .net "MemRead_EX", 0 0, L_00FF2F08; 1 drivers
v00FF0DC8_0 .net "MemRead_MEM", 0 0, L_00FF3488; 1 drivers
v00FF0ED0_0 .net "MemWrite", 0 0, v00FF08F8_0; 1 drivers
v00FF0F28_0 .net "MemWrite_EX", 0 0, L_00FF3068; 1 drivers
v00FF1C98_0 .net "MemWrite_MEM", 0 0, L_00FF34E0; 1 drivers
v00FF1F00_0 .net "MemtoReg", 0 0, v00FF0218_0; 1 drivers
v00FF1AE0_0 .net "MemtoReg_EX", 0 0, L_00FF2E58; 1 drivers
v00FF1DA0_0 .net "MemtoReg_MEM", 0 0, L_00FF3590; 1 drivers
v00FF1DF8_0 .net "MemtoReg_WB", 0 0, L_00FF36F0; 1 drivers
v00FF18D0_0 .net "RegWrite", 0 0, v00FF0690_0; 1 drivers
v00FF1B38_0 .net "RegWrite_EX", 0 0, L_00FF2AE8; 1 drivers
v00FF1BE8_0 .net "RegWrite_MEM", 0 0, L_00FF2B98; 1 drivers
v00FF1F58_0 .net "RegWrite_WB", 0 0, L_00FF3698; 1 drivers
v00FF20B8_0 .net "Zero", 0 0, C4<z>; 0 drivers
v00FF1D48_0 .net *"_s1", 6 0, L_00FF2CA0; 1 drivers
v00FF2110_0 .net *"_s10", 6 0, L_00FF2CF8; 1 drivers
v00FF1878_0 .net *"_s12", 2 0, L_00FF2828; 1 drivers
v00FF22C8_0 .net *"_s14", 9 0, L_00FF28D8; 1 drivers
v00FF1A30_0 .net *"_s17", 4 0, L_00FF3278; 1 drivers
v00FF1B90_0 .net *"_s3", 2 0, L_00FF3010; 1 drivers
v00FF2008_0 .net *"_s32", 4 0, L_00FF3220; 1 drivers
v00FF1980_0 .net *"_s35", 4 0, L_00FF3380; 1 drivers
v00FF1EA8_0 .net *"_s4", 9 0, L_00FF2D50; 1 drivers
v00FF1820_0 .net *"_s46", 4 0, L_00FF3538; 1 drivers
v00FF2168_0 .net *"_s49", 4 0, L_00FF33D8; 1 drivers
v00FF1C40_0 .net *"_s7", 4 0, L_00FF3118; 1 drivers
v00FF2060_0 .net *"_s70", 6 0, L_00FF4C08; 1 drivers
v00FF1E50_0 .net *"_s72", 2 0, L_00FF4CB8; 1 drivers
v00FF1CF0_0 .net "address", 31 0, v00FF03D0_0; 1 drivers
v00FF21C0_0 .net "clk_i", 0 0, v00FF2378_0; 1 drivers
v00FF19D8_0 .net "data_memory_output", 31 0, L_00FF4E18; 1 drivers
v00FF2218_0 .net "data_memory_output_WB", 31 0, L_00FF3328; 1 drivers
v00FF1928_0 .net "imm_gen_wire", 31 0, v00FEF7E8_0; 1 drivers
v00FF2270_0 .net "imm_gen_wire_EX", 31 0, L_00FF29E0; 1 drivers
v00FF1A88_0 .net "ins", 31 0, L_00FF4038; 1 drivers
RS_00FBC7E4 .resolv tri, L_00FF2EB0, L_00FF2C48, L_00FF2DA8, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v00FF1FB0_0 .net8 "ins_EX", 31 0, RS_00FBC7E4; 3 drivers
v00FF23D0_0 .net "ins_ID", 31 0, v00FF0A58_0; 1 drivers
v00FF2530_0 .net "ins_MEM", 31 0, L_00FF2930; 1 drivers
v00FF2588_0 .net "ins_WB", 31 0, L_00FF3640; 1 drivers
v00FF2480_0 .net "mux_wire", 31 0, L_00FF49F8; 1 drivers
v00FF25E0_0 .net "new_address", 31 0, L_00FF4D68; 1 drivers
v00FF2740_0 .net "read_data1", 31 0, L_00FF44D0; 1 drivers
v00FF2428_0 .net "read_data1_EX", 31 0, L_00FF30C0; 1 drivers
v00FF2638_0 .net "read_data2", 31 0, L_00FF4070; 1 drivers
v00FF2690_0 .net "read_data2_EX", 31 0, L_00FF3170; 1 drivers
v00FF24D8_0 .net "read_data2_MEM", 31 0, L_00FF3748; 1 drivers
v00FF26E8_0 .net "rst_i", 0 0, v00FF2FB8_0; 1 drivers
v00FF2798_0 .net "start_i", 0 0, v00FF31C8_0; 1 drivers
v00FF2320_0 .net "write_register", 31 0, L_00FF4B00; 1 drivers
L_00FF2CA0 .part v00FF0A58_0, 25, 7;
L_00FF3010 .part v00FF0A58_0, 12, 3;
L_00FF2D50 .concat [ 3 7 0 0], L_00FF3010, L_00FF2CA0;
L_00FF3118 .part v00FF0A58_0, 7, 5;
LS_00FF2988_0_0 .concat [ 5 10 32 32], L_00FF3118, L_00FF2D50, v00FEF7E8_0, L_00FF4070;
LS_00FF2988_0_4 .concat [ 32 1 2 1], L_00FF44D0, v00FF0428_0, v00FF07F0_0, v00FF08F8_0;
LS_00FF2988_0_8 .concat [ 1 1 1 0], v00FF0480_0, v00FF0218_0, v00FF0690_0;
L_00FF2988 .concat [ 79 36 3 0], LS_00FF2988_0_0, LS_00FF2988_0_4, LS_00FF2988_0_8;
L_00FF2EB0 .part/pv L_00FF2CF8, 25, 7, 32;
L_00FF2C48 .part/pv L_00FF2828, 12, 3, 32;
L_00FF2CF8 .part L_00FF28D8, 3, 7;
L_00FF2828 .part L_00FF28D8, 0, 3;
L_00FF2DA8 .part/pv L_00FF3278, 7, 5, 32;
L_00FF2AE8 .part v00FF09A8_0, 117, 1;
L_00FF2E58 .part v00FF09A8_0, 116, 1;
L_00FF2F08 .part v00FF09A8_0, 115, 1;
L_00FF3068 .part v00FF09A8_0, 114, 1;
L_00FF2B40 .part v00FF09A8_0, 112, 2;
L_00FF2880 .part v00FF09A8_0, 111, 1;
L_00FF30C0 .part v00FF09A8_0, 79, 32;
L_00FF3170 .part v00FF09A8_0, 47, 32;
L_00FF29E0 .part v00FF09A8_0, 15, 32;
L_00FF28D8 .part v00FF09A8_0, 5, 10;
L_00FF3278 .part v00FF09A8_0, 0, 5;
L_00FF3220 .part RS_00FBC7E4, 7, 5;
LS_00FF32D0_0_0 .concat [ 5 32 32 1], L_00FF3220, L_00FF3170, v00FEF948_0, L_00FF3068;
LS_00FF32D0_0_4 .concat [ 1 1 1 0], L_00FF2F08, L_00FF2E58, L_00FF2AE8;
L_00FF32D0 .concat [ 70 3 0 0], LS_00FF32D0_0_0, LS_00FF32D0_0_4;
L_00FF2930 .part/pv L_00FF3380, 7, 5, 32;
L_00FF2B98 .part v00FF0798_0, 72, 1;
L_00FF3590 .part v00FF0798_0, 71, 1;
L_00FF3488 .part v00FF0798_0, 70, 1;
L_00FF34E0 .part v00FF0798_0, 69, 1;
L_00FF35E8 .part v00FF0798_0, 37, 32;
L_00FF3748 .part v00FF0798_0, 5, 32;
L_00FF3380 .part v00FF0798_0, 0, 5;
L_00FF3538 .part L_00FF2930, 7, 5;
LS_00FF37A0_0_0 .concat [ 5 32 32 1], L_00FF3538, L_00FF4E18, L_00FF35E8, L_00FF3590;
LS_00FF37A0_0_4 .concat [ 1 0 0 0], L_00FF2B98;
L_00FF37A0 .concat [ 70 1 0 0], LS_00FF37A0_0_0, LS_00FF37A0_0_4;
L_00FF3640 .part/pv L_00FF33D8, 7, 5, 32;
L_00FF3698 .part v00FF0530_0, 70, 1;
L_00FF36F0 .part v00FF0530_0, 69, 1;
L_00FF3430 .part v00FF0530_0, 37, 32;
L_00FF3328 .part v00FF0530_0, 5, 32;
L_00FF33D8 .part v00FF0530_0, 0, 5;
L_00FF5188 .part v00FF0A58_0, 0, 7;
L_00FF4898 .part v00FF0A58_0, 15, 5;
L_00FF4F20 .part v00FF0A58_0, 20, 5;
L_00FF4A50 .part L_00FF3640, 7, 5;
L_00FF4C08 .part RS_00FBC7E4, 25, 7;
L_00FF4CB8 .part RS_00FBC7E4, 12, 3;
L_00FF4C60 .concat [ 3 7 0 0], L_00FF4CB8, L_00FF4C08;
S_00F883E0 .scope module, "IF_ID" "Pipeline_Register" 3 36, 4 1, S_00F8DDA8;
 .timescale 0 0;
P_00F8AE0C .param/l "n" 4 13, +C4<0100000>;
v00FF0638_0 .alias "clk_i", 0 0, v00FF21C0_0;
v00FF0A00_0 .alias "data_i", 31 0, v00FF1A88_0;
v00FF0A58_0 .var "data_o", 31 0;
E_00F8AE28 .event edge, v00FF0AB0_0;
S_00F87E90 .scope module, "ID_EX" "Pipeline_Register" 3 42, 4 1, S_00F8DDA8;
 .timescale 0 0;
P_00F8ABEC .param/l "n" 4 13, +C4<01110110>;
v00FF06E8_0 .alias "clk_i", 0 0, v00FF21C0_0;
v00FF0950_0 .net "data_i", 117 0, L_00FF2988; 1 drivers
v00FF09A8_0 .var "data_o", 117 0;
E_00F8AC28 .event edge, v00FF0950_0;
S_00F879C8 .scope module, "EX_MEM" "Pipeline_Register" 3 47, 4 1, S_00F8DDA8;
 .timescale 0 0;
P_00F8AB4C .param/l "n" 4 13, +C4<01001001>;
v00FF0320_0 .alias "clk_i", 0 0, v00FF21C0_0;
v00FF0378_0 .net "data_i", 72 0, L_00FF32D0; 1 drivers
v00FF0798_0 .var "data_o", 72 0;
E_00F8ABC8 .event edge, v00FF0378_0;
S_00F88820 .scope module, "MEM_WB" "Pipeline_Register" 3 52, 4 1, S_00F8DDA8;
 .timescale 0 0;
P_00F8AB2C .param/l "n" 4 13, +C4<01000111>;
v00FF04D8_0 .alias "clk_i", 0 0, v00FF21C0_0;
v00FF05E0_0 .net "data_i", 70 0, L_00FF37A0; 1 drivers
v00FF0530_0 .var "data_o", 70 0;
E_00F8AB08 .event edge, v00FF05E0_0;
S_00F8EB78 .scope module, "Control" "Control" 3 59, 5 1, S_00F8DDA8;
 .timescale 0 0;
v00FF07F0_0 .var "ALUOp_o", 1 0;
v00FF0428_0 .var "ALUSrc_o", 0 0;
v00FF0008_0 .var "Branch_o", 0 0;
v00FF0480_0 .var "MemRead_o", 0 0;
v00FF08F8_0 .var "MemWrite_o", 0 0;
v00FF0218_0 .var "MemtoReg_o", 0 0;
v00FF0270_0 .net "Op_i", 6 0, L_00FF5188; 1 drivers
v00FF0690_0 .var "RegWrite_o", 0 0;
E_00F8AA08 .event edge, v00FF0270_0;
S_00F8F480 .scope module, "Add_PC" "Adder" 3 71, 6 1, S_00F8DDA8;
 .timescale 0 0;
v00FF01C0_0 .alias "data1_in", 31 0, v00FF1CF0_0;
v00FF0168_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v00FF0060_0 .alias "data_o", 31 0, v00FF25E0_0;
L_00FF4D68 .arith/sum 32, v00FF03D0_0, C4<00000000000000000000000000000100>;
S_00F8F150 .scope module, "PC" "PC" 3 78, 7 1, S_00F8DDA8;
 .timescale 0 0;
v00FF0588_0 .net "PCWrite_i", 0 0, C4<1>; 1 drivers
v00FF0110_0 .alias "clk_i", 0 0, v00FF21C0_0;
v00FF02C8_0 .alias "pc_i", 31 0, v00FF25E0_0;
v00FF03D0_0 .var "pc_o", 31 0;
v00FF0740_0 .alias "rst_i", 0 0, v00FF26E8_0;
v00FF08A0_0 .alias "start_i", 0 0, v00FF2798_0;
E_00F8AAE8 .event posedge, v00FF0740_0, v00FEF8F0_0;
S_00F8F1D8 .scope module, "Instruction_Memory" "Instruction_Memory" 3 87, 8 1, S_00F8DDA8;
 .timescale 0 0;
L_00FF4038 .functor BUFZ 32, L_00FF48F0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00FEFE70_0 .net *"_s0", 31 0, L_00FF48F0; 1 drivers
v00FEFDC0_0 .net *"_s2", 31 0, L_00FF5028; 1 drivers
v00FEFEC8_0 .net *"_s4", 29 0, L_00FF52E8; 1 drivers
v00FEFF20_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v00FF0848_0 .alias "addr_i", 31 0, v00FF1CF0_0;
v00FF0AB0_0 .alias "instr_o", 31 0, v00FF1A88_0;
v00FF00B8 .array "memory", 255 0, 31 0;
L_00FF48F0 .array/port v00FF00B8, L_00FF5028;
L_00FF52E8 .part v00FF03D0_0, 2, 30;
L_00FF5028 .concat [ 30 2 0 0], L_00FF52E8, C4<00>;
S_00F8EA68 .scope module, "Registers" "Registers" 3 92, 9 1, S_00F8DDA8;
 .timescale 0 0;
L_00FF44D0 .functor BUFZ 32, L_00FF4BB0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00FF4070 .functor BUFZ 32, L_00FF49A0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00FEF318_0 .net "RDaddr_i", 4 0, L_00FF4A50; 1 drivers
v00FEFD68_0 .alias "RDdata_i", 31 0, v00FF2320_0;
v00FEFD10_0 .net "RS1addr_i", 4 0, L_00FF4898; 1 drivers
v00FEFF78_0 .alias "RS1data_o", 31 0, v00FF2740_0;
v00FEFB00_0 .net "RS2addr_i", 4 0, L_00FF4F20; 1 drivers
v00FEFBB0_0 .alias "RS2data_o", 31 0, v00FF2638_0;
v00FEFC60_0 .alias "RegWrite_i", 0 0, v00FF1F58_0;
v00FEFCB8_0 .net *"_s0", 31 0, L_00FF4BB0; 1 drivers
v00FEFC08_0 .net *"_s4", 31 0, L_00FF49A0; 1 drivers
v00FEFB58_0 .alias "clk_i", 0 0, v00FF21C0_0;
v00FEFE18 .array/s "register", 31 0, 31 0;
L_00FF4BB0 .array/port v00FEFE18, L_00FF4898;
L_00FF49A0 .array/port v00FEFE18, L_00FF4F20;
S_00F8F3F8 .scope module, "MUX_ALUSrc" "MUX32" 3 104, 10 1, S_00F8DDA8;
 .timescale 0 0;
v00FEF210_0 .net *"_s0", 2 0, L_00FF4B58; 1 drivers
v00FEF160_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v00FEF9A0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v00FEF9F8_0 .net *"_s6", 0 0, L_00FF4FD0; 1 drivers
v00FEFA50_0 .alias "data1_i", 31 0, v00FF2690_0;
v00FEF1B8_0 .alias "data2_i", 31 0, v00FF2270_0;
v00FEF268_0 .alias "data_o", 31 0, v00FF2480_0;
v00FEF2C0_0 .alias "select_i", 0 0, v00FF0B08_0;
L_00FF4B58 .concat [ 1 2 0 0], L_00FF2880, C4<00>;
L_00FF4FD0 .cmp/eq 3, L_00FF4B58, C4<001>;
L_00FF49F8 .functor MUXZ 32, L_00FF3170, L_00FF29E0, L_00FF4FD0, C4<>;
S_00F8F040 .scope module, "REG_WRISrc" "MUX32" 3 111, 10 1, S_00F8DDA8;
 .timescale 0 0;
v00FEF0B0_0 .net *"_s0", 2 0, L_00FF4948; 1 drivers
v00FEF000_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v00FEF370_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v00FEF4D0_0 .net *"_s6", 0 0, L_00FF4AA8; 1 drivers
v00FEF108_0 .alias "data1_i", 31 0, v00FF0C10_0;
v00FEF840_0 .alias "data2_i", 31 0, v00FF2218_0;
v00FEF898_0 .alias "data_o", 31 0, v00FF2320_0;
v00FEF580_0 .alias "select_i", 0 0, v00FF1DF8_0;
L_00FF4948 .concat [ 1 2 0 0], L_00FF36F0, C4<00>;
L_00FF4AA8 .cmp/eq 3, L_00FF4948, C4<001>;
L_00FF4B00 .functor MUXZ 32, L_00FF3430, L_00FF3328, L_00FF4AA8, C4<>;
S_00F8F260 .scope module, "Imm_Gen" "Imm_Gen" 3 118, 11 1, S_00F8DDA8;
 .timescale 0 0;
v00FEF630_0 .alias "data_i", 31 0, v00FF23D0_0;
v00FEF7E8_0 .var "data_o", 31 0;
E_00F8AC08 .event edge, v00FEF630_0;
S_00F8F618 .scope module, "ALU" "ALU" 3 125, 12 1, S_00F8DDA8;
 .timescale 0 0;
v00FEF528_0 .alias "ALUCtrl_i", 2 0, v00FF0BB8_0;
v00FEF420_0 .alias "Zero_o", 0 0, v00FF20B8_0;
v00FEF6E0_0 .alias "data1_i", 31 0, v00FF2428_0;
v00FEFAA8_0 .alias "data2_i", 31 0, v00FF2480_0;
v00FEF790_0 .alias "data_o", 31 0, v00FF0C68_0;
v00FEF948_0 .var "tmp", 31 0;
E_00F8A988 .event edge, v00FEF738_0, v00FEFAA8_0, v00FEF6E0_0;
S_00F8EE20 .scope module, "ALU_Control" "ALU_Control" 3 134, 13 1, S_00F8DDA8;
 .timescale 0 0;
v00FEF738_0 .var "ALUCtrl_o", 2 0;
v00FEF3C8_0 .alias "ALUOp_i", 1 0, v00FF0D18_0;
v00FEF478_0 .net "funct_i", 9 0, L_00FF4C60; 1 drivers
E_00F8A9A8 .event edge, v00FEF3C8_0, v00FEF478_0;
S_00F8E628 .scope module, "Data_Memory" "Data_Memory" 3 140, 14 1, S_00F8DDA8;
 .timescale 0 0;
v00F903B0_0 .alias "MemRead_i", 0 0, v00FF0DC8_0;
v00F90408_0 .alias "MemWrite_i", 0 0, v00FF1C98_0;
v00F90460_0 .net *"_s0", 31 0, L_00FF4DC0; 1 drivers
v00F90618_0 .net *"_s2", 31 0, L_00FF4D10; 1 drivers
v00F904B8_0 .net *"_s4", 29 0, L_00FF4E70; 1 drivers
v00F90510_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v00F90568_0 .net *"_s8", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v00F90670_0 .alias "addr_i", 31 0, v00FF0CC0_0;
v00FEF8F0_0 .alias "clk_i", 0 0, v00FF21C0_0;
v00FEF688_0 .alias "data_i", 31 0, v00FF24D8_0;
v00FEF058_0 .alias "data_o", 31 0, v00FF19D8_0;
v00FEF5D8 .array "memory", 1023 0, 31 0;
E_00F8ABA8 .event posedge, v00FEF8F0_0;
L_00FF4DC0 .array/port v00FEF5D8, L_00FF4D10;
L_00FF4E70 .part L_00FF35E8, 2, 30;
L_00FF4D10 .concat [ 30 2 0 0], L_00FF4E70, C4<00>;
L_00FF4E18 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_00FF4DC0, L_00FF3488, C4<>;
S_00F8DEB8 .scope module, "Hazard_Detection" "Hazard_Detection" 3 149, 15 1, S_00F8DDA8;
 .timescale 0 0;
v00F90A38_0 .net "Stall_o", 0 0, C4<0>; 1 drivers
    .scope S_00F883E0;
T_0 ;
    %wait E_00F8AE28;
    %load/v 8, v00FF0A00_0, 32;
    %set/v v00FF0A58_0, 8, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00F87E90;
T_1 ;
    %wait E_00F8AC28;
    %load/v 8, v00FF0950_0, 118;
    %set/v v00FF09A8_0, 8, 118;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00F879C8;
T_2 ;
    %wait E_00F8ABC8;
    %load/v 8, v00FF0378_0, 73;
    %set/v v00FF0798_0, 8, 73;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00F88820;
T_3 ;
    %wait E_00F8AB08;
    %load/v 8, v00FF05E0_0, 71;
    %set/v v00FF0530_0, 8, 71;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00F8EB78;
T_4 ;
    %wait E_00F8AA08;
    %set/v v00FF0218_0, 0, 1;
    %set/v v00FF0480_0, 0, 1;
    %set/v v00FF08F8_0, 0, 1;
    %set/v v00FF0008_0, 0, 1;
    %set/v v00FF0690_0, 1, 1;
    %load/v 8, v00FF0270_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/0xz  T_4.0, 4;
    %movi 8, 2, 2;
    %set/v v00FF07F0_0, 8, 2;
    %set/v v00FF0428_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00FF0270_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/0xz  T_4.2, 4;
    %set/v v00FF07F0_0, 1, 2;
    %set/v v00FF0428_0, 1, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v00FF0270_0, 7;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_4.4, 4;
    %set/v v00FF07F0_0, 0, 2;
    %set/v v00FF0428_0, 1, 1;
    %set/v v00FF0218_0, 1, 1;
    %set/v v00FF0480_0, 1, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v00FF0270_0, 7;
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_4.6, 4;
    %set/v v00FF07F0_0, 0, 2;
    %set/v v00FF0428_0, 1, 1;
    %set/v v00FF0218_0, 0, 1;
    %set/v v00FF08F8_0, 1, 1;
    %set/v v00FF0690_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %movi 8, 2, 2;
    %set/v v00FF07F0_0, 8, 2;
    %set/v v00FF0428_0, 0, 1;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00F8F150;
T_5 ;
    %wait E_00F8AAE8;
    %load/v 8, v00FF0740_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF03D0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00FF0588_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v00FF08A0_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v00FF02C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF03D0_0, 0, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v00FF03D0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF03D0_0, 0, 8;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00F8EA68;
T_6 ;
    %wait E_00F8ABA8;
    %load/v 8, v00FEFC60_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v00FEFD68_0, 32;
    %ix/getv 3, v00FEF318_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00FEFE18, 0, 8;
t_0 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00F8F260;
T_7 ;
    %wait E_00F8AC08;
    %load/v 8, v00FEF630_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_7.0, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.2, 4;
    %load/x1p 40, v00FEF630_0, 5;
    %jmp T_7.3;
T_7.2 ;
    %mov 40, 2, 5;
T_7.3 ;
    %mov 8, 40, 5; Move signal select into place
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 40, v00FEF630_0, 7;
    %jmp T_7.5;
T_7.4 ;
    %mov 40, 2, 7;
T_7.5 ;
    %mov 13, 40, 7; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 60, v00FEF630_0, 1;
    %jmp T_7.7;
T_7.6 ;
    %mov 60, 2, 1;
T_7.7 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v00FEF7E8_0, 8, 32;
    %jmp T_7.1;
T_7.0 ;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.8, 4;
    %load/x1p 40, v00FEF630_0, 12;
    %jmp T_7.9;
T_7.8 ;
    %mov 40, 2, 12;
T_7.9 ;
    %mov 8, 40, 12; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.10, 4;
    %load/x1p 60, v00FEF630_0, 1;
    %jmp T_7.11;
T_7.10 ;
    %mov 60, 2, 1;
T_7.11 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v00FEF7E8_0, 8, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00F8F618;
T_8 ;
    %wait E_00F8A988;
    %load/v 8, v00FEF528_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_8.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_8.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_8.7, 6;
    %set/v v00FEF948_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 32;
    %and 8, 40, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 32;
    %xor 8, 40, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 32;
    %add 8, 40, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 32;
    %sub 8, 40, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 32;
    %mul 8, 40, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 32;
    %add 8, 40, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/v 8, v00FEF6E0_0, 32;
    %load/v 40, v00FEFAA8_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v00FEF948_0, 8, 32;
    %jmp T_8.9;
T_8.9 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00F8EE20;
T_9 ;
    %wait E_00F8A9A8;
    %load/v 8, v00FEF3C8_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v00FEF478_0, 3; Only need 3 of 10 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %movi 8, 6, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.4;
T_9.3 ;
    %set/v v00FEF738_0, 1, 3;
    %jmp T_9.4;
T_9.4 ;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00FEF3C8_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_9.5, 4;
    %load/v 8, v00FEF478_0, 10;
    %cmpi/u 8, 7, 10;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 4, 10;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 1, 10;
    %jmp/1 T_9.9, 6;
    %cmpi/u 8, 0, 10;
    %jmp/1 T_9.10, 6;
    %cmpi/u 8, 256, 10;
    %jmp/1 T_9.11, 6;
    %cmpi/u 8, 8, 10;
    %jmp/1 T_9.12, 6;
    %jmp T_9.13;
T_9.7 ;
    %set/v v00FEF738_0, 0, 3;
    %jmp T_9.13;
T_9.8 ;
    %movi 8, 1, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.13;
T_9.9 ;
    %movi 8, 2, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.13;
T_9.10 ;
    %movi 8, 3, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.13;
T_9.11 ;
    %movi 8, 4, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.13;
T_9.12 ;
    %movi 8, 5, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.13;
T_9.13 ;
    %jmp T_9.6;
T_9.5 ;
    %load/v 8, v00FEF3C8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.14, 4;
    %load/v 8, v00FEF478_0, 3; Only need 3 of 10 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.16, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.17, 6;
    %jmp T_9.18;
T_9.16 ;
    %movi 8, 3, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.18;
T_9.17 ;
    %movi 8, 3, 3;
    %set/v v00FEF738_0, 8, 3;
    %jmp T_9.18;
T_9.18 ;
T_9.14 ;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00F8E628;
T_10 ;
    %wait E_00F8ABA8;
    %load/v 8, v00F90408_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v00FEF688_0, 32;
    %load/v 40, v00F90670_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  40, 32;
    %ix/get 3, 40, 32;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00FEF5D8, 0, 8;
t_1 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00F8E490;
T_11 ;
    %delay 25, 0;
    %load/v 8, v00FF2378_0, 1;
    %inv 8, 1;
    %set/v v00FF2378_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00F8E490;
T_12 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd";
    %vpi_call 2 22 "$dumpvars";
    %set/v v00FF2A90_0, 0, 32;
    %set/v v00FF2BF0_0, 0, 32;
    %set/v v00FF2E00_0, 0, 32;
    %set/v v00FF2A38_0, 0, 32;
T_12.0 ;
    %load/v 8, v00FF2A38_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 3, v00FF2A38_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00FF00B8, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00FF2A38_0, 32;
    %set/v v00FF2A38_0, 8, 32;
    %jmp T_12.0;
T_12.1 ;
    %set/v v00FF2A38_0, 0, 32;
T_12.2 ;
    %load/v 8, v00FF2A38_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.3, 5;
    %ix/getv/s 3, v00FF2A38_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v00FEF5D8, 0, 32;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00FF2A38_0, 32;
    %set/v v00FF2A38_0, 8, 32;
    %jmp T_12.2;
T_12.3 ;
    %movi 8, 5, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00FEF5D8, 8, 32;
    %set/v v00FF2A38_0, 0, 32;
T_12.4 ;
    %load/v 8, v00FF2A38_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.5, 5;
    %ix/getv/s 3, v00FF2A38_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v00FEFE18, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00FF2A38_0, 32;
    %set/v v00FF2A38_0, 8, 32;
    %jmp T_12.4;
T_12.5 ;
    %set/v v00FF0A58_0, 0, 32;
    %set/v v00FF09A8_0, 0, 118;
    %set/v v00FF0798_0, 0, 73;
    %set/v v00FF0530_0, 0, 71;
    %vpi_call 2 53 "$readmemb", "instruction.txt", v00FF00B8;
    %vpi_func 2 57 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v00FF2F60_0, 8, 32;
    %vpi_call 2 59 "$fdisplay", v00FF2F60_0, "Pipeline Register IF_ID: %b", v00FF0A58_0;
    %vpi_call 2 60 "$fdisplay", v00FF2F60_0, "Pipeline Register ID_EX: %b", v00FF09A8_0;
    %vpi_call 2 61 "$fdisplay", v00FF2F60_0, "Pipeline Register EX_MEM: %b", v00FF0798_0;
    %vpi_call 2 62 "$fdisplay", v00FF2F60_0, "Pipeline Register MEM_WB: %b", v00FF0530_0;
    %set/v v00FF2378_0, 1, 1;
    %set/v v00FF2FB8_0, 1, 1;
    %set/v v00FF31C8_0, 0, 1;
    %delay 12, 0;
    %set/v v00FF2FB8_0, 0, 1;
    %set/v v00FF31C8_0, 1, 1;
    %end;
    .thread T_12;
    .scope S_00F8E490;
T_13 ;
    %wait E_00F8ABA8;
    %load/v 8, v00FF2A90_0, 32;
    %cmpi/u 8, 64, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 76 "$finish";
T_13.0 ;
    %vpi_call 2 84 "$fdisplay", v00FF2F60_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v00FF2A90_0, v00FF31C8_0, v00FF2BF0_0, v00FF2E00_0, v00FF03D0_0;
    %vpi_call 2 88 "$fdisplay", v00FF2F60_0, "Registers";
    %vpi_call 2 89 "$fdisplay", v00FF2F60_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v00FEFE18, 0>, &A<v00FEFE18, 8>, &A<v00FEFE18, 16>, &A<v00FEFE18, 24>;
    %vpi_call 2 90 "$fdisplay", v00FF2F60_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v00FEFE18, 1>, &A<v00FEFE18, 9>, &A<v00FEFE18, 17>, &A<v00FEFE18, 25>;
    %vpi_call 2 91 "$fdisplay", v00FF2F60_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v00FEFE18, 2>, &A<v00FEFE18, 10>, &A<v00FEFE18, 18>, &A<v00FEFE18, 26>;
    %vpi_call 2 92 "$fdisplay", v00FF2F60_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v00FEFE18, 3>, &A<v00FEFE18, 11>, &A<v00FEFE18, 19>, &A<v00FEFE18, 27>;
    %vpi_call 2 93 "$fdisplay", v00FF2F60_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v00FEFE18, 4>, &A<v00FEFE18, 12>, &A<v00FEFE18, 20>, &A<v00FEFE18, 28>;
    %vpi_call 2 94 "$fdisplay", v00FF2F60_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v00FEFE18, 5>, &A<v00FEFE18, 13>, &A<v00FEFE18, 21>, &A<v00FEFE18, 29>;
    %vpi_call 2 95 "$fdisplay", v00FF2F60_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v00FEFE18, 6>, &A<v00FEFE18, 14>, &A<v00FEFE18, 22>, &A<v00FEFE18, 30>;
    %vpi_call 2 96 "$fdisplay", v00FF2F60_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v00FEFE18, 7>, &A<v00FEFE18, 15>, &A<v00FEFE18, 23>, &A<v00FEFE18, 31>;
    %vpi_call 2 100 "$fdisplay", v00FF2F60_0, "Data Memory: 0x00 = %10d", &A<v00FEF5D8, 0>;
    %vpi_call 2 101 "$fdisplay", v00FF2F60_0, "Data Memory: 0x04 = %10d", &A<v00FEF5D8, 1>;
    %vpi_call 2 102 "$fdisplay", v00FF2F60_0, "Data Memory: 0x08 = %10d", &A<v00FEF5D8, 2>;
    %vpi_call 2 103 "$fdisplay", v00FF2F60_0, "Data Memory: 0x0C = %10d", &A<v00FEF5D8, 3>;
    %vpi_call 2 104 "$fdisplay", v00FF2F60_0, "Data Memory: 0x10 = %10d", &A<v00FEF5D8, 4>;
    %vpi_call 2 105 "$fdisplay", v00FF2F60_0, "Data Memory: 0x14 = %10d", &A<v00FEF5D8, 5>;
    %vpi_call 2 106 "$fdisplay", v00FF2F60_0, "Data Memory: 0x18 = %10d", &A<v00FEF5D8, 6>;
    %vpi_call 2 107 "$fdisplay", v00FF2F60_0, "Data Memory: 0x1C = %10d", &A<v00FEF5D8, 7>;
    %vpi_call 2 109 "$fdisplay", v00FF2F60_0, "\012";
    %vpi_call 2 110 "$fdisplay", v00FF2F60_0, "Pipeline Register IF_ID: %b", v00FF0A58_0;
    %vpi_call 2 111 "$fdisplay", v00FF2F60_0, "Pipeline Register ID_EX: %b", v00FF09A8_0;
    %vpi_call 2 112 "$fdisplay", v00FF2F60_0, "Pipeline Register EX_MEM: %b", v00FF0798_0;
    %vpi_call 2 113 "$fdisplay", v00FF2F60_0, "Pipeline Register MEM_WB: %b", v00FF0530_0;
    %load/v 8, v00FF2A90_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v00FF2A90_0, 8, 32;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Pipeline_Register.v";
    "Control.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "MUX32.v";
    "Imm_Gen.v";
    "ALU.v";
    "ALUControl.v";
    "Data_Memory.v";
    "Hazard_Detection.v";
