// Seed: 3453933383
module module_0;
  assign id_1 = -1 && -1 & -1'h0;
  initial wait ("") if (id_1) id_2 <= id_1;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wand  id_4,
    output wire  id_5,
    output logic id_6,
    output wand  id_7,
    output tri0  id_8
);
  wire id_10;
  always if (1) @(*) $display;
  assign id_6 = 1;
  final assume (id_0) @({id_1}) disable id_11;
  wire id_12, id_13;
  wire id_14;
  always id_6 = id_0;
  module_0 modCall_1 ();
  wire id_15, id_16;
endmodule
