{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 20:59:19 2023 " "Info: Processing started: Mon Sep 11 20:59:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pwm -c pwm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwm -c pwm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register compteur:compteur0\|cmt\[1\] register comparateur:comparateur0\|pwm_out 332.78 MHz 3.005 ns Internal " "Info: Clock \"clk\" has Internal fmax of 332.78 MHz between source register \"compteur:compteur0\|cmt\[1\]\" and destination register \"comparateur:comparateur0\|pwm_out\" (period= 3.005 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.784 ns + Longest register register " "Info: + Longest register to register delay is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur:compteur0\|cmt\[1\] 1 REG LCFF_X22_Y29_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y29_N3; Fanout = 4; REG Node = 'compteur:compteur0\|cmt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur:compteur0|cmt[1] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/compteur/compteur.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.393 ns) 1.388 ns comparateur:comparateur0\|LessThan1~3 2 COMB LCCOMB_X23_Y28_N2 1 " "Info: 2: + IC(0.995 ns) + CELL(0.393 ns) = 1.388 ns; Loc. = LCCOMB_X23_Y28_N2; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { compteur:compteur0|cmt[1] comparateur:comparateur0|LessThan1~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.459 ns comparateur:comparateur0\|LessThan1~5 3 COMB LCCOMB_X23_Y28_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.459 ns; Loc. = LCCOMB_X23_Y28_N4; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan1~3 comparateur:comparateur0|LessThan1~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.530 ns comparateur:comparateur0\|LessThan1~7 4 COMB LCCOMB_X23_Y28_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.530 ns; Loc. = LCCOMB_X23_Y28_N6; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan1~5 comparateur:comparateur0|LessThan1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.601 ns comparateur:comparateur0\|LessThan1~9 5 COMB LCCOMB_X23_Y28_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.601 ns; Loc. = LCCOMB_X23_Y28_N8; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan1~7 comparateur:comparateur0|LessThan1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.672 ns comparateur:comparateur0\|LessThan1~11 6 COMB LCCOMB_X23_Y28_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.672 ns; Loc. = LCCOMB_X23_Y28_N10; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan1~9 comparateur:comparateur0|LessThan1~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.743 ns comparateur:comparateur0\|LessThan1~13 7 COMB LCCOMB_X23_Y28_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.743 ns; Loc. = LCCOMB_X23_Y28_N12; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan1~11 comparateur:comparateur0|LessThan1~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.153 ns comparateur:comparateur0\|LessThan1~14 8 COMB LCCOMB_X23_Y28_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.153 ns; Loc. = LCCOMB_X23_Y28_N14; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { comparateur:comparateur0|LessThan1~13 comparateur:comparateur0|LessThan1~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.150 ns) 2.700 ns comparateur:comparateur0\|pwm_out~0 9 COMB LCCOMB_X23_Y28_N24 1 " "Info: 9: + IC(0.397 ns) + CELL(0.150 ns) = 2.700 ns; Loc. = LCCOMB_X23_Y28_N24; Fanout = 1; COMB Node = 'comparateur:comparateur0\|pwm_out~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { comparateur:comparateur0|LessThan1~14 comparateur:comparateur0|pwm_out~0 } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.784 ns comparateur:comparateur0\|pwm_out 10 REG LCFF_X23_Y28_N25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 2.784 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.392 ns ( 50.00 % ) " "Info: Total cell delay = 1.392 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 50.00 % ) " "Info: Total interconnect delay = 1.392 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { compteur:compteur0|cmt[1] comparateur:comparateur0|LessThan1~3 comparateur:comparateur0|LessThan1~5 comparateur:comparateur0|LessThan1~7 comparateur:comparateur0|LessThan1~9 comparateur:comparateur0|LessThan1~11 comparateur:comparateur0|LessThan1~13 comparateur:comparateur0|LessThan1~14 comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { compteur:compteur0|cmt[1] {} comparateur:comparateur0|LessThan1~3 {} comparateur:comparateur0|LessThan1~5 {} comparateur:comparateur0|LessThan1~7 {} comparateur:comparateur0|LessThan1~9 {} comparateur:comparateur0|LessThan1~11 {} comparateur:comparateur0|LessThan1~13 {} comparateur:comparateur0|LessThan1~14 {} comparateur:comparateur0|pwm_out~0 {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.995ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.397ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns comparateur:comparateur0\|pwm_out 3 REG LCFF_X23_Y28_N25 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns compteur:compteur0\|cmt\[1\] 3 REG LCFF_X22_Y29_N3 4 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X22_Y29_N3; Fanout = 4; REG Node = 'compteur:compteur0\|cmt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl compteur:compteur0|cmt[1] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/compteur/compteur.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl compteur:compteur0|cmt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} compteur:compteur0|cmt[1] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl compteur:compteur0|cmt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} compteur:compteur0|cmt[1] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../compteur/compteur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/compteur/compteur.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { compteur:compteur0|cmt[1] comparateur:comparateur0|LessThan1~3 comparateur:comparateur0|LessThan1~5 comparateur:comparateur0|LessThan1~7 comparateur:comparateur0|LessThan1~9 comparateur:comparateur0|LessThan1~11 comparateur:comparateur0|LessThan1~13 comparateur:comparateur0|LessThan1~14 comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { compteur:compteur0|cmt[1] {} comparateur:comparateur0|LessThan1~3 {} comparateur:comparateur0|LessThan1~5 {} comparateur:comparateur0|LessThan1~7 {} comparateur:comparateur0|LessThan1~9 {} comparateur:comparateur0|LessThan1~11 {} comparateur:comparateur0|LessThan1~13 {} comparateur:comparateur0|LessThan1~14 {} comparateur:comparateur0|pwm_out~0 {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.995ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.397ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl compteur:compteur0|cmt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} compteur:compteur0|cmt[1] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "comparateur:comparateur0\|pwm_out duty\[1\] clk 6.867 ns register " "Info: tsu for register \"comparateur:comparateur0\|pwm_out\" (data pin = \"duty\[1\]\", clock pin = \"clk\") is 6.867 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.563 ns + Longest pin register " "Info: + Longest pin to register delay is 9.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns duty\[1\] 1 PIN PIN_AC11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC11; Fanout = 2; PIN Node = 'duty\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[1] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.679 ns) + CELL(0.414 ns) 6.933 ns comparateur:comparateur0\|LessThan0~3 2 COMB LCCOMB_X20_Y20_N10 1 " "Info: 2: + IC(5.679 ns) + CELL(0.414 ns) = 6.933 ns; Loc. = LCCOMB_X20_Y20_N10; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { duty[1] comparateur:comparateur0|LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.004 ns comparateur:comparateur0\|LessThan0~5 3 COMB LCCOMB_X20_Y20_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.004 ns; Loc. = LCCOMB_X20_Y20_N12; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan0~3 comparateur:comparateur0|LessThan0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.163 ns comparateur:comparateur0\|LessThan0~7 4 COMB LCCOMB_X20_Y20_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 7.163 ns; Loc. = LCCOMB_X20_Y20_N14; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { comparateur:comparateur0|LessThan0~5 comparateur:comparateur0|LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.234 ns comparateur:comparateur0\|LessThan0~9 5 COMB LCCOMB_X20_Y20_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.234 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan0~7 comparateur:comparateur0|LessThan0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.305 ns comparateur:comparateur0\|LessThan0~11 6 COMB LCCOMB_X20_Y20_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.305 ns; Loc. = LCCOMB_X20_Y20_N18; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan0~9 comparateur:comparateur0|LessThan0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.376 ns comparateur:comparateur0\|LessThan0~13 7 COMB LCCOMB_X20_Y20_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.376 ns; Loc. = LCCOMB_X20_Y20_N20; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { comparateur:comparateur0|LessThan0~11 comparateur:comparateur0|LessThan0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.786 ns comparateur:comparateur0\|LessThan0~14 8 COMB LCCOMB_X20_Y20_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 7.786 ns; Loc. = LCCOMB_X20_Y20_N22; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { comparateur:comparateur0|LessThan0~13 comparateur:comparateur0|LessThan0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.413 ns) 9.479 ns comparateur:comparateur0\|pwm_out~0 9 COMB LCCOMB_X23_Y28_N24 1 " "Info: 9: + IC(1.280 ns) + CELL(0.413 ns) = 9.479 ns; Loc. = LCCOMB_X23_Y28_N24; Fanout = 1; COMB Node = 'comparateur:comparateur0\|pwm_out~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { comparateur:comparateur0|LessThan0~14 comparateur:comparateur0|pwm_out~0 } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.563 ns comparateur:comparateur0\|pwm_out 10 REG LCFF_X23_Y28_N25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.563 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 27.23 % ) " "Info: Total cell delay = 2.604 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.959 ns ( 72.77 % ) " "Info: Total interconnect delay = 6.959 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.563 ns" { duty[1] comparateur:comparateur0|LessThan0~3 comparateur:comparateur0|LessThan0~5 comparateur:comparateur0|LessThan0~7 comparateur:comparateur0|LessThan0~9 comparateur:comparateur0|LessThan0~11 comparateur:comparateur0|LessThan0~13 comparateur:comparateur0|LessThan0~14 comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.563 ns" { duty[1] {} duty[1]~combout {} comparateur:comparateur0|LessThan0~3 {} comparateur:comparateur0|LessThan0~5 {} comparateur:comparateur0|LessThan0~7 {} comparateur:comparateur0|LessThan0~9 {} comparateur:comparateur0|LessThan0~11 {} comparateur:comparateur0|LessThan0~13 {} comparateur:comparateur0|LessThan0~14 {} comparateur:comparateur0|pwm_out~0 {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 5.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.280ns 0.000ns } { 0.000ns 0.840ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns comparateur:comparateur0\|pwm_out 3 REG LCFF_X23_Y28_N25 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.563 ns" { duty[1] comparateur:comparateur0|LessThan0~3 comparateur:comparateur0|LessThan0~5 comparateur:comparateur0|LessThan0~7 comparateur:comparateur0|LessThan0~9 comparateur:comparateur0|LessThan0~11 comparateur:comparateur0|LessThan0~13 comparateur:comparateur0|LessThan0~14 comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.563 ns" { duty[1] {} duty[1]~combout {} comparateur:comparateur0|LessThan0~3 {} comparateur:comparateur0|LessThan0~5 {} comparateur:comparateur0|LessThan0~7 {} comparateur:comparateur0|LessThan0~9 {} comparateur:comparateur0|LessThan0~11 {} comparateur:comparateur0|LessThan0~13 {} comparateur:comparateur0|LessThan0~14 {} comparateur:comparateur0|pwm_out~0 {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 5.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.280ns 0.000ns } { 0.000ns 0.840ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.413ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out comparateur:comparateur0\|pwm_out 7.214 ns register " "Info: tco from clock \"clk\" to destination pin \"pwm_out\" through register \"comparateur:comparateur0\|pwm_out\" is 7.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns comparateur:comparateur0\|pwm_out 3 REG LCFF_X23_Y28_N25 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.304 ns + Longest register pin " "Info: + Longest register to pin delay is 4.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comparateur:comparateur0\|pwm_out 1 REG LCFF_X23_Y28_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(2.818 ns) 4.304 ns pwm_out 2 PIN PIN_J11 0 " "Info: 2: + IC(1.486 ns) + CELL(2.818 ns) = 4.304 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { comparateur:comparateur0|pwm_out pwm_out } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 65.47 % ) " "Info: Total cell delay = 2.818 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 34.53 % ) " "Info: Total interconnect delay = 1.486 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { comparateur:comparateur0|pwm_out pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.304 ns" { comparateur:comparateur0|pwm_out {} pwm_out {} } { 0.000ns 1.486ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { comparateur:comparateur0|pwm_out pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.304 ns" { comparateur:comparateur0|pwm_out {} pwm_out {} } { 0.000ns 1.486ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comparateur:comparateur0\|pwm_out duty\[7\] clk -0.747 ns register " "Info: th for register \"comparateur:comparateur0\|pwm_out\" (data pin = \"duty\[7\]\", clock pin = \"clk\") is -0.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.660 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns comparateur:comparateur0\|pwm_out 3 REG LCFF_X23_Y28_N25 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.673 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns duty\[7\] 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'duty\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/composant_pwm/pwm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.420 ns) 3.042 ns comparateur:comparateur0\|LessThan1~14 2 COMB LCCOMB_X23_Y28_N14 1 " "Info: 2: + IC(1.643 ns) + CELL(0.420 ns) = 3.042 ns; Loc. = LCCOMB_X23_Y28_N14; Fanout = 1; COMB Node = 'comparateur:comparateur0\|LessThan1~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { duty[7] comparateur:comparateur0|LessThan1~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.150 ns) 3.589 ns comparateur:comparateur0\|pwm_out~0 3 COMB LCCOMB_X23_Y28_N24 1 " "Info: 3: + IC(0.397 ns) + CELL(0.150 ns) = 3.589 ns; Loc. = LCCOMB_X23_Y28_N24; Fanout = 1; COMB Node = 'comparateur:comparateur0\|pwm_out~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { comparateur:comparateur0|LessThan1~14 comparateur:comparateur0|pwm_out~0 } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.673 ns comparateur:comparateur0\|pwm_out 4 REG LCFF_X23_Y28_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.673 ns; Loc. = LCFF_X23_Y28_N25; Fanout = 2; REG Node = 'comparateur:comparateur0\|pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "../comparateur/comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 44.46 % ) " "Info: Total cell delay = 1.633 ns ( 44.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.040 ns ( 55.54 % ) " "Info: Total interconnect delay = 2.040 ns ( 55.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { duty[7] comparateur:comparateur0|LessThan1~14 comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.673 ns" { duty[7] {} duty[7]~combout {} comparateur:comparateur0|LessThan1~14 {} comparateur:comparateur0|pwm_out~0 {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 1.643ns 0.397ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { duty[7] comparateur:comparateur0|LessThan1~14 comparateur:comparateur0|pwm_out~0 comparateur:comparateur0|pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.673 ns" { duty[7] {} duty[7]~combout {} comparateur:comparateur0|LessThan1~14 {} comparateur:comparateur0|pwm_out~0 {} comparateur:comparateur0|pwm_out {} } { 0.000ns 0.000ns 1.643ns 0.397ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 20:59:19 2023 " "Info: Processing ended: Mon Sep 11 20:59:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
