WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500076 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000101 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250143 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250143 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8124549 heartbeat IPC: 3.201 cumulative IPC: 2.668 (Simulation time: 00 hr 00 min 55 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_35.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 11512871 heartbeat IPC: 2.951 cumulative IPC: 2.85 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 14830860 heartbeat IPC: 3.014 cumulative IPC: 2.914 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 18232511 heartbeat IPC: 2.94 cumulative IPC: 2.921 (Simulation time: 00 hr 02 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_35.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 21616507 heartbeat IPC: 2.955 cumulative IPC: 2.928 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 24936934 heartbeat IPC: 3.012 cumulative IPC: 2.943 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 28333421 heartbeat IPC: 2.944 cumulative IPC: 2.943 (Simulation time: 00 hr 03 min 08 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_35.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 31721220 heartbeat IPC: 2.952 cumulative IPC: 2.945 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 35043041 heartbeat IPC: 3.01 cumulative IPC: 2.952 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 38432945 heartbeat IPC: 2.95 cumulative IPC: 2.952 (Simulation time: 00 hr 04 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_35.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 33894657 cumulative IPC: 2.95 (Simulation time: 00 hr 04 min 25 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 33894657 cumulative IPC: 2.95 (Simulation time: 00 hr 04 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_35.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.95 instructions: 100000004 cycles: 33894657
CPU 0 Branch Prediction Accuracy: 87.02% MPKI: 6.858 Average ROB Occupancy at Mispredict: 58.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0006
BRANCH_INDIRECT: 2.32
BRANCH_CONDITIONAL: 4.17
BRANCH_DIRECT_CALL: 0.00131
BRANCH_INDIRECT_CALL: 0.362
BRANCH_RETURN: 0.00136

LLC TOTAL        ACCESS:      24760 HIT:      22926 MISS:       1834
LLC LOAD         ACCESS:      20326 HIT:      18731 MISS:       1595
LLC RFO          ACCESS:       2014 HIT:       1890 MISS:        124
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2302 HIT:       2302 MISS:          0
LLC TRANSLATION  ACCESS:        118 HIT:          3 MISS:        115
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 160 cycles
cpu0_DTLB TOTAL        ACCESS:   17319485 HIT:   17106588 MISS:     212897
cpu0_DTLB LOAD         ACCESS:   17319485 HIT:   17106588 MISS:     212897
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.581 cycles
cpu0_ITLB TOTAL        ACCESS:    1380383 HIT:    1372456 MISS:       7927
cpu0_ITLB LOAD         ACCESS:    1380383 HIT:    1372456 MISS:       7927
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.292 cycles
cpu0_L1D TOTAL        ACCESS:   22588743 HIT:   22288619 MISS:     300124
cpu0_L1D LOAD         ACCESS:   16154985 HIT:   15917725 MISS:     237260
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6433620 HIT:    6370881 MISS:      62739
cpu0_L1D TRANSLATION  ACCESS:        138 HIT:         13 MISS:        125
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 4.916 cycles
cpu0_L1I TOTAL        ACCESS:    1603093 HIT:    1272200 MISS:     330893
cpu0_L1I LOAD         ACCESS:    1603093 HIT:    1272200 MISS:     330893
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.76 cycles
cpu0_L2C TOTAL        ACCESS:     344676 HIT:     322061 MISS:      22615
cpu0_L2C LOAD         ACCESS:     295491 HIT:     275165 MISS:      20326
cpu0_L2C RFO          ACCESS:      22482 HIT:      20468 MISS:       2014
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26581 HIT:      26424 MISS:        157
cpu0_L2C TRANSLATION  ACCESS:        122 HIT:          4 MISS:        118
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 32.93 cycles
cpu0_STLB TOTAL        ACCESS:      80267 HIT:      80154 MISS:        113
cpu0_STLB LOAD         ACCESS:      80267 HIT:      80154 MISS:        113
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 454.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        650
  ROW_BUFFER_MISS:       1184
 AVG DBUS CONGESTED CYCLE: 3.845
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
