vhdl work "C:\Users\Michele\Documents\TesinaASE\VHDL\Michele\ISE\MacMultiplier\half_adder.vhd"
vhdl work "C:\Users\Michele\Documents\TesinaASE\VHDL\Michele\ISE\MacMultiplier\full_adder.vhd"
vhdl work "C:\Users\Michele\Documents\TesinaASE\VHDL\Michele\ISE\MacMultiplier\mac_cell.vhd"
