# Verilog_examples

This repository contains all code from CAPP Lab(snu) about hardware acceleration with FPGA

## Introduction

## Environment

Vivado version:

FPGA Board: Nexy A7

## Content

1. HDL Computing Units (mul, MAC, conv)

## Module modeling style

1. Structural style
2. Dataflow style
3. Behavioral or algorithmic style
4. Mixed style