
projektsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c63c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  0800c810  0800c810  0001c810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd14  0800cd14  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd14  0800cd14  0001cd14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd1c  0800cd1c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd1c  0800cd1c  0001cd1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd20  0800cd20  0001cd20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800cd24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  200001e4  0800cf08  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005c4  0800cf08  000205c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b63  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d02  00000000  00000000  00034d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00037a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f58  00000000  00000000  00038b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028ed4  00000000  00000000  00039a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001604b  00000000  00000000  0006293c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8ce1  00000000  00000000  00078987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171668  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bac  00000000  00000000  001716b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c7f4 	.word	0x0800c7f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	0800c7f4 	.word	0x0800c7f4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <Motor_INIT>:
 *  Created on: Feb 8, 2023
 *      Author: tomas
 */
#include "DC_Motor.h"

void Motor_INIT(struct Motor* motor, TIM_HandleTypeDef* TIMER, uint32_t PWM_CHANNEL, GPIO_TypeDef* DIR1_PORT, GPIO_TypeDef* DIR2_PORT, uint16_t DIR1_PIN, uint16_t DIR2_PIN){
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	603b      	str	r3, [r7, #0]
	motor->DUTY = 0.0f;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	615a      	str	r2, [r3, #20]
	motor->TIMER = TIMER;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	68ba      	ldr	r2, [r7, #8]
 8001052:	601a      	str	r2, [r3, #0]
	motor->PWM_CHANNEL = PWM_CHANNEL;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	605a      	str	r2, [r3, #4]
	motor->DIR1_PORT = DIR1_PORT;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	683a      	ldr	r2, [r7, #0]
 800105e:	609a      	str	r2, [r3, #8]
	motor->DIR2_PORT = DIR2_PORT;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	60da      	str	r2, [r3, #12]
	motor->DIR1_PIN = DIR1_PIN;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	8bba      	ldrh	r2, [r7, #28]
 800106a:	821a      	strh	r2, [r3, #16]
	motor->DIR2_PIN = DIR2_PIN;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	8c3a      	ldrh	r2, [r7, #32]
 8001070:	825a      	strh	r2, [r3, #18]

	Motor_STOP(motor);
 8001072:	68f8      	ldr	r0, [r7, #12]
 8001074:	f000 f9ca 	bl	800140c <Motor_STOP>
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <Motor_SET_DIR>:

void Motor_SET_DIR(struct Motor* motor, _Bool dir){
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	70fb      	strb	r3, [r7, #3]
	if(dir == 1){
 800108c:	78fb      	ldrb	r3, [r7, #3]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d010      	beq.n	80010b4 <Motor_SET_DIR+0x34>
		HAL_GPIO_WritePin(motor->DIR1_PORT, motor->DIR1_PIN, 1);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6898      	ldr	r0, [r3, #8]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	8a1b      	ldrh	r3, [r3, #16]
 800109a:	2201      	movs	r2, #1
 800109c:	4619      	mov	r1, r3
 800109e:	f002 fbdb 	bl	8003858 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(motor->DIR2_PORT, motor->DIR2_PIN, 0);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68d8      	ldr	r0, [r3, #12]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	8a5b      	ldrh	r3, [r3, #18]
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	f002 fbd3 	bl	8003858 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(motor->DIR1_PORT, motor->DIR1_PIN, 0);
		HAL_GPIO_WritePin(motor->DIR2_PORT, motor->DIR2_PIN, 1);
	}
}
 80010b2:	e00f      	b.n	80010d4 <Motor_SET_DIR+0x54>
		HAL_GPIO_WritePin(motor->DIR1_PORT, motor->DIR1_PIN, 0);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6898      	ldr	r0, [r3, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	8a1b      	ldrh	r3, [r3, #16]
 80010bc:	2200      	movs	r2, #0
 80010be:	4619      	mov	r1, r3
 80010c0:	f002 fbca 	bl	8003858 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(motor->DIR2_PORT, motor->DIR2_PIN, 1);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68d8      	ldr	r0, [r3, #12]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	8a5b      	ldrh	r3, [r3, #18]
 80010cc:	2201      	movs	r2, #1
 80010ce:	4619      	mov	r1, r3
 80010d0:	f002 fbc2 	bl	8003858 <HAL_GPIO_WritePin>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <Motor_MOVE>:
void Motor_MOVE(struct Motor* motor, float  duty){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	ed87 0a00 	vstr	s0, [r7]
	motor->DUTY = duty;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	615a      	str	r2, [r3, #20]
	if(motor->DUTY > 0){
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	edd3 7a05 	vldr	s15, [r3, #20]
 80010f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fc:	dd7b      	ble.n	80011f6 <Motor_MOVE+0x11a>
		Motor_SET_DIR(motor, 1);
 80010fe:	2101      	movs	r1, #1
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff ffbd 	bl	8001080 <Motor_SET_DIR>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d10f      	bne.n	800112e <Motor_MOVE+0x52>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	edd3 7a05 	vldr	s15, [r3, #20]
 8001114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001118:	ee17 3a90 	vmov	r3, s15
 800111c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001120:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	635a      	str	r2, [r3, #52]	; 0x34
 800112c:	e063      	b.n	80011f6 <Motor_MOVE+0x11a>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b04      	cmp	r3, #4
 8001134:	d110      	bne.n	8001158 <Motor_MOVE+0x7c>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	edd3 7a05 	vldr	s15, [r3, #20]
 800113c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001140:	ee17 3a90 	vmov	r3, s15
 8001144:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001148:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	460b      	mov	r3, r1
 8001154:	6393      	str	r3, [r2, #56]	; 0x38
 8001156:	e04e      	b.n	80011f6 <Motor_MOVE+0x11a>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	2b08      	cmp	r3, #8
 800115e:	d110      	bne.n	8001182 <Motor_MOVE+0xa6>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	edd3 7a05 	vldr	s15, [r3, #20]
 8001166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116a:	ee17 3a90 	vmov	r3, s15
 800116e:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001172:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	460b      	mov	r3, r1
 800117e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001180:	e039      	b.n	80011f6 <Motor_MOVE+0x11a>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	2b0c      	cmp	r3, #12
 8001188:	d110      	bne.n	80011ac <Motor_MOVE+0xd0>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001190:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001194:	ee17 3a90 	vmov	r3, s15
 8001198:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 800119c:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	460b      	mov	r3, r1
 80011a8:	6413      	str	r3, [r2, #64]	; 0x40
 80011aa:	e024      	b.n	80011f6 <Motor_MOVE+0x11a>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	2b10      	cmp	r3, #16
 80011b2:	d110      	bne.n	80011d6 <Motor_MOVE+0xfa>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80011ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011be:	ee17 3a90 	vmov	r3, s15
 80011c2:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80011c6:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	460b      	mov	r3, r1
 80011d2:	6593      	str	r3, [r2, #88]	; 0x58
 80011d4:	e00f      	b.n	80011f6 <Motor_MOVE+0x11a>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	edd3 7a05 	vldr	s15, [r3, #20]
 80011dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e0:	ee17 3a90 	vmov	r3, s15
 80011e4:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80011e8:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	460b      	mov	r3, r1
 80011f4:	65d3      	str	r3, [r2, #92]	; 0x5c
	}
	if(motor->DUTY < 0){
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	edd3 7a05 	vldr	s15, [r3, #20]
 80011fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001204:	d57b      	bpl.n	80012fe <Motor_MOVE+0x222>
		Motor_SET_DIR(motor, 0);
 8001206:	2100      	movs	r1, #0
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff39 	bl	8001080 <Motor_SET_DIR>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10f      	bne.n	8001236 <Motor_MOVE+0x15a>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	edd3 7a05 	vldr	s15, [r3, #20]
 800121c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001220:	ee17 3a90 	vmov	r3, s15
 8001224:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001228:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	635a      	str	r2, [r3, #52]	; 0x34
 8001234:	e063      	b.n	80012fe <Motor_MOVE+0x222>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	2b04      	cmp	r3, #4
 800123c:	d110      	bne.n	8001260 <Motor_MOVE+0x184>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	edd3 7a05 	vldr	s15, [r3, #20]
 8001244:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001248:	ee17 3a90 	vmov	r3, s15
 800124c:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001250:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	460b      	mov	r3, r1
 800125c:	6393      	str	r3, [r2, #56]	; 0x38
 800125e:	e04e      	b.n	80012fe <Motor_MOVE+0x222>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b08      	cmp	r3, #8
 8001266:	d110      	bne.n	800128a <Motor_MOVE+0x1ae>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	edd3 7a05 	vldr	s15, [r3, #20]
 800126e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001272:	ee17 3a90 	vmov	r3, s15
 8001276:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 800127a:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	460b      	mov	r3, r1
 8001286:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001288:	e039      	b.n	80012fe <Motor_MOVE+0x222>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b0c      	cmp	r3, #12
 8001290:	d110      	bne.n	80012b4 <Motor_MOVE+0x1d8>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	edd3 7a05 	vldr	s15, [r3, #20]
 8001298:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800129c:	ee17 3a90 	vmov	r3, s15
 80012a0:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80012a4:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	460b      	mov	r3, r1
 80012b0:	6413      	str	r3, [r2, #64]	; 0x40
 80012b2:	e024      	b.n	80012fe <Motor_MOVE+0x222>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	2b10      	cmp	r3, #16
 80012ba:	d110      	bne.n	80012de <Motor_MOVE+0x202>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a05 	vldr	s15, [r3, #20]
 80012c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012c6:	ee17 3a90 	vmov	r3, s15
 80012ca:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80012ce:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	460b      	mov	r3, r1
 80012da:	6593      	str	r3, [r2, #88]	; 0x58
 80012dc:	e00f      	b.n	80012fe <Motor_MOVE+0x222>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a05 	vldr	s15, [r3, #20]
 80012e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e8:	ee17 3a90 	vmov	r3, s15
 80012ec:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80012f0:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	460b      	mov	r3, r1
 80012fc:	65d3      	str	r3, [r2, #92]	; 0x5c
	}
	if(motor->DUTY == 0){
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edd3 7a05 	vldr	s15, [r3, #20]
 8001304:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130c:	d17a      	bne.n	8001404 <Motor_MOVE+0x328>
		Motor_STOP(motor);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f000 f87c 	bl	800140c <Motor_STOP>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10f      	bne.n	800133c <Motor_MOVE+0x260>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001322:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001326:	ee17 3a90 	vmov	r3, s15
 800132a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800132e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800133a:	e063      	b.n	8001404 <Motor_MOVE+0x328>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b04      	cmp	r3, #4
 8001342:	d110      	bne.n	8001366 <Motor_MOVE+0x28a>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	edd3 7a05 	vldr	s15, [r3, #20]
 800134a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800134e:	ee17 3a90 	vmov	r3, s15
 8001352:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001356:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	460b      	mov	r3, r1
 8001362:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001364:	e04e      	b.n	8001404 <Motor_MOVE+0x328>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	2b08      	cmp	r3, #8
 800136c:	d110      	bne.n	8001390 <Motor_MOVE+0x2b4>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	edd3 7a05 	vldr	s15, [r3, #20]
 8001374:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001378:	ee17 3a90 	vmov	r3, s15
 800137c:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001380:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	460b      	mov	r3, r1
 800138c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800138e:	e039      	b.n	8001404 <Motor_MOVE+0x328>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b0c      	cmp	r3, #12
 8001396:	d110      	bne.n	80013ba <Motor_MOVE+0x2de>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	edd3 7a05 	vldr	s15, [r3, #20]
 800139e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a2:	ee17 3a90 	vmov	r3, s15
 80013a6:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80013aa:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	460b      	mov	r3, r1
 80013b6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80013b8:	e024      	b.n	8001404 <Motor_MOVE+0x328>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b10      	cmp	r3, #16
 80013c0:	d110      	bne.n	80013e4 <Motor_MOVE+0x308>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	edd3 7a05 	vldr	s15, [r3, #20]
 80013c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013cc:	ee17 3a90 	vmov	r3, s15
 80013d0:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80013d4:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	460b      	mov	r3, r1
 80013e0:	6593      	str	r3, [r2, #88]	; 0x58
}
 80013e2:	e00f      	b.n	8001404 <Motor_MOVE+0x328>
		__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, abs(motor->DUTY));
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80013ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013ee:	ee17 3a90 	vmov	r3, s15
 80013f2:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80013f6:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	460b      	mov	r3, r1
 8001402:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <Motor_STOP>:

void Motor_STOP(struct Motor* motor){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->DIR1_PORT, motor->DIR1_PIN, 0);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6898      	ldr	r0, [r3, #8]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	8a1b      	ldrh	r3, [r3, #16]
 800141c:	2200      	movs	r2, #0
 800141e:	4619      	mov	r1, r3
 8001420:	f002 fa1a 	bl	8003858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor->DIR2_PORT, motor->DIR2_PIN, 0);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68d8      	ldr	r0, [r3, #12]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	8a5b      	ldrh	r3, [r3, #18]
 800142c:	2200      	movs	r2, #0
 800142e:	4619      	mov	r1, r3
 8001430:	f002 fa12 	bl	8003858 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, 0);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d105      	bne.n	8001448 <Motor_STOP+0x3c>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2200      	movs	r2, #0
 8001444:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001446:	e02c      	b.n	80014a2 <Motor_STOP+0x96>
	__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, 0);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	2b04      	cmp	r3, #4
 800144e:	d105      	bne.n	800145c <Motor_STOP+0x50>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	2300      	movs	r3, #0
 8001458:	6393      	str	r3, [r2, #56]	; 0x38
}
 800145a:	e022      	b.n	80014a2 <Motor_STOP+0x96>
	__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, 0);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b08      	cmp	r3, #8
 8001462:	d105      	bne.n	8001470 <Motor_STOP+0x64>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	2300      	movs	r3, #0
 800146c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800146e:	e018      	b.n	80014a2 <Motor_STOP+0x96>
	__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, 0);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b0c      	cmp	r3, #12
 8001476:	d105      	bne.n	8001484 <Motor_STOP+0x78>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	2300      	movs	r3, #0
 8001480:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001482:	e00e      	b.n	80014a2 <Motor_STOP+0x96>
	__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, 0);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b10      	cmp	r3, #16
 800148a:	d105      	bne.n	8001498 <Motor_STOP+0x8c>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	2300      	movs	r3, #0
 8001494:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001496:	e004      	b.n	80014a2 <Motor_STOP+0x96>
	__HAL_TIM_SET_COMPARE(motor->TIMER, motor->PWM_CHANNEL, 0);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	2300      	movs	r3, #0
 80014a0:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014b2:	463b      	mov	r3, r7
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014be:	4b21      	ldr	r3, [pc, #132]	; (8001544 <MX_ADC1_Init+0x98>)
 80014c0:	4a21      	ldr	r2, [pc, #132]	; (8001548 <MX_ADC1_Init+0x9c>)
 80014c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014c4:	4b1f      	ldr	r3, [pc, #124]	; (8001544 <MX_ADC1_Init+0x98>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014ca:	4b1e      	ldr	r3, [pc, #120]	; (8001544 <MX_ADC1_Init+0x98>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014d0:	4b1c      	ldr	r3, [pc, #112]	; (8001544 <MX_ADC1_Init+0x98>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014d6:	4b1b      	ldr	r3, [pc, #108]	; (8001544 <MX_ADC1_Init+0x98>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014dc:	4b19      	ldr	r3, [pc, #100]	; (8001544 <MX_ADC1_Init+0x98>)
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014e4:	4b17      	ldr	r3, [pc, #92]	; (8001544 <MX_ADC1_Init+0x98>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <MX_ADC1_Init+0x98>)
 80014ec:	4a17      	ldr	r2, [pc, #92]	; (800154c <MX_ADC1_Init+0xa0>)
 80014ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014f0:	4b14      	ldr	r3, [pc, #80]	; (8001544 <MX_ADC1_Init+0x98>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014f6:	4b13      	ldr	r3, [pc, #76]	; (8001544 <MX_ADC1_Init+0x98>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014fc:	4b11      	ldr	r3, [pc, #68]	; (8001544 <MX_ADC1_Init+0x98>)
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001504:	4b0f      	ldr	r3, [pc, #60]	; (8001544 <MX_ADC1_Init+0x98>)
 8001506:	2201      	movs	r2, #1
 8001508:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800150a:	480e      	ldr	r0, [pc, #56]	; (8001544 <MX_ADC1_Init+0x98>)
 800150c:	f001 fba8 	bl	8002c60 <HAL_ADC_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001516:	f000 fccf 	bl	8001eb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800151a:	2301      	movs	r3, #1
 800151c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800151e:	2301      	movs	r3, #1
 8001520:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001522:	2300      	movs	r3, #0
 8001524:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001526:	463b      	mov	r3, r7
 8001528:	4619      	mov	r1, r3
 800152a:	4806      	ldr	r0, [pc, #24]	; (8001544 <MX_ADC1_Init+0x98>)
 800152c:	f001 fbdc 	bl	8002ce8 <HAL_ADC_ConfigChannel>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001536:	f000 fcbf 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800153a:	bf00      	nop
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000200 	.word	0x20000200
 8001548:	40012000 	.word	0x40012000
 800154c:	0f000001 	.word	0x0f000001

08001550 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	; 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a15      	ldr	r2, [pc, #84]	; (80015c4 <HAL_ADC_MspInit+0x74>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d123      	bne.n	80015ba <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001572:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <HAL_ADC_MspInit+0x78>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001576:	4a14      	ldr	r2, [pc, #80]	; (80015c8 <HAL_ADC_MspInit+0x78>)
 8001578:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800157c:	6453      	str	r3, [r2, #68]	; 0x44
 800157e:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <HAL_ADC_MspInit+0x78>)
 8001580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158a:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <HAL_ADC_MspInit+0x78>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	4a0e      	ldr	r2, [pc, #56]	; (80015c8 <HAL_ADC_MspInit+0x78>)
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6313      	str	r3, [r2, #48]	; 0x30
 8001596:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <HAL_ADC_MspInit+0x78>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015a2:	2302      	movs	r3, #2
 80015a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a6:	2303      	movs	r3, #3
 80015a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	4619      	mov	r1, r3
 80015b4:	4805      	ldr	r0, [pc, #20]	; (80015cc <HAL_ADC_MspInit+0x7c>)
 80015b6:	f001 ff8b 	bl	80034d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015ba:	bf00      	nop
 80015bc:	3728      	adds	r7, #40	; 0x28
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40012000 	.word	0x40012000
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020000 	.word	0x40020000

080015d0 <control_INIT>:
 *      Author: tomas
 */

#include "control.h"

void control_INIT(struct Controller* controller, float MAX_SIGNAL, float MIN_SIGNAL, float MAX_ERROR, float MIN_ERROR){
 80015d0:	b480      	push	{r7}
 80015d2:	b087      	sub	sp, #28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6178      	str	r0, [r7, #20]
 80015d8:	ed87 0a04 	vstr	s0, [r7, #16]
 80015dc:	edc7 0a03 	vstr	s1, [r7, #12]
 80015e0:	ed87 1a02 	vstr	s2, [r7, #8]
 80015e4:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->MAX_SIGNAL = MAX_SIGNAL;
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	601a      	str	r2, [r3, #0]
	controller->MIN_SIGNAL = MIN_SIGNAL;
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	605a      	str	r2, [r3, #4]
	controller->MAX_ERROR = MAX_ERROR;
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	609a      	str	r2, [r3, #8]
	controller->MIN_ERROR = MIN_ERROR;
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	60da      	str	r2, [r3, #12]
	controller->prev_error = 0;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
	controller->prev_distance = 0;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	615a      	str	r2, [r3, #20]
	controller->current_velocity = 0;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
	controller->start = 0;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	2200      	movs	r2, #0
 800161c:	771a      	strb	r2, [r3, #28]


}
 800161e:	bf00      	nop
 8001620:	371c      	adds	r7, #28
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
	...

0800162c <control_GET_SIGNAL>:

float control_GET_SIGNAL(struct Controller* controller, float y, float y_ref){
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	ed87 0a02 	vstr	s0, [r7, #8]
 8001638:	edc7 0a01 	vstr	s1, [r7, #4]
	float error = y_ref - y;
 800163c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001640:	edd7 7a02 	vldr	s15, [r7, #8]
 8001644:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001648:	edc7 7a05 	vstr	s15, [r7, #20]
	float duty = error/5.0 * 100;
 800164c:	6978      	ldr	r0, [r7, #20]
 800164e:	f7fe ff9b 	bl	8000588 <__aeabi_f2d>
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	4b61      	ldr	r3, [pc, #388]	; (80017dc <control_GET_SIGNAL+0x1b0>)
 8001658:	f7ff f918 	bl	800088c <__aeabi_ddiv>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	4b5d      	ldr	r3, [pc, #372]	; (80017e0 <control_GET_SIGNAL+0x1b4>)
 800166a:	f7fe ffe5 	bl	8000638 <__aeabi_dmul>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f7ff fad7 	bl	8000c28 <__aeabi_d2f>
 800167a:	4603      	mov	r3, r0
 800167c:	613b      	str	r3, [r7, #16]
	if(abs(error) <= controller->MIN_ERROR){
 800167e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001682:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001686:	ee17 3a90 	vmov	r3, s15
 800168a:	2b00      	cmp	r3, #0
 800168c:	bfb8      	it	lt
 800168e:	425b      	neglt	r3, r3
 8001690:	ee07 3a90 	vmov	s15, r3
 8001694:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	edd3 7a03 	vldr	s15, [r3, #12]
 800169e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a6:	d805      	bhi.n	80016b4 <control_GET_SIGNAL+0x88>
		controller->start = 0;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2200      	movs	r2, #0
 80016ac:	771a      	strb	r2, [r3, #28]
		return 0;
 80016ae:	f04f 0300 	mov.w	r3, #0
 80016b2:	e08b      	b.n	80017cc <control_GET_SIGNAL+0x1a0>
	}
	else if(abs(error) > controller->MAX_ERROR && error>0) {
 80016b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80016b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016bc:	ee17 3a90 	vmov	r3, s15
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	bfb8      	it	lt
 80016c4:	425b      	neglt	r3, r3
 80016c6:	ee07 3a90 	vmov	s15, r3
 80016ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80016d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016dc:	dd0b      	ble.n	80016f6 <control_GET_SIGNAL+0xca>
 80016de:	edd7 7a05 	vldr	s15, [r7, #20]
 80016e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ea:	dd04      	ble.n	80016f6 <control_GET_SIGNAL+0xca>
		controller->start = 1;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2201      	movs	r2, #1
 80016f0:	771a      	strb	r2, [r3, #28]
		return -100.0f;
 80016f2:	4b3c      	ldr	r3, [pc, #240]	; (80017e4 <control_GET_SIGNAL+0x1b8>)
 80016f4:	e06a      	b.n	80017cc <control_GET_SIGNAL+0x1a0>
	}
	else if(abs(error) > controller->MAX_ERROR && error<0){
 80016f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80016fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016fe:	ee17 3a90 	vmov	r3, s15
 8001702:	2b00      	cmp	r3, #0
 8001704:	bfb8      	it	lt
 8001706:	425b      	neglt	r3, r3
 8001708:	ee07 3a90 	vmov	s15, r3
 800170c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	edd3 7a02 	vldr	s15, [r3, #8]
 8001716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	dd0b      	ble.n	8001738 <control_GET_SIGNAL+0x10c>
 8001720:	edd7 7a05 	vldr	s15, [r7, #20]
 8001724:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172c:	d504      	bpl.n	8001738 <control_GET_SIGNAL+0x10c>
		controller->start = 1;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2201      	movs	r2, #1
 8001732:	771a      	strb	r2, [r3, #28]
		return 100.0f;
 8001734:	4b2c      	ldr	r3, [pc, #176]	; (80017e8 <control_GET_SIGNAL+0x1bc>)
 8001736:	e049      	b.n	80017cc <control_GET_SIGNAL+0x1a0>
	}

	else if(controller->start == 1){
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	7f1b      	ldrb	r3, [r3, #28]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d033      	beq.n	80017a8 <control_GET_SIGNAL+0x17c>
		if(abs(duty) <= 94 && error<0) return 94.0f;
 8001740:	edd7 7a04 	vldr	s15, [r7, #16]
 8001744:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001748:	ee17 3a90 	vmov	r3, s15
 800174c:	f113 0f5e 	cmn.w	r3, #94	; 0x5e
 8001750:	db10      	blt.n	8001774 <control_GET_SIGNAL+0x148>
 8001752:	edd7 7a04 	vldr	s15, [r7, #16]
 8001756:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800175a:	ee17 3a90 	vmov	r3, s15
 800175e:	2b5e      	cmp	r3, #94	; 0x5e
 8001760:	dc08      	bgt.n	8001774 <control_GET_SIGNAL+0x148>
 8001762:	edd7 7a05 	vldr	s15, [r7, #20]
 8001766:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800176a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176e:	d501      	bpl.n	8001774 <control_GET_SIGNAL+0x148>
 8001770:	4b1e      	ldr	r3, [pc, #120]	; (80017ec <control_GET_SIGNAL+0x1c0>)
 8001772:	e02b      	b.n	80017cc <control_GET_SIGNAL+0x1a0>
		else if(abs(duty) <= 94 && error>0) return -94.0f;
 8001774:	edd7 7a04 	vldr	s15, [r7, #16]
 8001778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800177c:	ee17 3a90 	vmov	r3, s15
 8001780:	f113 0f5e 	cmn.w	r3, #94	; 0x5e
 8001784:	db21      	blt.n	80017ca <control_GET_SIGNAL+0x19e>
 8001786:	edd7 7a04 	vldr	s15, [r7, #16]
 800178a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800178e:	ee17 3a90 	vmov	r3, s15
 8001792:	2b5e      	cmp	r3, #94	; 0x5e
 8001794:	dc19      	bgt.n	80017ca <control_GET_SIGNAL+0x19e>
 8001796:	edd7 7a05 	vldr	s15, [r7, #20]
 800179a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a2:	dd12      	ble.n	80017ca <control_GET_SIGNAL+0x19e>
 80017a4:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <control_GET_SIGNAL+0x1c4>)
 80017a6:	e011      	b.n	80017cc <control_GET_SIGNAL+0x1a0>
	}
	else{
		if(error>0){
 80017a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80017ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b4:	dd04      	ble.n	80017c0 <control_GET_SIGNAL+0x194>
			controller->start = 1;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2201      	movs	r2, #1
 80017ba:	771a      	strb	r2, [r3, #28]
			return	 -100.0f;
 80017bc:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <control_GET_SIGNAL+0x1b8>)
 80017be:	e005      	b.n	80017cc <control_GET_SIGNAL+0x1a0>
		}
		else{
			controller->start = 1;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2201      	movs	r2, #1
 80017c4:	771a      	strb	r2, [r3, #28]
			return 100.0f;
 80017c6:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <control_GET_SIGNAL+0x1bc>)
 80017c8:	e000      	b.n	80017cc <control_GET_SIGNAL+0x1a0>
		}
	}
	return duty;
 80017ca:	693b      	ldr	r3, [r7, #16]
}
 80017cc:	ee07 3a90 	vmov	s15, r3
 80017d0:	eeb0 0a67 	vmov.f32	s0, s15
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40140000 	.word	0x40140000
 80017e0:	40590000 	.word	0x40590000
 80017e4:	c2c80000 	.word	0xc2c80000
 80017e8:	42c80000 	.word	0x42c80000
 80017ec:	42bc0000 	.word	0x42bc0000
 80017f0:	c2bc0000 	.word	0xc2bc0000

080017f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b08c      	sub	sp, #48	; 0x30
 80017f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fa:	f107 031c 	add.w	r3, r7, #28
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800180a:	4b68      	ldr	r3, [pc, #416]	; (80019ac <MX_GPIO_Init+0x1b8>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a67      	ldr	r2, [pc, #412]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001810:	f043 0310 	orr.w	r3, r3, #16
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b65      	ldr	r3, [pc, #404]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0310 	and.w	r3, r3, #16
 800181e:	61bb      	str	r3, [r7, #24]
 8001820:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001822:	4b62      	ldr	r3, [pc, #392]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a61      	ldr	r2, [pc, #388]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b5f      	ldr	r3, [pc, #380]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800183a:	4b5c      	ldr	r3, [pc, #368]	; (80019ac <MX_GPIO_Init+0x1b8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a5b      	ldr	r2, [pc, #364]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001840:	f043 0320 	orr.w	r3, r3, #32
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b59      	ldr	r3, [pc, #356]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0320 	and.w	r3, r3, #32
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001852:	4b56      	ldr	r3, [pc, #344]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a55      	ldr	r2, [pc, #340]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b53      	ldr	r3, [pc, #332]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800186a:	4b50      	ldr	r3, [pc, #320]	; (80019ac <MX_GPIO_Init+0x1b8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a4f      	ldr	r2, [pc, #316]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b4d      	ldr	r3, [pc, #308]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001882:	4b4a      	ldr	r3, [pc, #296]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a49      	ldr	r2, [pc, #292]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001888:	f043 0302 	orr.w	r3, r3, #2
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b47      	ldr	r3, [pc, #284]	; (80019ac <MX_GPIO_Init+0x1b8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800189a:	4b44      	ldr	r3, [pc, #272]	; (80019ac <MX_GPIO_Init+0x1b8>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	4a43      	ldr	r2, [pc, #268]	; (80019ac <MX_GPIO_Init+0x1b8>)
 80018a0:	f043 0308 	orr.w	r3, r3, #8
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b41      	ldr	r3, [pc, #260]	; (80019ac <MX_GPIO_Init+0x1b8>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	603b      	str	r3, [r7, #0]
 80018b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_D7_Pin|LCD_E_Pin|LCD_D6_Pin|LCD_D5_Pin
 80018b2:	2200      	movs	r2, #0
 80018b4:	217c      	movs	r1, #124	; 0x7c
 80018b6:	483e      	ldr	r0, [pc, #248]	; (80019b0 <MX_GPIO_Init+0x1bc>)
 80018b8:	f001 ffce 	bl	8003858 <HAL_GPIO_WritePin>
                          |LCD_D4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_RS_Pin|LCD_RW_Pin, GPIO_PIN_RESET);
 80018bc:	2200      	movs	r2, #0
 80018be:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80018c2:	483c      	ldr	r0, [pc, #240]	; (80019b4 <MX_GPIO_Init+0x1c0>)
 80018c4:	f001 ffc8 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3_Pin|GPIO_PIN_4_Pin, GPIO_PIN_SET);
 80018c8:	2201      	movs	r2, #1
 80018ca:	21c0      	movs	r1, #192	; 0xc0
 80018cc:	483a      	ldr	r0, [pc, #232]	; (80019b8 <MX_GPIO_Init+0x1c4>)
 80018ce:	f001 ffc3 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR1_Pin|DIR2_Pin, GPIO_PIN_RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2106      	movs	r1, #6
 80018d6:	4839      	ldr	r0, [pc, #228]	; (80019bc <MX_GPIO_Init+0x1c8>)
 80018d8:	f001 ffbe 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1_Pin|GPIO_PIN_2_Pin, GPIO_PIN_SET);
 80018dc:	2201      	movs	r2, #1
 80018de:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80018e2:	4837      	ldr	r0, [pc, #220]	; (80019c0 <MX_GPIO_Init+0x1cc>)
 80018e4:	f001 ffb8 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = LCD_D7_Pin|LCD_E_Pin|LCD_D6_Pin|LCD_D5_Pin
 80018e8:	237c      	movs	r3, #124	; 0x7c
 80018ea:	61fb      	str	r3, [r7, #28]
                          |LCD_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f4:	2300      	movs	r3, #0
 80018f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018f8:	f107 031c 	add.w	r3, r7, #28
 80018fc:	4619      	mov	r1, r3
 80018fe:	482c      	ldr	r0, [pc, #176]	; (80019b0 <MX_GPIO_Init+0x1bc>)
 8001900:	f001 fde6 	bl	80034d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin;
 8001904:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190a:	2301      	movs	r3, #1
 800190c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001912:	2300      	movs	r3, #0
 8001914:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001916:	f107 031c 	add.w	r3, r7, #28
 800191a:	4619      	mov	r1, r3
 800191c:	4825      	ldr	r0, [pc, #148]	; (80019b4 <MX_GPIO_Init+0x1c0>)
 800191e:	f001 fdd7 	bl	80034d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8001922:	2310      	movs	r3, #16
 8001924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001926:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800192a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	4619      	mov	r1, r3
 8001936:	4820      	ldr	r0, [pc, #128]	; (80019b8 <MX_GPIO_Init+0x1c4>)
 8001938:	f001 fdca 	bl	80034d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_3_Pin|GPIO_PIN_4_Pin;
 800193c:	23c0      	movs	r3, #192	; 0xc0
 800193e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001940:	2301      	movs	r3, #1
 8001942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001948:	2300      	movs	r3, #0
 800194a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194c:	f107 031c 	add.w	r3, r7, #28
 8001950:	4619      	mov	r1, r3
 8001952:	4819      	ldr	r0, [pc, #100]	; (80019b8 <MX_GPIO_Init+0x1c4>)
 8001954:	f001 fdbc 	bl	80034d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DIR1_Pin|DIR2_Pin;
 8001958:	2306      	movs	r3, #6
 800195a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195c:	2301      	movs	r3, #1
 800195e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001964:	2300      	movs	r3, #0
 8001966:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001968:	f107 031c 	add.w	r3, r7, #28
 800196c:	4619      	mov	r1, r3
 800196e:	4813      	ldr	r0, [pc, #76]	; (80019bc <MX_GPIO_Init+0x1c8>)
 8001970:	f001 fdae 	bl	80034d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1_Pin|GPIO_PIN_2_Pin;
 8001974:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197a:	2301      	movs	r3, #1
 800197c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	2300      	movs	r3, #0
 8001984:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001986:	f107 031c 	add.w	r3, r7, #28
 800198a:	4619      	mov	r1, r3
 800198c:	480c      	ldr	r0, [pc, #48]	; (80019c0 <MX_GPIO_Init+0x1cc>)
 800198e:	f001 fd9f 	bl	80034d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	2100      	movs	r1, #0
 8001996:	200a      	movs	r0, #10
 8001998:	f001 fcd1 	bl	800333e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800199c:	200a      	movs	r0, #10
 800199e:	f001 fcea 	bl	8003376 <HAL_NVIC_EnableIRQ>

}
 80019a2:	bf00      	nop
 80019a4:	3730      	adds	r7, #48	; 0x30
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800
 80019b0:	40021000 	.word	0x40021000
 80019b4:	40021400 	.word	0x40021400
 80019b8:	40020000 	.word	0x40020000
 80019bc:	40020400 	.word	0x40020400
 80019c0:	40020c00 	.word	0x40020c00

080019c4 <LCD_Init>:
 */


#include "lcd.h"

void LCD_Init(void){
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	//4 bit init
	// 4 bit initialisation
	    HAL_Delay(50);  // wait for >40ms
 80019c8:	2032      	movs	r0, #50	; 0x32
 80019ca:	f001 f925 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x30);
 80019ce:	2030      	movs	r0, #48	; 0x30
 80019d0:	f000 f880 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(5);  // wait for >4.1ms
 80019d4:	2005      	movs	r0, #5
 80019d6:	f001 f91f 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x30);
 80019da:	2030      	movs	r0, #48	; 0x30
 80019dc:	f000 f87a 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(1);  // wait for >100us
 80019e0:	2001      	movs	r0, #1
 80019e2:	f001 f919 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x30);
 80019e6:	2030      	movs	r0, #48	; 0x30
 80019e8:	f000 f874 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(10);
 80019ec:	200a      	movs	r0, #10
 80019ee:	f001 f913 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x20);  // 4bit mode
 80019f2:	2020      	movs	r0, #32
 80019f4:	f000 f86e 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(10);
 80019f8:	200a      	movs	r0, #10
 80019fa:	f001 f90d 	bl	8002c18 <HAL_Delay>

	  // dislay initialisation
	    LCD_Send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80019fe:	2028      	movs	r0, #40	; 0x28
 8001a00:	f000 f868 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(1);
 8001a04:	2001      	movs	r0, #1
 8001a06:	f001 f907 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001a0a:	2008      	movs	r0, #8
 8001a0c:	f000 f862 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(1);
 8001a10:	2001      	movs	r0, #1
 8001a12:	f001 f901 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x01);  // clear display
 8001a16:	2001      	movs	r0, #1
 8001a18:	f000 f85c 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(1);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f001 f8fb 	bl	8002c18 <HAL_Delay>
	    HAL_Delay(1);
 8001a22:	2001      	movs	r0, #1
 8001a24:	f001 f8f8 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001a28:	2006      	movs	r0, #6
 8001a2a:	f000 f853 	bl	8001ad4 <LCD_Send_cmd>
	    HAL_Delay(1);
 8001a2e:	2001      	movs	r0, #1
 8001a30:	f001 f8f2 	bl	8002c18 <HAL_Delay>
	    LCD_Send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001a34:	200c      	movs	r0, #12
 8001a36:	f000 f84d 	bl	8001ad4 <LCD_Send_cmd>

}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
	...

08001a40 <send_to_lcd>:

void send_to_lcd (char data, int rs){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	6039      	str	r1, [r7, #0]
 8001a4a:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, rs); //1 for data, 0 for command
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	461a      	mov	r2, r3
 8001a52:	2180      	movs	r1, #128	; 0x80
 8001a54:	481d      	ldr	r0, [pc, #116]	; (8001acc <send_to_lcd+0x8c>)
 8001a56:	f001 feff 	bl	8003858 <HAL_GPIO_WritePin>

	//Writing data to each pin
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, ((data>>3)&0x01));
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	08db      	lsrs	r3, r3, #3
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	461a      	mov	r2, r3
 8001a68:	2104      	movs	r1, #4
 8001a6a:	4819      	ldr	r0, [pc, #100]	; (8001ad0 <send_to_lcd+0x90>)
 8001a6c:	f001 fef4 	bl	8003858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, ((data>>2)&0x01));
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	089b      	lsrs	r3, r3, #2
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	2110      	movs	r1, #16
 8001a80:	4813      	ldr	r0, [pc, #76]	; (8001ad0 <send_to_lcd+0x90>)
 8001a82:	f001 fee9 	bl	8003858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, ((data>>1)&0x01));
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	085b      	lsrs	r3, r3, #1
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	461a      	mov	r2, r3
 8001a94:	2120      	movs	r1, #32
 8001a96:	480e      	ldr	r0, [pc, #56]	; (8001ad0 <send_to_lcd+0x90>)
 8001a98:	f001 fede 	bl	8003858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, ((data>>0)&0x01));
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	2140      	movs	r1, #64	; 0x40
 8001aa8:	4809      	ldr	r0, [pc, #36]	; (8001ad0 <send_to_lcd+0x90>)
 8001aaa:	f001 fed5 	bl	8003858 <HAL_GPIO_WritePin>

	//Toggle enable pin to send the data
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, 1);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2108      	movs	r1, #8
 8001ab2:	4807      	ldr	r0, [pc, #28]	; (8001ad0 <send_to_lcd+0x90>)
 8001ab4:	f001 fed0 	bl	8003858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, 0);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2108      	movs	r1, #8
 8001abc:	4804      	ldr	r0, [pc, #16]	; (8001ad0 <send_to_lcd+0x90>)
 8001abe:	f001 fecb 	bl	8003858 <HAL_GPIO_WritePin>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40021400 	.word	0x40021400
 8001ad0:	40021000 	.word	0x40021000

08001ad4 <LCD_Send_cmd>:
void LCD_Send_cmd (char cmd){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
	char data_to_send;

	data_to_send = ((cmd>>4)&0x0f);
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	091b      	lsrs	r3, r3, #4
 8001ae2:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(data_to_send, 0);
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ffa9 	bl	8001a40 <send_to_lcd>

	data_to_send = ((cmd)&0x0f);
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	f003 030f 	and.w	r3, r3, #15
 8001af4:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(data_to_send, 0);
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	2100      	movs	r1, #0
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff ffa0 	bl	8001a40 <send_to_lcd>

}
 8001b00:	bf00      	nop
 8001b02:	3710      	adds	r7, #16
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <LCD_Send_data>:

void LCD_Send_data (char data){
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
	char data_to_send;
	data_to_send = ((data>>4)&0x0f);
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(data_to_send, 1);
 8001b18:	7bfb      	ldrb	r3, [r7, #15]
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff8f 	bl	8001a40 <send_to_lcd>

	data_to_send = ((data)&0x0f);
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	f003 030f 	and.w	r3, r3, #15
 8001b28:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(data_to_send, 1);
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff ff86 	bl	8001a40 <send_to_lcd>
}
 8001b34:	bf00      	nop
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <LCD_Put_Cursor>:

void LCD_Put_Cursor(int row, int column){
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
	switch(row){
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d003      	beq.n	8001b54 <LCD_Put_Cursor+0x18>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d005      	beq.n	8001b5e <LCD_Put_Cursor+0x22>
 8001b52:	e009      	b.n	8001b68 <LCD_Put_Cursor+0x2c>
		case 0:
			column |= 0x80;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b5a:	603b      	str	r3, [r7, #0]
			break;
 8001b5c:	e004      	b.n	8001b68 <LCD_Put_Cursor+0x2c>
		case 1:
			column |= 0xC0;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001b64:	603b      	str	r3, [r7, #0]
			break;
 8001b66:	bf00      	nop
	}

	LCD_Send_cmd(column);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ffb1 	bl	8001ad4 <LCD_Send_cmd>


}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == ECHO_Pin){
 8001b86:	88fb      	ldrh	r3, [r7, #6]
 8001b88:	2b10      	cmp	r3, #16
 8001b8a:	d13b      	bne.n	8001c04 <HAL_GPIO_EXTI_Callback+0x88>
		_Bool state = HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin);
 8001b8c:	2110      	movs	r1, #16
 8001b8e:	481f      	ldr	r0, [pc, #124]	; (8001c0c <HAL_GPIO_EXTI_Callback+0x90>)
 8001b90:	f001 fe4a 	bl	8003828 <HAL_GPIO_ReadPin>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	bf14      	ite	ne
 8001b9a:	2301      	movne	r3, #1
 8001b9c:	2300      	moveq	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]
		if(state == 1){
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d007      	beq.n	8001bb6 <HAL_GPIO_EXTI_Callback+0x3a>
			__HAL_TIM_SET_COUNTER(&htim5, 0);
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <HAL_GPIO_EXTI_Callback+0x94>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start(&htim5);
 8001bae:	4818      	ldr	r0, [pc, #96]	; (8001c10 <HAL_GPIO_EXTI_Callback+0x94>)
 8001bb0:	f002 ff66 	bl	8004a80 <HAL_TIM_Base_Start>

			//LCD_Put_Cursor(0,0);
			//LCD_Send_string(lcdbuffer);
		}
	}
}
 8001bb4:	e026      	b.n	8001c04 <HAL_GPIO_EXTI_Callback+0x88>
			HAL_TIM_Base_Stop(&htim5);
 8001bb6:	4816      	ldr	r0, [pc, #88]	; (8001c10 <HAL_GPIO_EXTI_Callback+0x94>)
 8001bb8:	f002 ffd2 	bl	8004b60 <HAL_TIM_Base_Stop>
			x = __HAL_TIM_GET_COUNTER(&htim5);
 8001bbc:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <HAL_GPIO_EXTI_Callback+0x94>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc2:	4a14      	ldr	r2, [pc, #80]	; (8001c14 <HAL_GPIO_EXTI_Callback+0x98>)
 8001bc4:	6013      	str	r3, [r2, #0]
			if(x/58.0f < 1000) value = x/58.0f;
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <HAL_GPIO_EXTI_Callback+0x98>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	ee07 3a90 	vmov	s15, r3
 8001bce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bd2:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001c18 <HAL_GPIO_EXTI_Callback+0x9c>
 8001bd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bda:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001c1c <HAL_GPIO_EXTI_Callback+0xa0>
 8001bde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be6:	d400      	bmi.n	8001bea <HAL_GPIO_EXTI_Callback+0x6e>
}
 8001be8:	e00c      	b.n	8001c04 <HAL_GPIO_EXTI_Callback+0x88>
			if(x/58.0f < 1000) value = x/58.0f;
 8001bea:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <HAL_GPIO_EXTI_Callback+0x98>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	ee07 3a90 	vmov	s15, r3
 8001bf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bf6:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001c18 <HAL_GPIO_EXTI_Callback+0x9c>
 8001bfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001c00:	edc3 7a00 	vstr	s15, [r3]
}
 8001c04:	bf00      	nop
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40020000 	.word	0x40020000
 8001c10:	20000408 	.word	0x20000408
 8001c14:	20000284 	.word	0x20000284
 8001c18:	42680000 	.word	0x42680000
 8001c1c:	447a0000 	.word	0x447a0000
 8001c20:	20000248 	.word	0x20000248

08001c24 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b094      	sub	sp, #80	; 0x50
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
	if(huart == &huart3){
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a15      	ldr	r2, [pc, #84]	; (8001c84 <HAL_UART_RxCpltCallback+0x60>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d109      	bne.n	8001c48 <HAL_UART_RxCpltCallback+0x24>
		if(rx_buffer[0] == 'R'){
 8001c34:	4b14      	ldr	r3, [pc, #80]	; (8001c88 <HAL_UART_RxCpltCallback+0x64>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b52      	cmp	r3, #82	; 0x52
 8001c3a:	d11a      	bne.n	8001c72 <HAL_UART_RxCpltCallback+0x4e>
			sscanf((char*)&rx_buffer[1], "%f", &jebac_usart);
 8001c3c:	4a13      	ldr	r2, [pc, #76]	; (8001c8c <HAL_UART_RxCpltCallback+0x68>)
 8001c3e:	4914      	ldr	r1, [pc, #80]	; (8001c90 <HAL_UART_RxCpltCallback+0x6c>)
 8001c40:	4814      	ldr	r0, [pc, #80]	; (8001c94 <HAL_UART_RxCpltCallback+0x70>)
 8001c42:	f006 fbcd 	bl	80083e0 <siscanf>
 8001c46:	e014      	b.n	8001c72 <HAL_UART_RxCpltCallback+0x4e>
		}
	}
	else{
		uint8_t tx_buffer[64];
		int resp_len = sprintf((char*)tx_buffer, "{ \"Wartosc\":%f }\r", jebac_usart);
 8001c48:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <HAL_UART_RxCpltCallback+0x68>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fc9b 	bl	8000588 <__aeabi_f2d>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	f107 000c 	add.w	r0, r7, #12
 8001c5a:	490f      	ldr	r1, [pc, #60]	; (8001c98 <HAL_UART_RxCpltCallback+0x74>)
 8001c5c:	f006 fba0 	bl	80083a0 <siprintf>
 8001c60:	64f8      	str	r0, [r7, #76]	; 0x4c
		HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 8001c62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	f107 010c 	add.w	r1, r7, #12
 8001c6a:	230a      	movs	r3, #10
 8001c6c:	4805      	ldr	r0, [pc, #20]	; (8001c84 <HAL_UART_RxCpltCallback+0x60>)
 8001c6e:	f004 f95f 	bl	8005f30 <HAL_UART_Transmit>
	}
	HAL_UART_Receive_IT(&huart3, rx_buffer, 6);
 8001c72:	2206      	movs	r2, #6
 8001c74:	4904      	ldr	r1, [pc, #16]	; (8001c88 <HAL_UART_RxCpltCallback+0x64>)
 8001c76:	4803      	ldr	r0, [pc, #12]	; (8001c84 <HAL_UART_RxCpltCallback+0x60>)
 8001c78:	f004 faa1 	bl	80061be <HAL_UART_Receive_IT>
}
 8001c7c:	bf00      	nop
 8001c7e:	3750      	adds	r7, #80	; 0x50
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000528 	.word	0x20000528
 8001c88:	200002ac 	.word	0x200002ac
 8001c8c:	200002d0 	.word	0x200002d0
 8001c90:	0800c810 	.word	0x0800c810
 8001c94:	200002ad 	.word	0x200002ad
 8001c98:	0800c814 	.word	0x0800c814

08001c9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001ca2:	f000 ff5c 	bl	8002b5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ca6:	f000 f89f 	bl	8001de8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001caa:	f7ff fda3 	bl	80017f4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001cae:	f000 fb1f 	bl	80022f0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001cb2:	f000 fdf3 	bl	800289c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001cb6:	f000 fa6f 	bl	8002198 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001cba:	f000 fb8f 	bl	80023dc <MX_TIM3_Init>
  MX_TIM5_Init();
 8001cbe:	f000 fc29 	bl	8002514 <MX_TIM5_Init>
  MX_ADC1_Init();
 8001cc2:	f7ff fbf3 	bl	80014ac <MX_ADC1_Init>
  MX_TIM4_Init();
 8001cc6:	f000 fbd7 	bl	8002478 <MX_TIM4_Init>
  MX_TIM8_Init();
 8001cca:	f000 fc71 	bl	80025b0 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8001cce:	f000 fe15 	bl	80028fc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4833      	ldr	r0, [pc, #204]	; (8001da4 <main+0x108>)
 8001cd6:	f002 ffcb 	bl	8004c70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4832      	ldr	r0, [pc, #200]	; (8001da8 <main+0x10c>)
 8001cde:	f002 ffc7 	bl	8004c70 <HAL_TIM_PWM_Start>
  LCD_Init();
 8001ce2:	f7ff fe6f 	bl	80019c4 <LCD_Init>

  Motor_INIT(&motor, &htim1, TIM_CHANNEL_1, DIR1_GPIO_Port, DIR2_GPIO_Port, DIR1_Pin, DIR2_Pin);
 8001ce6:	2304      	movs	r3, #4
 8001ce8:	9302      	str	r3, [sp, #8]
 8001cea:	2302      	movs	r3, #2
 8001cec:	9301      	str	r3, [sp, #4]
 8001cee:	4b2f      	ldr	r3, [pc, #188]	; (8001dac <main+0x110>)
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	4b2e      	ldr	r3, [pc, #184]	; (8001dac <main+0x110>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	492c      	ldr	r1, [pc, #176]	; (8001da8 <main+0x10c>)
 8001cf8:	482d      	ldr	r0, [pc, #180]	; (8001db0 <main+0x114>)
 8001cfa:	f7ff f99d 	bl	8001038 <Motor_INIT>
  control_INIT(&controller, 100.0f, 60.0f, 5.0f, 0.5f);
 8001cfe:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 8001d02:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 8001d06:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8001db4 <main+0x118>
 8001d0a:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8001db8 <main+0x11c>
 8001d0e:	482b      	ldr	r0, [pc, #172]	; (8001dbc <main+0x120>)
 8001d10:	f7ff fc5e 	bl	80015d0 <control_INIT>
  LCD_Put_Cursor(0,0);
 8001d14:	2100      	movs	r1, #0
 8001d16:	2000      	movs	r0, #0
 8001d18:	f7ff ff10 	bl	8001b3c <LCD_Put_Cursor>
  LCD_Send_data('a');
 8001d1c:	2061      	movs	r0, #97	; 0x61
 8001d1e:	f7ff fef3 	bl	8001b08 <LCD_Send_data>

  msg_len = sizeof("R00.0\r");
 8001d22:	4b27      	ldr	r3, [pc, #156]	; (8001dc0 <main+0x124>)
 8001d24:	2207      	movs	r2, #7
 8001d26:	801a      	strh	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart3, rx_buffer, 6);
 8001d28:	2206      	movs	r2, #6
 8001d2a:	4926      	ldr	r1, [pc, #152]	; (8001dc4 <main+0x128>)
 8001d2c:	4826      	ldr	r0, [pc, #152]	; (8001dc8 <main+0x12c>)
 8001d2e:	f004 fa46 	bl	80061be <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  lmao = control_GET_SIGNAL(&controller, value, y_ref);
 8001d32:	4b26      	ldr	r3, [pc, #152]	; (8001dcc <main+0x130>)
 8001d34:	edd3 7a00 	vldr	s15, [r3]
 8001d38:	4b25      	ldr	r3, [pc, #148]	; (8001dd0 <main+0x134>)
 8001d3a:	ed93 7a00 	vldr	s14, [r3]
 8001d3e:	eef0 0a47 	vmov.f32	s1, s14
 8001d42:	eeb0 0a67 	vmov.f32	s0, s15
 8001d46:	481d      	ldr	r0, [pc, #116]	; (8001dbc <main+0x120>)
 8001d48:	f7ff fc70 	bl	800162c <control_GET_SIGNAL>
 8001d4c:	eef0 7a40 	vmov.f32	s15, s0
 8001d50:	4b20      	ldr	r3, [pc, #128]	; (8001dd4 <main+0x138>)
 8001d52:	edc3 7a00 	vstr	s15, [r3]
	  snprintf(lcdbuffer, sizeof(lcdbuffer),"Distance: %.2f", value);
 8001d56:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <main+0x130>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe fc14 	bl	8000588 <__aeabi_f2d>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	e9cd 2300 	strd	r2, r3, [sp]
 8001d68:	4a1b      	ldr	r2, [pc, #108]	; (8001dd8 <main+0x13c>)
 8001d6a:	2120      	movs	r1, #32
 8001d6c:	481b      	ldr	r0, [pc, #108]	; (8001ddc <main+0x140>)
 8001d6e:	f006 fae3 	bl	8008338 <sniprintf>
	  //status = HAL_UART_Transmit(&huart3, (uint8_t*)lcdbuffer, strlen(lcdbuffer), 10);
	  //HAL_Delay(500);

	  Motor_MOVE(&motor, lmao);
 8001d72:	4b18      	ldr	r3, [pc, #96]	; (8001dd4 <main+0x138>)
 8001d74:	edd3 7a00 	vldr	s15, [r3]
 8001d78:	eeb0 0a67 	vmov.f32	s0, s15
 8001d7c:	480c      	ldr	r0, [pc, #48]	; (8001db0 <main+0x114>)
 8001d7e:	f7ff f9ad 	bl	80010dc <Motor_MOVE>
	  if(HAL_UART_Receive(&huart3, rx_buffer, msg_len, 10) == HAL_OK){
 8001d82:	4b0f      	ldr	r3, [pc, #60]	; (8001dc0 <main+0x124>)
 8001d84:	881a      	ldrh	r2, [r3, #0]
 8001d86:	230a      	movs	r3, #10
 8001d88:	490e      	ldr	r1, [pc, #56]	; (8001dc4 <main+0x128>)
 8001d8a:	480f      	ldr	r0, [pc, #60]	; (8001dc8 <main+0x12c>)
 8001d8c:	f004 f953 	bl	8006036 <HAL_UART_Receive>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d102      	bne.n	8001d9c <main+0x100>
		  jebac_usart = 69.0f;
 8001d96:	4b12      	ldr	r3, [pc, #72]	; (8001de0 <main+0x144>)
 8001d98:	4a12      	ldr	r2, [pc, #72]	; (8001de4 <main+0x148>)
 8001d9a:	601a      	str	r2, [r3, #0]
	  }
	  HAL_Delay(50);
 8001d9c:	2032      	movs	r0, #50	; 0x32
 8001d9e:	f000 ff3b 	bl	8002c18 <HAL_Delay>
	  lmao = control_GET_SIGNAL(&controller, value, y_ref);
 8001da2:	e7c6      	b.n	8001d32 <main+0x96>
 8001da4:	20000324 	.word	0x20000324
 8001da8:	200002d8 	.word	0x200002d8
 8001dac:	40020400 	.word	0x40020400
 8001db0:	2000024c 	.word	0x2000024c
 8001db4:	42700000 	.word	0x42700000
 8001db8:	42c80000 	.word	0x42c80000
 8001dbc:	20000264 	.word	0x20000264
 8001dc0:	200002cc 	.word	0x200002cc
 8001dc4:	200002ac 	.word	0x200002ac
 8001dc8:	20000528 	.word	0x20000528
 8001dcc:	20000248 	.word	0x20000248
 8001dd0:	20000000 	.word	0x20000000
 8001dd4:	20000288 	.word	0x20000288
 8001dd8:	0800c828 	.word	0x0800c828
 8001ddc:	2000028c 	.word	0x2000028c
 8001de0:	200002d0 	.word	0x200002d0
 8001de4:	428a0000 	.word	0x428a0000

08001de8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b094      	sub	sp, #80	; 0x50
 8001dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dee:	f107 0320 	add.w	r3, r7, #32
 8001df2:	2230      	movs	r2, #48	; 0x30
 8001df4:	2100      	movs	r1, #0
 8001df6:	4618      	mov	r0, r3
 8001df8:	f005 fc16 	bl	8007628 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001e0c:	f001 fd56 	bl	80038bc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e10:	4b27      	ldr	r3, [pc, #156]	; (8001eb0 <SystemClock_Config+0xc8>)
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	4a26      	ldr	r2, [pc, #152]	; (8001eb0 <SystemClock_Config+0xc8>)
 8001e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1c:	4b24      	ldr	r3, [pc, #144]	; (8001eb0 <SystemClock_Config+0xc8>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001e28:	4b22      	ldr	r3, [pc, #136]	; (8001eb4 <SystemClock_Config+0xcc>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e30:	4a20      	ldr	r2, [pc, #128]	; (8001eb4 <SystemClock_Config+0xcc>)
 8001e32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	4b1e      	ldr	r3, [pc, #120]	; (8001eb4 <SystemClock_Config+0xcc>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e44:	2302      	movs	r3, #2
 8001e46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e4c:	2310      	movs	r3, #16
 8001e4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e50:	2302      	movs	r3, #2
 8001e52:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e54:	2300      	movs	r3, #0
 8001e56:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e58:	2308      	movs	r3, #8
 8001e5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001e5c:	2348      	movs	r3, #72	; 0x48
 8001e5e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e60:	2302      	movs	r3, #2
 8001e62:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e64:	2302      	movs	r3, #2
 8001e66:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e68:	f107 0320 	add.w	r3, r7, #32
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f001 fd35 	bl	80038dc <HAL_RCC_OscConfig>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e78:	f000 f81e 	bl	8001eb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e7c:	230f      	movs	r3, #15
 8001e7e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e80:	2302      	movs	r3, #2
 8001e82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e92:	f107 030c 	add.w	r3, r7, #12
 8001e96:	2102      	movs	r1, #2
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f001 ffc3 	bl	8003e24 <HAL_RCC_ClockConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ea4:	f000 f808 	bl	8001eb8 <Error_Handler>
  }
}
 8001ea8:	bf00      	nop
 8001eaa:	3750      	adds	r7, #80	; 0x50
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40007000 	.word	0x40007000

08001eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ebc:	b672      	cpsid	i
}
 8001ebe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ec0:	e7fe      	b.n	8001ec0 <Error_Handler+0x8>
	...

08001ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001eca:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <HAL_MspInit+0x44>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	4a0e      	ldr	r2, [pc, #56]	; (8001f08 <HAL_MspInit+0x44>)
 8001ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed6:	4b0c      	ldr	r3, [pc, #48]	; (8001f08 <HAL_MspInit+0x44>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ede:	607b      	str	r3, [r7, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <HAL_MspInit+0x44>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	4a08      	ldr	r2, [pc, #32]	; (8001f08 <HAL_MspInit+0x44>)
 8001ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eec:	6453      	str	r3, [r2, #68]	; 0x44
 8001eee:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <HAL_MspInit+0x44>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	40023800 	.word	0x40023800

08001f0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <NMI_Handler+0x4>

08001f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f16:	e7fe      	b.n	8001f16 <HardFault_Handler+0x4>

08001f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f1c:	e7fe      	b.n	8001f1c <MemManage_Handler+0x4>

08001f1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f22:	e7fe      	b.n	8001f22 <BusFault_Handler+0x4>

08001f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f28:	e7fe      	b.n	8001f28 <UsageFault_Handler+0x4>

08001f2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f46:	b480      	push	{r7}
 8001f48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f58:	f000 fe3e 	bl	8002bd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 8001f64:	2010      	movs	r0, #16
 8001f66:	f001 fc91 	bl	800388c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <TIM1_CC_IRQHandler+0x10>)
 8001f76:	f002 ff75 	bl	8004e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	200002d8 	.word	0x200002d8

08001f84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f88:	4802      	ldr	r0, [pc, #8]	; (8001f94 <TIM2_IRQHandler+0x10>)
 8001f8a:	f002 ff6b 	bl	8004e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000324 	.word	0x20000324

08001f98 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f9c:	4802      	ldr	r0, [pc, #8]	; (8001fa8 <TIM3_IRQHandler+0x10>)
 8001f9e:	f002 ff61 	bl	8004e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000370 	.word	0x20000370

08001fac <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001fb0:	4802      	ldr	r0, [pc, #8]	; (8001fbc <TIM4_IRQHandler+0x10>)
 8001fb2:	f002 ff57 	bl	8004e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200003bc 	.word	0x200003bc

08001fc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fc4:	4802      	ldr	r0, [pc, #8]	; (8001fd0 <USART2_IRQHandler+0x10>)
 8001fc6:	f004 f93f 	bl	8006248 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200004a0 	.word	0x200004a0

08001fd4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001fd8:	4802      	ldr	r0, [pc, #8]	; (8001fe4 <USART3_IRQHandler+0x10>)
 8001fda:	f004 f935 	bl	8006248 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000528 	.word	0x20000528

08001fe8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
	return 1;
 8001fec:	2301      	movs	r3, #1
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <_kill>:

int _kill(int pid, int sig)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002002:	f005 fae7 	bl	80075d4 <__errno>
 8002006:	4603      	mov	r3, r0
 8002008:	2216      	movs	r2, #22
 800200a:	601a      	str	r2, [r3, #0]
	return -1;
 800200c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002010:	4618      	mov	r0, r3
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <_exit>:

void _exit (int status)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002020:	f04f 31ff 	mov.w	r1, #4294967295
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ffe7 	bl	8001ff8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800202a:	e7fe      	b.n	800202a <_exit+0x12>

0800202c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
 800203c:	e00a      	b.n	8002054 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800203e:	f3af 8000 	nop.w
 8002042:	4601      	mov	r1, r0
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	1c5a      	adds	r2, r3, #1
 8002048:	60ba      	str	r2, [r7, #8]
 800204a:	b2ca      	uxtb	r2, r1
 800204c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	3301      	adds	r3, #1
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	429a      	cmp	r2, r3
 800205a:	dbf0      	blt.n	800203e <_read+0x12>
	}

return len;
 800205c:	687b      	ldr	r3, [r7, #4]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b086      	sub	sp, #24
 800206a:	af00      	add	r7, sp, #0
 800206c:	60f8      	str	r0, [r7, #12]
 800206e:	60b9      	str	r1, [r7, #8]
 8002070:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	e009      	b.n	800208c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	1c5a      	adds	r2, r3, #1
 800207c:	60ba      	str	r2, [r7, #8]
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	3301      	adds	r3, #1
 800208a:	617b      	str	r3, [r7, #20]
 800208c:	697a      	ldr	r2, [r7, #20]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	429a      	cmp	r2, r3
 8002092:	dbf1      	blt.n	8002078 <_write+0x12>
	}
	return len;
 8002094:	687b      	ldr	r3, [r7, #4]
}
 8002096:	4618      	mov	r0, r3
 8002098:	3718      	adds	r7, #24
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <_close>:

int _close(int file)
{
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
	return -1;
 80020a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020b6:	b480      	push	{r7}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
 80020be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020c6:	605a      	str	r2, [r3, #4]
	return 0;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <_isatty>:

int _isatty(int file)
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
	return 1;
 80020de:	2301      	movs	r3, #1
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
	return 0;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
	...

08002108 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002110:	4a14      	ldr	r2, [pc, #80]	; (8002164 <_sbrk+0x5c>)
 8002112:	4b15      	ldr	r3, [pc, #84]	; (8002168 <_sbrk+0x60>)
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800211c:	4b13      	ldr	r3, [pc, #76]	; (800216c <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002124:	4b11      	ldr	r3, [pc, #68]	; (800216c <_sbrk+0x64>)
 8002126:	4a12      	ldr	r2, [pc, #72]	; (8002170 <_sbrk+0x68>)
 8002128:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212a:	4b10      	ldr	r3, [pc, #64]	; (800216c <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	429a      	cmp	r2, r3
 8002136:	d207      	bcs.n	8002148 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002138:	f005 fa4c 	bl	80075d4 <__errno>
 800213c:	4603      	mov	r3, r0
 800213e:	220c      	movs	r2, #12
 8002140:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
 8002146:	e009      	b.n	800215c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002148:	4b08      	ldr	r3, [pc, #32]	; (800216c <_sbrk+0x64>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800214e:	4b07      	ldr	r3, [pc, #28]	; (800216c <_sbrk+0x64>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	4a05      	ldr	r2, [pc, #20]	; (800216c <_sbrk+0x64>)
 8002158:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215a:	68fb      	ldr	r3, [r7, #12]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20050000 	.word	0x20050000
 8002168:	00000400 	.word	0x00000400
 800216c:	200002d4 	.word	0x200002d4
 8002170:	200005c8 	.word	0x200005c8

08002174 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <SystemInit+0x20>)
 800217a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800217e:	4a05      	ldr	r2, [pc, #20]	; (8002194 <SystemInit+0x20>)
 8002180:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b09a      	sub	sp, #104	; 0x68
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800219e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	605a      	str	r2, [r3, #4]
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
 80021c8:	615a      	str	r2, [r3, #20]
 80021ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	222c      	movs	r2, #44	; 0x2c
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f005 fa28 	bl	8007628 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021d8:	4b43      	ldr	r3, [pc, #268]	; (80022e8 <MX_TIM1_Init+0x150>)
 80021da:	4a44      	ldr	r2, [pc, #272]	; (80022ec <MX_TIM1_Init+0x154>)
 80021dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80021de:	4b42      	ldr	r3, [pc, #264]	; (80022e8 <MX_TIM1_Init+0x150>)
 80021e0:	2247      	movs	r2, #71	; 0x47
 80021e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e4:	4b40      	ldr	r3, [pc, #256]	; (80022e8 <MX_TIM1_Init+0x150>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80021ea:	4b3f      	ldr	r3, [pc, #252]	; (80022e8 <MX_TIM1_Init+0x150>)
 80021ec:	2263      	movs	r2, #99	; 0x63
 80021ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f0:	4b3d      	ldr	r3, [pc, #244]	; (80022e8 <MX_TIM1_Init+0x150>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021f6:	4b3c      	ldr	r3, [pc, #240]	; (80022e8 <MX_TIM1_Init+0x150>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021fc:	4b3a      	ldr	r3, [pc, #232]	; (80022e8 <MX_TIM1_Init+0x150>)
 80021fe:	2280      	movs	r2, #128	; 0x80
 8002200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002202:	4839      	ldr	r0, [pc, #228]	; (80022e8 <MX_TIM1_Init+0x150>)
 8002204:	f002 fbe4 	bl	80049d0 <HAL_TIM_Base_Init>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800220e:	f7ff fe53 	bl	8001eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002216:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002218:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800221c:	4619      	mov	r1, r3
 800221e:	4832      	ldr	r0, [pc, #200]	; (80022e8 <MX_TIM1_Init+0x150>)
 8002220:	f003 f854 	bl	80052cc <HAL_TIM_ConfigClockSource>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800222a:	f7ff fe45 	bl	8001eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800222e:	482e      	ldr	r0, [pc, #184]	; (80022e8 <MX_TIM1_Init+0x150>)
 8002230:	f002 fcbd 	bl	8004bae <HAL_TIM_PWM_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800223a:	f7ff fe3d 	bl	8001eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800223e:	2300      	movs	r3, #0
 8002240:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002246:	2300      	movs	r3, #0
 8002248:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800224a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800224e:	4619      	mov	r1, r3
 8002250:	4825      	ldr	r0, [pc, #148]	; (80022e8 <MX_TIM1_Init+0x150>)
 8002252:	f003 fcf5 	bl	8005c40 <HAL_TIMEx_MasterConfigSynchronization>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 800225c:	f7ff fe2c 	bl	8001eb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002260:	2360      	movs	r3, #96	; 0x60
 8002262:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 100;
 8002264:	2364      	movs	r3, #100	; 0x64
 8002266:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002268:	2300      	movs	r3, #0
 800226a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800226c:	2300      	movs	r3, #0
 800226e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002270:	2300      	movs	r3, #0
 8002272:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002274:	2300      	movs	r3, #0
 8002276:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002278:	2300      	movs	r3, #0
 800227a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800227c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002280:	2200      	movs	r2, #0
 8002282:	4619      	mov	r1, r3
 8002284:	4818      	ldr	r0, [pc, #96]	; (80022e8 <MX_TIM1_Init+0x150>)
 8002286:	f002 ff0d 	bl	80050a4 <HAL_TIM_PWM_ConfigChannel>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002290:	f7ff fe12 	bl	8001eb8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002298:	2300      	movs	r3, #0
 800229a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80022a0:	2300      	movs	r3, #0
 80022a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022a4:	2300      	movs	r3, #0
 80022a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80022b2:	2300      	movs	r3, #0
 80022b4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80022b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80022c4:	1d3b      	adds	r3, r7, #4
 80022c6:	4619      	mov	r1, r3
 80022c8:	4807      	ldr	r0, [pc, #28]	; (80022e8 <MX_TIM1_Init+0x150>)
 80022ca:	f003 fd47 	bl	8005d5c <HAL_TIMEx_ConfigBreakDeadTime>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80022d4:	f7ff fdf0 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80022d8:	4803      	ldr	r0, [pc, #12]	; (80022e8 <MX_TIM1_Init+0x150>)
 80022da:	f000 fa83 	bl	80027e4 <HAL_TIM_MspPostInit>

}
 80022de:	bf00      	nop
 80022e0:	3768      	adds	r7, #104	; 0x68
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	200002d8 	.word	0x200002d8
 80022ec:	40010000 	.word	0x40010000

080022f0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08e      	sub	sp, #56	; 0x38
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002310:	463b      	mov	r3, r7
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
 800231c:	611a      	str	r2, [r3, #16]
 800231e:	615a      	str	r2, [r3, #20]
 8002320:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002322:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002324:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002328:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800232a:	4b2b      	ldr	r3, [pc, #172]	; (80023d8 <MX_TIM2_Init+0xe8>)
 800232c:	2247      	movs	r2, #71	; 0x47
 800232e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002330:	4b29      	ldr	r3, [pc, #164]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002332:	2200      	movs	r2, #0
 8002334:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 8002336:	4b28      	ldr	r3, [pc, #160]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002338:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800233c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800233e:	4b26      	ldr	r3, [pc, #152]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002344:	4b24      	ldr	r3, [pc, #144]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002346:	2200      	movs	r2, #0
 8002348:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800234a:	4823      	ldr	r0, [pc, #140]	; (80023d8 <MX_TIM2_Init+0xe8>)
 800234c:	f002 fb40 	bl	80049d0 <HAL_TIM_Base_Init>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002356:	f7ff fdaf 	bl	8001eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800235a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800235e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002360:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002364:	4619      	mov	r1, r3
 8002366:	481c      	ldr	r0, [pc, #112]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002368:	f002 ffb0 	bl	80052cc <HAL_TIM_ConfigClockSource>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002372:	f7ff fda1 	bl	8001eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002376:	4818      	ldr	r0, [pc, #96]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002378:	f002 fc19 	bl	8004bae <HAL_TIM_PWM_Init>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002382:	f7ff fd99 	bl	8001eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002386:	2300      	movs	r3, #0
 8002388:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238a:	2300      	movs	r3, #0
 800238c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800238e:	f107 031c 	add.w	r3, r7, #28
 8002392:	4619      	mov	r1, r3
 8002394:	4810      	ldr	r0, [pc, #64]	; (80023d8 <MX_TIM2_Init+0xe8>)
 8002396:	f003 fc53 	bl	8005c40 <HAL_TIMEx_MasterConfigSynchronization>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80023a0:	f7ff fd8a 	bl	8001eb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023a4:	2360      	movs	r3, #96	; 0x60
 80023a6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 20;
 80023a8:	2314      	movs	r3, #20
 80023aa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023b4:	463b      	mov	r3, r7
 80023b6:	2200      	movs	r2, #0
 80023b8:	4619      	mov	r1, r3
 80023ba:	4807      	ldr	r0, [pc, #28]	; (80023d8 <MX_TIM2_Init+0xe8>)
 80023bc:	f002 fe72 	bl	80050a4 <HAL_TIM_PWM_ConfigChannel>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80023c6:	f7ff fd77 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80023ca:	4803      	ldr	r0, [pc, #12]	; (80023d8 <MX_TIM2_Init+0xe8>)
 80023cc:	f000 fa0a 	bl	80027e4 <HAL_TIM_MspPostInit>

}
 80023d0:	bf00      	nop
 80023d2:	3738      	adds	r7, #56	; 0x38
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	20000324 	.word	0x20000324

080023dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023e2:	f107 0310 	add.w	r3, r7, #16
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]
 80023f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023fa:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <MX_TIM3_Init+0x94>)
 80023fc:	4a1d      	ldr	r2, [pc, #116]	; (8002474 <MX_TIM3_Init+0x98>)
 80023fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002400:	4b1b      	ldr	r3, [pc, #108]	; (8002470 <MX_TIM3_Init+0x94>)
 8002402:	2247      	movs	r2, #71	; 0x47
 8002404:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002406:	4b1a      	ldr	r3, [pc, #104]	; (8002470 <MX_TIM3_Init+0x94>)
 8002408:	2200      	movs	r2, #0
 800240a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800240c:	4b18      	ldr	r3, [pc, #96]	; (8002470 <MX_TIM3_Init+0x94>)
 800240e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002412:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002414:	4b16      	ldr	r3, [pc, #88]	; (8002470 <MX_TIM3_Init+0x94>)
 8002416:	2200      	movs	r2, #0
 8002418:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800241a:	4b15      	ldr	r3, [pc, #84]	; (8002470 <MX_TIM3_Init+0x94>)
 800241c:	2200      	movs	r2, #0
 800241e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002420:	4813      	ldr	r0, [pc, #76]	; (8002470 <MX_TIM3_Init+0x94>)
 8002422:	f002 fad5 	bl	80049d0 <HAL_TIM_Base_Init>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800242c:	f7ff fd44 	bl	8001eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002430:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002434:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002436:	f107 0310 	add.w	r3, r7, #16
 800243a:	4619      	mov	r1, r3
 800243c:	480c      	ldr	r0, [pc, #48]	; (8002470 <MX_TIM3_Init+0x94>)
 800243e:	f002 ff45 	bl	80052cc <HAL_TIM_ConfigClockSource>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002448:	f7ff fd36 	bl	8001eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800244c:	2300      	movs	r3, #0
 800244e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002450:	2300      	movs	r3, #0
 8002452:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002454:	1d3b      	adds	r3, r7, #4
 8002456:	4619      	mov	r1, r3
 8002458:	4805      	ldr	r0, [pc, #20]	; (8002470 <MX_TIM3_Init+0x94>)
 800245a:	f003 fbf1 	bl	8005c40 <HAL_TIMEx_MasterConfigSynchronization>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002464:	f7ff fd28 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002468:	bf00      	nop
 800246a:	3720      	adds	r7, #32
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20000370 	.word	0x20000370
 8002474:	40000400 	.word	0x40000400

08002478 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b088      	sub	sp, #32
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800247e:	f107 0310 	add.w	r3, r7, #16
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	605a      	str	r2, [r3, #4]
 8002488:	609a      	str	r2, [r3, #8]
 800248a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800248c:	1d3b      	adds	r3, r7, #4
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	605a      	str	r2, [r3, #4]
 8002494:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002496:	4b1d      	ldr	r3, [pc, #116]	; (800250c <MX_TIM4_Init+0x94>)
 8002498:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <MX_TIM4_Init+0x98>)
 800249a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 800249c:	4b1b      	ldr	r3, [pc, #108]	; (800250c <MX_TIM4_Init+0x94>)
 800249e:	2247      	movs	r2, #71	; 0x47
 80024a0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a2:	4b1a      	ldr	r3, [pc, #104]	; (800250c <MX_TIM4_Init+0x94>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80024a8:	4b18      	ldr	r3, [pc, #96]	; (800250c <MX_TIM4_Init+0x94>)
 80024aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024ae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b0:	4b16      	ldr	r3, [pc, #88]	; (800250c <MX_TIM4_Init+0x94>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b6:	4b15      	ldr	r3, [pc, #84]	; (800250c <MX_TIM4_Init+0x94>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024bc:	4813      	ldr	r0, [pc, #76]	; (800250c <MX_TIM4_Init+0x94>)
 80024be:	f002 fa87 	bl	80049d0 <HAL_TIM_Base_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80024c8:	f7ff fcf6 	bl	8001eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024d2:	f107 0310 	add.w	r3, r7, #16
 80024d6:	4619      	mov	r1, r3
 80024d8:	480c      	ldr	r0, [pc, #48]	; (800250c <MX_TIM4_Init+0x94>)
 80024da:	f002 fef7 	bl	80052cc <HAL_TIM_ConfigClockSource>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80024e4:	f7ff fce8 	bl	8001eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e8:	2300      	movs	r3, #0
 80024ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	4619      	mov	r1, r3
 80024f4:	4805      	ldr	r0, [pc, #20]	; (800250c <MX_TIM4_Init+0x94>)
 80024f6:	f003 fba3 	bl	8005c40 <HAL_TIMEx_MasterConfigSynchronization>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002500:	f7ff fcda 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002504:	bf00      	nop
 8002506:	3720      	adds	r7, #32
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	200003bc 	.word	0x200003bc
 8002510:	40000800 	.word	0x40000800

08002514 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b088      	sub	sp, #32
 8002518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800251a:	f107 0310 	add.w	r3, r7, #16
 800251e:	2200      	movs	r2, #0
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	605a      	str	r2, [r3, #4]
 8002524:	609a      	str	r2, [r3, #8]
 8002526:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002528:	1d3b      	adds	r3, r7, #4
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002532:	4b1d      	ldr	r3, [pc, #116]	; (80025a8 <MX_TIM5_Init+0x94>)
 8002534:	4a1d      	ldr	r2, [pc, #116]	; (80025ac <MX_TIM5_Init+0x98>)
 8002536:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 71;
 8002538:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <MX_TIM5_Init+0x94>)
 800253a:	2247      	movs	r2, #71	; 0x47
 800253c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800253e:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <MX_TIM5_Init+0x94>)
 8002540:	2200      	movs	r2, #0
 8002542:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002544:	4b18      	ldr	r3, [pc, #96]	; (80025a8 <MX_TIM5_Init+0x94>)
 8002546:	f04f 32ff 	mov.w	r2, #4294967295
 800254a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800254c:	4b16      	ldr	r3, [pc, #88]	; (80025a8 <MX_TIM5_Init+0x94>)
 800254e:	2200      	movs	r2, #0
 8002550:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002552:	4b15      	ldr	r3, [pc, #84]	; (80025a8 <MX_TIM5_Init+0x94>)
 8002554:	2200      	movs	r2, #0
 8002556:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002558:	4813      	ldr	r0, [pc, #76]	; (80025a8 <MX_TIM5_Init+0x94>)
 800255a:	f002 fa39 	bl	80049d0 <HAL_TIM_Base_Init>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002564:	f7ff fca8 	bl	8001eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002568:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800256c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800256e:	f107 0310 	add.w	r3, r7, #16
 8002572:	4619      	mov	r1, r3
 8002574:	480c      	ldr	r0, [pc, #48]	; (80025a8 <MX_TIM5_Init+0x94>)
 8002576:	f002 fea9 	bl	80052cc <HAL_TIM_ConfigClockSource>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002580:	f7ff fc9a 	bl	8001eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002584:	2300      	movs	r3, #0
 8002586:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002588:	2300      	movs	r3, #0
 800258a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800258c:	1d3b      	adds	r3, r7, #4
 800258e:	4619      	mov	r1, r3
 8002590:	4805      	ldr	r0, [pc, #20]	; (80025a8 <MX_TIM5_Init+0x94>)
 8002592:	f003 fb55 	bl	8005c40 <HAL_TIMEx_MasterConfigSynchronization>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800259c:	f7ff fc8c 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80025a0:	bf00      	nop
 80025a2:	3720      	adds	r7, #32
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20000408 	.word	0x20000408
 80025ac:	40000c00 	.word	0x40000c00

080025b0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b088      	sub	sp, #32
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025b6:	f107 0310 	add.w	r3, r7, #16
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	609a      	str	r2, [r3, #8]
 80025c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c4:	1d3b      	adds	r3, r7, #4
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80025ce:	4b20      	ldr	r3, [pc, #128]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025d0:	4a20      	ldr	r2, [pc, #128]	; (8002654 <MX_TIM8_Init+0xa4>)
 80025d2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 80025d4:	4b1e      	ldr	r3, [pc, #120]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025d6:	2247      	movs	r2, #71	; 0x47
 80025d8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025da:	4b1d      	ldr	r3, [pc, #116]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025dc:	2200      	movs	r2, #0
 80025de:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 80025e0:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025e2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80025e6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e8:	4b19      	ldr	r3, [pc, #100]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80025ee:	4b18      	ldr	r3, [pc, #96]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f4:	4b16      	ldr	r3, [pc, #88]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80025fa:	4815      	ldr	r0, [pc, #84]	; (8002650 <MX_TIM8_Init+0xa0>)
 80025fc:	f002 f9e8 	bl	80049d0 <HAL_TIM_Base_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8002606:	f7ff fc57 	bl	8001eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800260a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800260e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002610:	f107 0310 	add.w	r3, r7, #16
 8002614:	4619      	mov	r1, r3
 8002616:	480e      	ldr	r0, [pc, #56]	; (8002650 <MX_TIM8_Init+0xa0>)
 8002618:	f002 fe58 	bl	80052cc <HAL_TIM_ConfigClockSource>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8002622:	f7ff fc49 	bl	8001eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002626:	2300      	movs	r3, #0
 8002628:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800262a:	2300      	movs	r3, #0
 800262c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002632:	1d3b      	adds	r3, r7, #4
 8002634:	4619      	mov	r1, r3
 8002636:	4806      	ldr	r0, [pc, #24]	; (8002650 <MX_TIM8_Init+0xa0>)
 8002638:	f003 fb02 	bl	8005c40 <HAL_TIMEx_MasterConfigSynchronization>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002642:	f7ff fc39 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002646:	bf00      	nop
 8002648:	3720      	adds	r7, #32
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20000454 	.word	0x20000454
 8002654:	40010400 	.word	0x40010400

08002658 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08e      	sub	sp, #56	; 0x38
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a54      	ldr	r2, [pc, #336]	; (80027c8 <HAL_TIM_Base_MspInit+0x170>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d114      	bne.n	80026a4 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800267a:	4b54      	ldr	r3, [pc, #336]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	4a53      	ldr	r2, [pc, #332]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	6453      	str	r3, [r2, #68]	; 0x44
 8002686:	4b51      	ldr	r3, [pc, #324]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	623b      	str	r3, [r7, #32]
 8002690:	6a3b      	ldr	r3, [r7, #32]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002692:	2200      	movs	r2, #0
 8002694:	2100      	movs	r1, #0
 8002696:	201b      	movs	r0, #27
 8002698:	f000 fe51 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800269c:	201b      	movs	r0, #27
 800269e:	f000 fe6a 	bl	8003376 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80026a2:	e08d      	b.n	80027c0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM2)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ac:	d131      	bne.n	8002712 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026ae:	4b47      	ldr	r3, [pc, #284]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	4a46      	ldr	r2, [pc, #280]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6413      	str	r3, [r2, #64]	; 0x40
 80026ba:	4b44      	ldr	r3, [pc, #272]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	61fb      	str	r3, [r7, #28]
 80026c4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c6:	4b41      	ldr	r3, [pc, #260]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	4a40      	ldr	r2, [pc, #256]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80026cc:	f043 0302 	orr.w	r3, r3, #2
 80026d0:	6313      	str	r3, [r2, #48]	; 0x30
 80026d2:	4b3e      	ldr	r3, [pc, #248]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	61bb      	str	r3, [r7, #24]
 80026dc:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ECHOB10_Pin;
 80026de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e4:	2302      	movs	r3, #2
 80026e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e8:	2300      	movs	r3, #0
 80026ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ec:	2300      	movs	r3, #0
 80026ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026f0:	2301      	movs	r3, #1
 80026f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ECHOB10_GPIO_Port, &GPIO_InitStruct);
 80026f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026f8:	4619      	mov	r1, r3
 80026fa:	4835      	ldr	r0, [pc, #212]	; (80027d0 <HAL_TIM_Base_MspInit+0x178>)
 80026fc:	f000 fee8 	bl	80034d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002700:	2200      	movs	r2, #0
 8002702:	2100      	movs	r1, #0
 8002704:	201c      	movs	r0, #28
 8002706:	f000 fe1a 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800270a:	201c      	movs	r0, #28
 800270c:	f000 fe33 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 8002710:	e056      	b.n	80027c0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM3)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a2f      	ldr	r2, [pc, #188]	; (80027d4 <HAL_TIM_Base_MspInit+0x17c>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d114      	bne.n	8002746 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800271c:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 800271e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002720:	4a2a      	ldr	r2, [pc, #168]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 8002722:	f043 0302 	orr.w	r3, r3, #2
 8002726:	6413      	str	r3, [r2, #64]	; 0x40
 8002728:	4b28      	ldr	r3, [pc, #160]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 800272a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002734:	2200      	movs	r2, #0
 8002736:	2100      	movs	r1, #0
 8002738:	201d      	movs	r0, #29
 800273a:	f000 fe00 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800273e:	201d      	movs	r0, #29
 8002740:	f000 fe19 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 8002744:	e03c      	b.n	80027c0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM4)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a23      	ldr	r2, [pc, #140]	; (80027d8 <HAL_TIM_Base_MspInit+0x180>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d114      	bne.n	800277a <HAL_TIM_Base_MspInit+0x122>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002750:	4b1e      	ldr	r3, [pc, #120]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	4a1d      	ldr	r2, [pc, #116]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 8002756:	f043 0304 	orr.w	r3, r3, #4
 800275a:	6413      	str	r3, [r2, #64]	; 0x40
 800275c:	4b1b      	ldr	r3, [pc, #108]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	2100      	movs	r1, #0
 800276c:	201e      	movs	r0, #30
 800276e:	f000 fde6 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002772:	201e      	movs	r0, #30
 8002774:	f000 fdff 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 8002778:	e022      	b.n	80027c0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a17      	ldr	r2, [pc, #92]	; (80027dc <HAL_TIM_Base_MspInit+0x184>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d10c      	bne.n	800279e <HAL_TIM_Base_MspInit+0x146>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002784:	4b11      	ldr	r3, [pc, #68]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 8002786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002788:	4a10      	ldr	r2, [pc, #64]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 800278a:	f043 0308 	orr.w	r3, r3, #8
 800278e:	6413      	str	r3, [r2, #64]	; 0x40
 8002790:	4b0e      	ldr	r3, [pc, #56]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 8002792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]
}
 800279c:	e010      	b.n	80027c0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a0f      	ldr	r2, [pc, #60]	; (80027e0 <HAL_TIM_Base_MspInit+0x188>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d10b      	bne.n	80027c0 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80027a8:	4b08      	ldr	r3, [pc, #32]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80027aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ac:	4a07      	ldr	r2, [pc, #28]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80027ae:	f043 0302 	orr.w	r3, r3, #2
 80027b2:	6453      	str	r3, [r2, #68]	; 0x44
 80027b4:	4b05      	ldr	r3, [pc, #20]	; (80027cc <HAL_TIM_Base_MspInit+0x174>)
 80027b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	68bb      	ldr	r3, [r7, #8]
}
 80027c0:	bf00      	nop
 80027c2:	3738      	adds	r7, #56	; 0x38
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40010000 	.word	0x40010000
 80027cc:	40023800 	.word	0x40023800
 80027d0:	40020400 	.word	0x40020400
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40000800 	.word	0x40000800
 80027dc:	40000c00 	.word	0x40000c00
 80027e0:	40010400 	.word	0x40010400

080027e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08a      	sub	sp, #40	; 0x28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	60da      	str	r2, [r3, #12]
 80027fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a22      	ldr	r2, [pc, #136]	; (800288c <HAL_TIM_MspPostInit+0xa8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d11d      	bne.n	8002842 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002806:	4b22      	ldr	r3, [pc, #136]	; (8002890 <HAL_TIM_MspPostInit+0xac>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	4a21      	ldr	r2, [pc, #132]	; (8002890 <HAL_TIM_MspPostInit+0xac>)
 800280c:	f043 0310 	orr.w	r3, r3, #16
 8002810:	6313      	str	r3, [r2, #48]	; 0x30
 8002812:	4b1f      	ldr	r3, [pc, #124]	; (8002890 <HAL_TIM_MspPostInit+0xac>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	f003 0310 	and.w	r3, r3, #16
 800281a:	613b      	str	r3, [r7, #16]
 800281c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800281e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002824:	2302      	movs	r3, #2
 8002826:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	2300      	movs	r3, #0
 800282e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002830:	2301      	movs	r3, #1
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002834:	f107 0314 	add.w	r3, r7, #20
 8002838:	4619      	mov	r1, r3
 800283a:	4816      	ldr	r0, [pc, #88]	; (8002894 <HAL_TIM_MspPostInit+0xb0>)
 800283c:	f000 fe48 	bl	80034d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002840:	e020      	b.n	8002884 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM2)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800284a:	d11b      	bne.n	8002884 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800284c:	4b10      	ldr	r3, [pc, #64]	; (8002890 <HAL_TIM_MspPostInit+0xac>)
 800284e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002850:	4a0f      	ldr	r2, [pc, #60]	; (8002890 <HAL_TIM_MspPostInit+0xac>)
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	6313      	str	r3, [r2, #48]	; 0x30
 8002858:	4b0d      	ldr	r3, [pc, #52]	; (8002890 <HAL_TIM_MspPostInit+0xac>)
 800285a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	60fb      	str	r3, [r7, #12]
 8002862:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002864:	2301      	movs	r3, #1
 8002866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002868:	2302      	movs	r3, #2
 800286a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	2300      	movs	r3, #0
 800286e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002870:	2300      	movs	r3, #0
 8002872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002874:	2301      	movs	r3, #1
 8002876:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002878:	f107 0314 	add.w	r3, r7, #20
 800287c:	4619      	mov	r1, r3
 800287e:	4806      	ldr	r0, [pc, #24]	; (8002898 <HAL_TIM_MspPostInit+0xb4>)
 8002880:	f000 fe26 	bl	80034d0 <HAL_GPIO_Init>
}
 8002884:	bf00      	nop
 8002886:	3728      	adds	r7, #40	; 0x28
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40010000 	.word	0x40010000
 8002890:	40023800 	.word	0x40023800
 8002894:	40021000 	.word	0x40021000
 8002898:	40020000 	.word	0x40020000

0800289c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028a0:	4b14      	ldr	r3, [pc, #80]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028a2:	4a15      	ldr	r2, [pc, #84]	; (80028f8 <MX_USART2_UART_Init+0x5c>)
 80028a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80028a6:	4b13      	ldr	r3, [pc, #76]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80028ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028ae:	4b11      	ldr	r3, [pc, #68]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028b4:	4b0f      	ldr	r3, [pc, #60]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028ba:	4b0e      	ldr	r3, [pc, #56]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028bc:	2200      	movs	r2, #0
 80028be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028c0:	4b0c      	ldr	r3, [pc, #48]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028c2:	220c      	movs	r2, #12
 80028c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028cc:	4b09      	ldr	r3, [pc, #36]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028d2:	4b08      	ldr	r3, [pc, #32]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028d8:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028da:	2200      	movs	r2, #0
 80028dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028de:	4805      	ldr	r0, [pc, #20]	; (80028f4 <MX_USART2_UART_Init+0x58>)
 80028e0:	f003 fad8 	bl	8005e94 <HAL_UART_Init>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80028ea:	f7ff fae5 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028ee:	bf00      	nop
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	200004a0 	.word	0x200004a0
 80028f8:	40004400 	.word	0x40004400

080028fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002900:	4b14      	ldr	r3, [pc, #80]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002902:	4a15      	ldr	r2, [pc, #84]	; (8002958 <MX_USART3_UART_Init+0x5c>)
 8002904:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002906:	4b13      	ldr	r3, [pc, #76]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002908:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800290c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800290e:	4b11      	ldr	r3, [pc, #68]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002910:	2200      	movs	r2, #0
 8002912:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002914:	4b0f      	ldr	r3, [pc, #60]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002916:	2200      	movs	r2, #0
 8002918:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800291a:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <MX_USART3_UART_Init+0x58>)
 800291c:	2200      	movs	r2, #0
 800291e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002922:	220c      	movs	r2, #12
 8002924:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002926:	4b0b      	ldr	r3, [pc, #44]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002928:	2200      	movs	r2, #0
 800292a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800292c:	4b09      	ldr	r3, [pc, #36]	; (8002954 <MX_USART3_UART_Init+0x58>)
 800292e:	2200      	movs	r2, #0
 8002930:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002932:	4b08      	ldr	r3, [pc, #32]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002934:	2200      	movs	r2, #0
 8002936:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002938:	4b06      	ldr	r3, [pc, #24]	; (8002954 <MX_USART3_UART_Init+0x58>)
 800293a:	2200      	movs	r2, #0
 800293c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800293e:	4805      	ldr	r0, [pc, #20]	; (8002954 <MX_USART3_UART_Init+0x58>)
 8002940:	f003 faa8 	bl	8005e94 <HAL_UART_Init>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800294a:	f7ff fab5 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	20000528 	.word	0x20000528
 8002958:	40004800 	.word	0x40004800

0800295c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b0ae      	sub	sp, #184	; 0xb8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
 8002972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002974:	f107 0320 	add.w	r3, r7, #32
 8002978:	2284      	movs	r2, #132	; 0x84
 800297a:	2100      	movs	r1, #0
 800297c:	4618      	mov	r0, r3
 800297e:	f004 fe53 	bl	8007628 <memset>
  if(uartHandle->Instance==USART2)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a5b      	ldr	r2, [pc, #364]	; (8002af4 <HAL_UART_MspInit+0x198>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d143      	bne.n	8002a14 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800298c:	2380      	movs	r3, #128	; 0x80
 800298e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002990:	2300      	movs	r3, #0
 8002992:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002994:	f107 0320 	add.w	r3, r7, #32
 8002998:	4618      	mov	r0, r3
 800299a:	f001 fc29 	bl	80041f0 <HAL_RCCEx_PeriphCLKConfig>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029a4:	f7ff fa88 	bl	8001eb8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029a8:	4b53      	ldr	r3, [pc, #332]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	4a52      	ldr	r2, [pc, #328]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 80029ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029b2:	6413      	str	r3, [r2, #64]	; 0x40
 80029b4:	4b50      	ldr	r3, [pc, #320]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029bc:	61fb      	str	r3, [r7, #28]
 80029be:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c0:	4b4d      	ldr	r3, [pc, #308]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 80029c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c4:	4a4c      	ldr	r2, [pc, #304]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 80029c6:	f043 0301 	orr.w	r3, r3, #1
 80029ca:	6313      	str	r3, [r2, #48]	; 0x30
 80029cc:	4b4a      	ldr	r3, [pc, #296]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 80029ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	61bb      	str	r3, [r7, #24]
 80029d6:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029d8:	230c      	movs	r3, #12
 80029da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029de:	2302      	movs	r3, #2
 80029e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ea:	2303      	movs	r3, #3
 80029ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029f0:	2307      	movs	r3, #7
 80029f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80029fa:	4619      	mov	r1, r3
 80029fc:	483f      	ldr	r0, [pc, #252]	; (8002afc <HAL_UART_MspInit+0x1a0>)
 80029fe:	f000 fd67 	bl	80034d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a02:	2200      	movs	r2, #0
 8002a04:	2100      	movs	r1, #0
 8002a06:	2026      	movs	r0, #38	; 0x26
 8002a08:	f000 fc99 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a0c:	2026      	movs	r0, #38	; 0x26
 8002a0e:	f000 fcb2 	bl	8003376 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002a12:	e06b      	b.n	8002aec <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART3)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a39      	ldr	r2, [pc, #228]	; (8002b00 <HAL_UART_MspInit+0x1a4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d166      	bne.n	8002aec <HAL_UART_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002a1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a22:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002a24:	2300      	movs	r3, #0
 8002a26:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a28:	f107 0320 	add.w	r3, r7, #32
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f001 fbdf 	bl	80041f0 <HAL_RCCEx_PeriphCLKConfig>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002a38:	f7ff fa3e 	bl	8001eb8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a3c:	4b2e      	ldr	r3, [pc, #184]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a40:	4a2d      	ldr	r2, [pc, #180]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a46:	6413      	str	r3, [r2, #64]	; 0x40
 8002a48:	4b2b      	ldr	r3, [pc, #172]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a50:	617b      	str	r3, [r7, #20]
 8002a52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a54:	4b28      	ldr	r3, [pc, #160]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a58:	4a27      	ldr	r2, [pc, #156]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a5a:	f043 0302 	orr.w	r3, r3, #2
 8002a5e:	6313      	str	r3, [r2, #48]	; 0x30
 8002a60:	4b25      	ldr	r3, [pc, #148]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a6c:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a70:	4a21      	ldr	r2, [pc, #132]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a72:	f043 0308 	orr.w	r3, r3, #8
 8002a76:	6313      	str	r3, [r2, #48]	; 0x30
 8002a78:	4b1f      	ldr	r3, [pc, #124]	; (8002af8 <HAL_UART_MspInit+0x19c>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002a84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a9e:	2307      	movs	r3, #7
 8002aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4816      	ldr	r0, [pc, #88]	; (8002b04 <HAL_UART_MspInit+0x1a8>)
 8002aac:	f000 fd10 	bl	80034d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ab0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ab4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002aca:	2307      	movs	r3, #7
 8002acc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ad0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	480c      	ldr	r0, [pc, #48]	; (8002b08 <HAL_UART_MspInit+0x1ac>)
 8002ad8:	f000 fcfa 	bl	80034d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002adc:	2200      	movs	r2, #0
 8002ade:	2100      	movs	r1, #0
 8002ae0:	2027      	movs	r0, #39	; 0x27
 8002ae2:	f000 fc2c 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ae6:	2027      	movs	r0, #39	; 0x27
 8002ae8:	f000 fc45 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 8002aec:	bf00      	nop
 8002aee:	37b8      	adds	r7, #184	; 0xb8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40004400 	.word	0x40004400
 8002af8:	40023800 	.word	0x40023800
 8002afc:	40020000 	.word	0x40020000
 8002b00:	40004800 	.word	0x40004800
 8002b04:	40020400 	.word	0x40020400
 8002b08:	40020c00 	.word	0x40020c00

08002b0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b10:	480d      	ldr	r0, [pc, #52]	; (8002b48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b12:	490e      	ldr	r1, [pc, #56]	; (8002b4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b14:	4a0e      	ldr	r2, [pc, #56]	; (8002b50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b18:	e002      	b.n	8002b20 <LoopCopyDataInit>

08002b1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b1e:	3304      	adds	r3, #4

08002b20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b24:	d3f9      	bcc.n	8002b1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b26:	4a0b      	ldr	r2, [pc, #44]	; (8002b54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b28:	4c0b      	ldr	r4, [pc, #44]	; (8002b58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b2c:	e001      	b.n	8002b32 <LoopFillZerobss>

08002b2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b30:	3204      	adds	r2, #4

08002b32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b34:	d3fb      	bcc.n	8002b2e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b36:	f7ff fb1d 	bl	8002174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b3a:	f004 fd51 	bl	80075e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b3e:	f7ff f8ad 	bl	8001c9c <main>
  bx  lr    
 8002b42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b44:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002b48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b4c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002b50:	0800cd24 	.word	0x0800cd24
  ldr r2, =_sbss
 8002b54:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002b58:	200005c4 	.word	0x200005c4

08002b5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b5c:	e7fe      	b.n	8002b5c <ADC_IRQHandler>

08002b5e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b62:	2003      	movs	r0, #3
 8002b64:	f000 fbe0 	bl	8003328 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b68:	200f      	movs	r0, #15
 8002b6a:	f000 f805 	bl	8002b78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b6e:	f7ff f9a9 	bl	8001ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b80:	4b12      	ldr	r3, [pc, #72]	; (8002bcc <HAL_InitTick+0x54>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <HAL_InitTick+0x58>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	4619      	mov	r1, r3
 8002b8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b96:	4618      	mov	r0, r3
 8002b98:	f000 fbfb 	bl	8003392 <HAL_SYSTICK_Config>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e00e      	b.n	8002bc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b0f      	cmp	r3, #15
 8002baa:	d80a      	bhi.n	8002bc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bac:	2200      	movs	r2, #0
 8002bae:	6879      	ldr	r1, [r7, #4]
 8002bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb4:	f000 fbc3 	bl	800333e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bb8:	4a06      	ldr	r2, [pc, #24]	; (8002bd4 <HAL_InitTick+0x5c>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e000      	b.n	8002bc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000004 	.word	0x20000004
 8002bd0:	2000000c 	.word	0x2000000c
 8002bd4:	20000008 	.word	0x20000008

08002bd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bdc:	4b06      	ldr	r3, [pc, #24]	; (8002bf8 <HAL_IncTick+0x20>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	461a      	mov	r2, r3
 8002be2:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <HAL_IncTick+0x24>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4413      	add	r3, r2
 8002be8:	4a04      	ldr	r2, [pc, #16]	; (8002bfc <HAL_IncTick+0x24>)
 8002bea:	6013      	str	r3, [r2, #0]
}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	2000000c 	.word	0x2000000c
 8002bfc:	200005b0 	.word	0x200005b0

08002c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return uwTick;
 8002c04:	4b03      	ldr	r3, [pc, #12]	; (8002c14 <HAL_GetTick+0x14>)
 8002c06:	681b      	ldr	r3, [r3, #0]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	200005b0 	.word	0x200005b0

08002c18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c20:	f7ff ffee 	bl	8002c00 <HAL_GetTick>
 8002c24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c30:	d005      	beq.n	8002c3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c32:	4b0a      	ldr	r3, [pc, #40]	; (8002c5c <HAL_Delay+0x44>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c3e:	bf00      	nop
 8002c40:	f7ff ffde 	bl	8002c00 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d8f7      	bhi.n	8002c40 <HAL_Delay+0x28>
  {
  }
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	2000000c 	.word	0x2000000c

08002c60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e031      	b.n	8002cda <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d109      	bne.n	8002c92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7fe fc66 	bl	8001550 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	f003 0310 	and.w	r3, r3, #16
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d116      	bne.n	8002ccc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ca2:	4b10      	ldr	r3, [pc, #64]	; (8002ce4 <HAL_ADC_Init+0x84>)
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	f043 0202 	orr.w	r2, r3, #2
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f970 	bl	8002f94 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	f023 0303 	bic.w	r3, r3, #3
 8002cc2:	f043 0201 	orr.w	r2, r3, #1
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	641a      	str	r2, [r3, #64]	; 0x40
 8002cca:	e001      	b.n	8002cd0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	ffffeefd 	.word	0xffffeefd

08002ce8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d101      	bne.n	8002d04 <HAL_ADC_ConfigChannel+0x1c>
 8002d00:	2302      	movs	r3, #2
 8002d02:	e136      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x28a>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2b09      	cmp	r3, #9
 8002d12:	d93a      	bls.n	8002d8a <HAL_ADC_ConfigChannel+0xa2>
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d1c:	d035      	beq.n	8002d8a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68d9      	ldr	r1, [r3, #12]
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	4413      	add	r3, r2
 8002d32:	3b1e      	subs	r3, #30
 8002d34:	2207      	movs	r2, #7
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	43da      	mvns	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	400a      	ands	r2, r1
 8002d42:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a8d      	ldr	r2, [pc, #564]	; (8002f80 <HAL_ADC_ConfigChannel+0x298>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d10a      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68d9      	ldr	r1, [r3, #12]
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	061a      	lsls	r2, r3, #24
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d62:	e035      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68d9      	ldr	r1, [r3, #12]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	689a      	ldr	r2, [r3, #8]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	4618      	mov	r0, r3
 8002d76:	4603      	mov	r3, r0
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	4403      	add	r3, r0
 8002d7c:	3b1e      	subs	r3, #30
 8002d7e:	409a      	lsls	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d88:	e022      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6919      	ldr	r1, [r3, #16]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	461a      	mov	r2, r3
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	2207      	movs	r2, #7
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43da      	mvns	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	400a      	ands	r2, r1
 8002dac:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6919      	ldr	r1, [r3, #16]
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	4403      	add	r3, r0
 8002dc6:	409a      	lsls	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2b06      	cmp	r3, #6
 8002dd6:	d824      	bhi.n	8002e22 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	4613      	mov	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	3b05      	subs	r3, #5
 8002dea:	221f      	movs	r2, #31
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	43da      	mvns	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	400a      	ands	r2, r1
 8002df8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	4618      	mov	r0, r3
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685a      	ldr	r2, [r3, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	3b05      	subs	r3, #5
 8002e14:	fa00 f203 	lsl.w	r2, r0, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	635a      	str	r2, [r3, #52]	; 0x34
 8002e20:	e04c      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b0c      	cmp	r3, #12
 8002e28:	d824      	bhi.n	8002e74 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	3b23      	subs	r3, #35	; 0x23
 8002e3c:	221f      	movs	r2, #31
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43da      	mvns	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	400a      	ands	r2, r1
 8002e4a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	4618      	mov	r0, r3
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4413      	add	r3, r2
 8002e64:	3b23      	subs	r3, #35	; 0x23
 8002e66:	fa00 f203 	lsl.w	r2, r0, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	631a      	str	r2, [r3, #48]	; 0x30
 8002e72:	e023      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	3b41      	subs	r3, #65	; 0x41
 8002e86:	221f      	movs	r2, #31
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43da      	mvns	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	400a      	ands	r2, r1
 8002e94:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	3b41      	subs	r3, #65	; 0x41
 8002eb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a30      	ldr	r2, [pc, #192]	; (8002f84 <HAL_ADC_ConfigChannel+0x29c>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d10a      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1f4>
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ece:	d105      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002ed0:	4b2d      	ldr	r3, [pc, #180]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	4a2c      	ldr	r2, [pc, #176]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002ed6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002eda:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a28      	ldr	r2, [pc, #160]	; (8002f84 <HAL_ADC_ConfigChannel+0x29c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d10f      	bne.n	8002f06 <HAL_ADC_ConfigChannel+0x21e>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b12      	cmp	r3, #18
 8002eec:	d10b      	bne.n	8002f06 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002eee:	4b26      	ldr	r3, [pc, #152]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	4a25      	ldr	r2, [pc, #148]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002ef4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002ef8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002efa:	4b23      	ldr	r3, [pc, #140]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	4a22      	ldr	r2, [pc, #136]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f04:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1e      	ldr	r2, [pc, #120]	; (8002f84 <HAL_ADC_ConfigChannel+0x29c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d12b      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x280>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a1a      	ldr	r2, [pc, #104]	; (8002f80 <HAL_ADC_ConfigChannel+0x298>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d003      	beq.n	8002f22 <HAL_ADC_ConfigChannel+0x23a>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b11      	cmp	r3, #17
 8002f20:	d122      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002f22:	4b19      	ldr	r3, [pc, #100]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	4a18      	ldr	r2, [pc, #96]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f28:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002f2c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002f2e:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4a15      	ldr	r2, [pc, #84]	; (8002f88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f38:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a10      	ldr	r2, [pc, #64]	; (8002f80 <HAL_ADC_ConfigChannel+0x298>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d111      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002f44:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <HAL_ADC_ConfigChannel+0x2a4>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a11      	ldr	r2, [pc, #68]	; (8002f90 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4e:	0c9a      	lsrs	r2, r3, #18
 8002f50:	4613      	mov	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002f5a:	e002      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1f9      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3714      	adds	r7, #20
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	10000012 	.word	0x10000012
 8002f84:	40012000 	.word	0x40012000
 8002f88:	40012300 	.word	0x40012300
 8002f8c:	20000004 	.word	0x20000004
 8002f90:	431bde83 	.word	0x431bde83

08002f94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002f9c:	4b78      	ldr	r3, [pc, #480]	; (8003180 <ADC_Init+0x1ec>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	4a77      	ldr	r2, [pc, #476]	; (8003180 <ADC_Init+0x1ec>)
 8002fa2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002fa6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002fa8:	4b75      	ldr	r3, [pc, #468]	; (8003180 <ADC_Init+0x1ec>)
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	4973      	ldr	r1, [pc, #460]	; (8003180 <ADC_Init+0x1ec>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6859      	ldr	r1, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	021a      	lsls	r2, r3, #8
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002fe8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6859      	ldr	r1, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800300a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6899      	ldr	r1, [r3, #8]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003022:	4a58      	ldr	r2, [pc, #352]	; (8003184 <ADC_Init+0x1f0>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d022      	beq.n	800306e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003036:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6899      	ldr	r1, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003058:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6899      	ldr	r1, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	e00f      	b.n	800308e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800307c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800308c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 0202 	bic.w	r2, r2, #2
 800309c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6899      	ldr	r1, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	005a      	lsls	r2, r3, #1
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01b      	beq.n	80030f4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80030da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6859      	ldr	r1, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	3b01      	subs	r3, #1
 80030e8:	035a      	lsls	r2, r3, #13
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	605a      	str	r2, [r3, #4]
 80030f2:	e007      	b.n	8003104 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003102:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003112:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	3b01      	subs	r3, #1
 8003120:	051a      	lsls	r2, r3, #20
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003138:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003146:	025a      	lsls	r2, r3, #9
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800315e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	029a      	lsls	r2, r3, #10
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	609a      	str	r2, [r3, #8]
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	40012300 	.word	0x40012300
 8003184:	0f000001 	.word	0x0f000001

08003188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003198:	4b0b      	ldr	r3, [pc, #44]	; (80031c8 <__NVIC_SetPriorityGrouping+0x40>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031a4:	4013      	ands	r3, r2
 80031a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031b0:	4b06      	ldr	r3, [pc, #24]	; (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031b6:	4a04      	ldr	r2, [pc, #16]	; (80031c8 <__NVIC_SetPriorityGrouping+0x40>)
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	60d3      	str	r3, [r2, #12]
}
 80031bc:	bf00      	nop
 80031be:	3714      	adds	r7, #20
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	e000ed00 	.word	0xe000ed00
 80031cc:	05fa0000 	.word	0x05fa0000

080031d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d4:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <__NVIC_GetPriorityGrouping+0x18>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	0a1b      	lsrs	r3, r3, #8
 80031da:	f003 0307 	and.w	r3, r3, #7
}
 80031de:	4618      	mov	r0, r3
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	db0b      	blt.n	8003216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	f003 021f 	and.w	r2, r3, #31
 8003204:	4907      	ldr	r1, [pc, #28]	; (8003224 <__NVIC_EnableIRQ+0x38>)
 8003206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320a:	095b      	lsrs	r3, r3, #5
 800320c:	2001      	movs	r0, #1
 800320e:	fa00 f202 	lsl.w	r2, r0, r2
 8003212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000e100 	.word	0xe000e100

08003228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	6039      	str	r1, [r7, #0]
 8003232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003238:	2b00      	cmp	r3, #0
 800323a:	db0a      	blt.n	8003252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	b2da      	uxtb	r2, r3
 8003240:	490c      	ldr	r1, [pc, #48]	; (8003274 <__NVIC_SetPriority+0x4c>)
 8003242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003246:	0112      	lsls	r2, r2, #4
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	440b      	add	r3, r1
 800324c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003250:	e00a      	b.n	8003268 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	4908      	ldr	r1, [pc, #32]	; (8003278 <__NVIC_SetPriority+0x50>)
 8003258:	79fb      	ldrb	r3, [r7, #7]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	3b04      	subs	r3, #4
 8003260:	0112      	lsls	r2, r2, #4
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	440b      	add	r3, r1
 8003266:	761a      	strb	r2, [r3, #24]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	e000e100 	.word	0xe000e100
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800327c:	b480      	push	{r7}
 800327e:	b089      	sub	sp, #36	; 0x24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f1c3 0307 	rsb	r3, r3, #7
 8003296:	2b04      	cmp	r3, #4
 8003298:	bf28      	it	cs
 800329a:	2304      	movcs	r3, #4
 800329c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	3304      	adds	r3, #4
 80032a2:	2b06      	cmp	r3, #6
 80032a4:	d902      	bls.n	80032ac <NVIC_EncodePriority+0x30>
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3b03      	subs	r3, #3
 80032aa:	e000      	b.n	80032ae <NVIC_EncodePriority+0x32>
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b0:	f04f 32ff 	mov.w	r2, #4294967295
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	401a      	ands	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c4:	f04f 31ff 	mov.w	r1, #4294967295
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	43d9      	mvns	r1, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d4:	4313      	orrs	r3, r2
         );
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3724      	adds	r7, #36	; 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
	...

080032e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3b01      	subs	r3, #1
 80032f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032f4:	d301      	bcc.n	80032fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032f6:	2301      	movs	r3, #1
 80032f8:	e00f      	b.n	800331a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032fa:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <SysTick_Config+0x40>)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3b01      	subs	r3, #1
 8003300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003302:	210f      	movs	r1, #15
 8003304:	f04f 30ff 	mov.w	r0, #4294967295
 8003308:	f7ff ff8e 	bl	8003228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800330c:	4b05      	ldr	r3, [pc, #20]	; (8003324 <SysTick_Config+0x40>)
 800330e:	2200      	movs	r2, #0
 8003310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003312:	4b04      	ldr	r3, [pc, #16]	; (8003324 <SysTick_Config+0x40>)
 8003314:	2207      	movs	r2, #7
 8003316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	e000e010 	.word	0xe000e010

08003328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f7ff ff29 	bl	8003188 <__NVIC_SetPriorityGrouping>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800333e:	b580      	push	{r7, lr}
 8003340:	b086      	sub	sp, #24
 8003342:	af00      	add	r7, sp, #0
 8003344:	4603      	mov	r3, r0
 8003346:	60b9      	str	r1, [r7, #8]
 8003348:	607a      	str	r2, [r7, #4]
 800334a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003350:	f7ff ff3e 	bl	80031d0 <__NVIC_GetPriorityGrouping>
 8003354:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	68b9      	ldr	r1, [r7, #8]
 800335a:	6978      	ldr	r0, [r7, #20]
 800335c:	f7ff ff8e 	bl	800327c <NVIC_EncodePriority>
 8003360:	4602      	mov	r2, r0
 8003362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003366:	4611      	mov	r1, r2
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff ff5d 	bl	8003228 <__NVIC_SetPriority>
}
 800336e:	bf00      	nop
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	4603      	mov	r3, r0
 800337e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff ff31 	bl	80031ec <__NVIC_EnableIRQ>
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff ffa2 	bl	80032e4 <SysTick_Config>
 80033a0:	4603      	mov	r3, r0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b084      	sub	sp, #16
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033b8:	f7ff fc22 	bl	8002c00 <HAL_GetTick>
 80033bc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d008      	beq.n	80033dc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2280      	movs	r2, #128	; 0x80
 80033ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e052      	b.n	8003482 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0216 	bic.w	r2, r2, #22
 80033ea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033fa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003400:	2b00      	cmp	r3, #0
 8003402:	d103      	bne.n	800340c <HAL_DMA_Abort+0x62>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003408:	2b00      	cmp	r3, #0
 800340a:	d007      	beq.n	800341c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0208 	bic.w	r2, r2, #8
 800341a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800342c:	e013      	b.n	8003456 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800342e:	f7ff fbe7 	bl	8002c00 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b05      	cmp	r3, #5
 800343a:	d90c      	bls.n	8003456 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2220      	movs	r2, #32
 8003440:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2203      	movs	r2, #3
 8003446:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e015      	b.n	8003482 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1e4      	bne.n	800342e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003468:	223f      	movs	r2, #63	; 0x3f
 800346a:	409a      	lsls	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d004      	beq.n	80034a8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2280      	movs	r2, #128	; 0x80
 80034a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e00c      	b.n	80034c2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2205      	movs	r2, #5
 80034ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0201 	bic.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
	...

080034d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b089      	sub	sp, #36	; 0x24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80034da:	2300      	movs	r3, #0
 80034dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80034e2:	2300      	movs	r3, #0
 80034e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
 80034ee:	e175      	b.n	80037dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80034f0:	2201      	movs	r2, #1
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	fa02 f303 	lsl.w	r3, r2, r3
 80034f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	429a      	cmp	r2, r3
 800350a:	f040 8164 	bne.w	80037d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	2b01      	cmp	r3, #1
 8003518:	d005      	beq.n	8003526 <HAL_GPIO_Init+0x56>
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d130      	bne.n	8003588 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	2203      	movs	r2, #3
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43db      	mvns	r3, r3
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	4013      	ands	r3, r2
 800353c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	68da      	ldr	r2, [r3, #12]
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4313      	orrs	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800355c:	2201      	movs	r2, #1
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4013      	ands	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	091b      	lsrs	r3, r3, #4
 8003572:	f003 0201 	and.w	r2, r3, #1
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	2b03      	cmp	r3, #3
 8003592:	d017      	beq.n	80035c4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	2203      	movs	r2, #3
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	43db      	mvns	r3, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4013      	ands	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 0303 	and.w	r3, r3, #3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d123      	bne.n	8003618 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	08da      	lsrs	r2, r3, #3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3208      	adds	r2, #8
 80035d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	220f      	movs	r2, #15
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4013      	ands	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	691a      	ldr	r2, [r3, #16]
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	08da      	lsrs	r2, r3, #3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	3208      	adds	r2, #8
 8003612:	69b9      	ldr	r1, [r7, #24]
 8003614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	2203      	movs	r2, #3
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f003 0203 	and.w	r2, r3, #3
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 80be 	beq.w	80037d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800365a:	4b66      	ldr	r3, [pc, #408]	; (80037f4 <HAL_GPIO_Init+0x324>)
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	4a65      	ldr	r2, [pc, #404]	; (80037f4 <HAL_GPIO_Init+0x324>)
 8003660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003664:	6453      	str	r3, [r2, #68]	; 0x44
 8003666:	4b63      	ldr	r3, [pc, #396]	; (80037f4 <HAL_GPIO_Init+0x324>)
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003672:	4a61      	ldr	r2, [pc, #388]	; (80037f8 <HAL_GPIO_Init+0x328>)
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	089b      	lsrs	r3, r3, #2
 8003678:	3302      	adds	r3, #2
 800367a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	220f      	movs	r2, #15
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4013      	ands	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a58      	ldr	r2, [pc, #352]	; (80037fc <HAL_GPIO_Init+0x32c>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d037      	beq.n	800370e <HAL_GPIO_Init+0x23e>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a57      	ldr	r2, [pc, #348]	; (8003800 <HAL_GPIO_Init+0x330>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d031      	beq.n	800370a <HAL_GPIO_Init+0x23a>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a56      	ldr	r2, [pc, #344]	; (8003804 <HAL_GPIO_Init+0x334>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d02b      	beq.n	8003706 <HAL_GPIO_Init+0x236>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a55      	ldr	r2, [pc, #340]	; (8003808 <HAL_GPIO_Init+0x338>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d025      	beq.n	8003702 <HAL_GPIO_Init+0x232>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a54      	ldr	r2, [pc, #336]	; (800380c <HAL_GPIO_Init+0x33c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d01f      	beq.n	80036fe <HAL_GPIO_Init+0x22e>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a53      	ldr	r2, [pc, #332]	; (8003810 <HAL_GPIO_Init+0x340>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d019      	beq.n	80036fa <HAL_GPIO_Init+0x22a>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a52      	ldr	r2, [pc, #328]	; (8003814 <HAL_GPIO_Init+0x344>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d013      	beq.n	80036f6 <HAL_GPIO_Init+0x226>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a51      	ldr	r2, [pc, #324]	; (8003818 <HAL_GPIO_Init+0x348>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00d      	beq.n	80036f2 <HAL_GPIO_Init+0x222>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a50      	ldr	r2, [pc, #320]	; (800381c <HAL_GPIO_Init+0x34c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d007      	beq.n	80036ee <HAL_GPIO_Init+0x21e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a4f      	ldr	r2, [pc, #316]	; (8003820 <HAL_GPIO_Init+0x350>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d101      	bne.n	80036ea <HAL_GPIO_Init+0x21a>
 80036e6:	2309      	movs	r3, #9
 80036e8:	e012      	b.n	8003710 <HAL_GPIO_Init+0x240>
 80036ea:	230a      	movs	r3, #10
 80036ec:	e010      	b.n	8003710 <HAL_GPIO_Init+0x240>
 80036ee:	2308      	movs	r3, #8
 80036f0:	e00e      	b.n	8003710 <HAL_GPIO_Init+0x240>
 80036f2:	2307      	movs	r3, #7
 80036f4:	e00c      	b.n	8003710 <HAL_GPIO_Init+0x240>
 80036f6:	2306      	movs	r3, #6
 80036f8:	e00a      	b.n	8003710 <HAL_GPIO_Init+0x240>
 80036fa:	2305      	movs	r3, #5
 80036fc:	e008      	b.n	8003710 <HAL_GPIO_Init+0x240>
 80036fe:	2304      	movs	r3, #4
 8003700:	e006      	b.n	8003710 <HAL_GPIO_Init+0x240>
 8003702:	2303      	movs	r3, #3
 8003704:	e004      	b.n	8003710 <HAL_GPIO_Init+0x240>
 8003706:	2302      	movs	r3, #2
 8003708:	e002      	b.n	8003710 <HAL_GPIO_Init+0x240>
 800370a:	2301      	movs	r3, #1
 800370c:	e000      	b.n	8003710 <HAL_GPIO_Init+0x240>
 800370e:	2300      	movs	r3, #0
 8003710:	69fa      	ldr	r2, [r7, #28]
 8003712:	f002 0203 	and.w	r2, r2, #3
 8003716:	0092      	lsls	r2, r2, #2
 8003718:	4093      	lsls	r3, r2
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003720:	4935      	ldr	r1, [pc, #212]	; (80037f8 <HAL_GPIO_Init+0x328>)
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	089b      	lsrs	r3, r3, #2
 8003726:	3302      	adds	r3, #2
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800372e:	4b3d      	ldr	r3, [pc, #244]	; (8003824 <HAL_GPIO_Init+0x354>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	43db      	mvns	r3, r3
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	4013      	ands	r3, r2
 800373c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d003      	beq.n	8003752 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	4313      	orrs	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003752:	4a34      	ldr	r2, [pc, #208]	; (8003824 <HAL_GPIO_Init+0x354>)
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003758:	4b32      	ldr	r3, [pc, #200]	; (8003824 <HAL_GPIO_Init+0x354>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	43db      	mvns	r3, r3
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4013      	ands	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d003      	beq.n	800377c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	4313      	orrs	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800377c:	4a29      	ldr	r2, [pc, #164]	; (8003824 <HAL_GPIO_Init+0x354>)
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003782:	4b28      	ldr	r3, [pc, #160]	; (8003824 <HAL_GPIO_Init+0x354>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	43db      	mvns	r3, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4013      	ands	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037a6:	4a1f      	ldr	r2, [pc, #124]	; (8003824 <HAL_GPIO_Init+0x354>)
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037ac:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <HAL_GPIO_Init+0x354>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	43db      	mvns	r3, r3
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	4013      	ands	r3, r2
 80037ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037d0:	4a14      	ldr	r2, [pc, #80]	; (8003824 <HAL_GPIO_Init+0x354>)
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	3301      	adds	r3, #1
 80037da:	61fb      	str	r3, [r7, #28]
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	2b0f      	cmp	r3, #15
 80037e0:	f67f ae86 	bls.w	80034f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80037e4:	bf00      	nop
 80037e6:	bf00      	nop
 80037e8:	3724      	adds	r7, #36	; 0x24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40023800 	.word	0x40023800
 80037f8:	40013800 	.word	0x40013800
 80037fc:	40020000 	.word	0x40020000
 8003800:	40020400 	.word	0x40020400
 8003804:	40020800 	.word	0x40020800
 8003808:	40020c00 	.word	0x40020c00
 800380c:	40021000 	.word	0x40021000
 8003810:	40021400 	.word	0x40021400
 8003814:	40021800 	.word	0x40021800
 8003818:	40021c00 	.word	0x40021c00
 800381c:	40022000 	.word	0x40022000
 8003820:	40022400 	.word	0x40022400
 8003824:	40013c00 	.word	0x40013c00

08003828 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	460b      	mov	r3, r1
 8003832:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	691a      	ldr	r2, [r3, #16]
 8003838:	887b      	ldrh	r3, [r7, #2]
 800383a:	4013      	ands	r3, r2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d002      	beq.n	8003846 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003840:	2301      	movs	r3, #1
 8003842:	73fb      	strb	r3, [r7, #15]
 8003844:	e001      	b.n	800384a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003846:	2300      	movs	r3, #0
 8003848:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800384a:	7bfb      	ldrb	r3, [r7, #15]
}
 800384c:	4618      	mov	r0, r3
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	460b      	mov	r3, r1
 8003862:	807b      	strh	r3, [r7, #2]
 8003864:	4613      	mov	r3, r2
 8003866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003868:	787b      	ldrb	r3, [r7, #1]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d003      	beq.n	8003876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800386e:	887a      	ldrh	r2, [r7, #2]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003874:	e003      	b.n	800387e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003876:	887b      	ldrh	r3, [r7, #2]
 8003878:	041a      	lsls	r2, r3, #16
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	619a      	str	r2, [r3, #24]
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
	...

0800388c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	4603      	mov	r3, r0
 8003894:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003896:	4b08      	ldr	r3, [pc, #32]	; (80038b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003898:	695a      	ldr	r2, [r3, #20]
 800389a:	88fb      	ldrh	r3, [r7, #6]
 800389c:	4013      	ands	r3, r2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d006      	beq.n	80038b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038a2:	4a05      	ldr	r2, [pc, #20]	; (80038b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038a4:	88fb      	ldrh	r3, [r7, #6]
 80038a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038a8:	88fb      	ldrh	r3, [r7, #6]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7fe f966 	bl	8001b7c <HAL_GPIO_EXTI_Callback>
  }
}
 80038b0:	bf00      	nop
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40013c00 	.word	0x40013c00

080038bc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038c0:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a04      	ldr	r2, [pc, #16]	; (80038d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ca:	6013      	str	r3, [r2, #0]
}
 80038cc:	bf00      	nop
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40007000 	.word	0x40007000

080038dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80038e4:	2300      	movs	r3, #0
 80038e6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e291      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f000 8087 	beq.w	8003a0e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003900:	4b96      	ldr	r3, [pc, #600]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f003 030c 	and.w	r3, r3, #12
 8003908:	2b04      	cmp	r3, #4
 800390a:	d00c      	beq.n	8003926 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800390c:	4b93      	ldr	r3, [pc, #588]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 030c 	and.w	r3, r3, #12
 8003914:	2b08      	cmp	r3, #8
 8003916:	d112      	bne.n	800393e <HAL_RCC_OscConfig+0x62>
 8003918:	4b90      	ldr	r3, [pc, #576]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003920:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003924:	d10b      	bne.n	800393e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003926:	4b8d      	ldr	r3, [pc, #564]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d06c      	beq.n	8003a0c <HAL_RCC_OscConfig+0x130>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d168      	bne.n	8003a0c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e26b      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003946:	d106      	bne.n	8003956 <HAL_RCC_OscConfig+0x7a>
 8003948:	4b84      	ldr	r3, [pc, #528]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a83      	ldr	r2, [pc, #524]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 800394e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	e02e      	b.n	80039b4 <HAL_RCC_OscConfig+0xd8>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10c      	bne.n	8003978 <HAL_RCC_OscConfig+0x9c>
 800395e:	4b7f      	ldr	r3, [pc, #508]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a7e      	ldr	r2, [pc, #504]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	4b7c      	ldr	r3, [pc, #496]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a7b      	ldr	r2, [pc, #492]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003970:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003974:	6013      	str	r3, [r2, #0]
 8003976:	e01d      	b.n	80039b4 <HAL_RCC_OscConfig+0xd8>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0xc0>
 8003982:	4b76      	ldr	r3, [pc, #472]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a75      	ldr	r2, [pc, #468]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003988:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b73      	ldr	r3, [pc, #460]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a72      	ldr	r2, [pc, #456]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003994:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	e00b      	b.n	80039b4 <HAL_RCC_OscConfig+0xd8>
 800399c:	4b6f      	ldr	r3, [pc, #444]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a6e      	ldr	r2, [pc, #440]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 80039a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	4b6c      	ldr	r3, [pc, #432]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a6b      	ldr	r2, [pc, #428]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 80039ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d013      	beq.n	80039e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7ff f920 	bl	8002c00 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c4:	f7ff f91c 	bl	8002c00 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b64      	cmp	r3, #100	; 0x64
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e21f      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039d6:	4b61      	ldr	r3, [pc, #388]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0f0      	beq.n	80039c4 <HAL_RCC_OscConfig+0xe8>
 80039e2:	e014      	b.n	8003a0e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e4:	f7ff f90c 	bl	8002c00 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039ec:	f7ff f908 	bl	8002c00 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b64      	cmp	r3, #100	; 0x64
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e20b      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039fe:	4b57      	ldr	r3, [pc, #348]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x110>
 8003a0a:	e000      	b.n	8003a0e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d069      	beq.n	8003aee <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a1a:	4b50      	ldr	r3, [pc, #320]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 030c 	and.w	r3, r3, #12
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00b      	beq.n	8003a3e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a26:	4b4d      	ldr	r3, [pc, #308]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b08      	cmp	r3, #8
 8003a30:	d11c      	bne.n	8003a6c <HAL_RCC_OscConfig+0x190>
 8003a32:	4b4a      	ldr	r3, [pc, #296]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d116      	bne.n	8003a6c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a3e:	4b47      	ldr	r3, [pc, #284]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d005      	beq.n	8003a56 <HAL_RCC_OscConfig+0x17a>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d001      	beq.n	8003a56 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e1df      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a56:	4b41      	ldr	r3, [pc, #260]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	493d      	ldr	r1, [pc, #244]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a6a:	e040      	b.n	8003aee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d023      	beq.n	8003abc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a74:	4b39      	ldr	r3, [pc, #228]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a38      	ldr	r2, [pc, #224]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a7a:	f043 0301 	orr.w	r3, r3, #1
 8003a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7ff f8be 	bl	8002c00 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a88:	f7ff f8ba 	bl	8002c00 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e1bd      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a9a:	4b30      	ldr	r3, [pc, #192]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa6:	4b2d      	ldr	r3, [pc, #180]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	4929      	ldr	r1, [pc, #164]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	600b      	str	r3, [r1, #0]
 8003aba:	e018      	b.n	8003aee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003abc:	4b27      	ldr	r3, [pc, #156]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a26      	ldr	r2, [pc, #152]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003ac2:	f023 0301 	bic.w	r3, r3, #1
 8003ac6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7ff f89a 	bl	8002c00 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ad0:	f7ff f896 	bl	8002c00 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e199      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ae2:	4b1e      	ldr	r3, [pc, #120]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f0      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0308 	and.w	r3, r3, #8
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d038      	beq.n	8003b6c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d019      	beq.n	8003b36 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b02:	4b16      	ldr	r3, [pc, #88]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003b04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b06:	4a15      	ldr	r2, [pc, #84]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003b08:	f043 0301 	orr.w	r3, r3, #1
 8003b0c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0e:	f7ff f877 	bl	8002c00 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b16:	f7ff f873 	bl	8002c00 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e176      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b28:	4b0c      	ldr	r3, [pc, #48]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003b2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0f0      	beq.n	8003b16 <HAL_RCC_OscConfig+0x23a>
 8003b34:	e01a      	b.n	8003b6c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b36:	4b09      	ldr	r3, [pc, #36]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b3a:	4a08      	ldr	r2, [pc, #32]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003b3c:	f023 0301 	bic.w	r3, r3, #1
 8003b40:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b42:	f7ff f85d 	bl	8002c00 <HAL_GetTick>
 8003b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b48:	e00a      	b.n	8003b60 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b4a:	f7ff f859 	bl	8002c00 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d903      	bls.n	8003b60 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e15c      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
 8003b5c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b60:	4b91      	ldr	r3, [pc, #580]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003b62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1ee      	bne.n	8003b4a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 80a4 	beq.w	8003cc2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b7a:	4b8b      	ldr	r3, [pc, #556]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d10d      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b86:	4b88      	ldr	r3, [pc, #544]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	4a87      	ldr	r2, [pc, #540]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b90:	6413      	str	r3, [r2, #64]	; 0x40
 8003b92:	4b85      	ldr	r3, [pc, #532]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b9a:	60bb      	str	r3, [r7, #8]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba2:	4b82      	ldr	r3, [pc, #520]	; (8003dac <HAL_RCC_OscConfig+0x4d0>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d118      	bne.n	8003be0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003bae:	4b7f      	ldr	r3, [pc, #508]	; (8003dac <HAL_RCC_OscConfig+0x4d0>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a7e      	ldr	r2, [pc, #504]	; (8003dac <HAL_RCC_OscConfig+0x4d0>)
 8003bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bba:	f7ff f821 	bl	8002c00 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bc0:	e008      	b.n	8003bd4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bc2:	f7ff f81d 	bl	8002c00 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b64      	cmp	r3, #100	; 0x64
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e120      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bd4:	4b75      	ldr	r3, [pc, #468]	; (8003dac <HAL_RCC_OscConfig+0x4d0>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0f0      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d106      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x31a>
 8003be8:	4b6f      	ldr	r3, [pc, #444]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bec:	4a6e      	ldr	r2, [pc, #440]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003bee:	f043 0301 	orr.w	r3, r3, #1
 8003bf2:	6713      	str	r3, [r2, #112]	; 0x70
 8003bf4:	e02d      	b.n	8003c52 <HAL_RCC_OscConfig+0x376>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10c      	bne.n	8003c18 <HAL_RCC_OscConfig+0x33c>
 8003bfe:	4b6a      	ldr	r3, [pc, #424]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c02:	4a69      	ldr	r2, [pc, #420]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c04:	f023 0301 	bic.w	r3, r3, #1
 8003c08:	6713      	str	r3, [r2, #112]	; 0x70
 8003c0a:	4b67      	ldr	r3, [pc, #412]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c0e:	4a66      	ldr	r2, [pc, #408]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c10:	f023 0304 	bic.w	r3, r3, #4
 8003c14:	6713      	str	r3, [r2, #112]	; 0x70
 8003c16:	e01c      	b.n	8003c52 <HAL_RCC_OscConfig+0x376>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2b05      	cmp	r3, #5
 8003c1e:	d10c      	bne.n	8003c3a <HAL_RCC_OscConfig+0x35e>
 8003c20:	4b61      	ldr	r3, [pc, #388]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c24:	4a60      	ldr	r2, [pc, #384]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c26:	f043 0304 	orr.w	r3, r3, #4
 8003c2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c2c:	4b5e      	ldr	r3, [pc, #376]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c30:	4a5d      	ldr	r2, [pc, #372]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c32:	f043 0301 	orr.w	r3, r3, #1
 8003c36:	6713      	str	r3, [r2, #112]	; 0x70
 8003c38:	e00b      	b.n	8003c52 <HAL_RCC_OscConfig+0x376>
 8003c3a:	4b5b      	ldr	r3, [pc, #364]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c3e:	4a5a      	ldr	r2, [pc, #360]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c40:	f023 0301 	bic.w	r3, r3, #1
 8003c44:	6713      	str	r3, [r2, #112]	; 0x70
 8003c46:	4b58      	ldr	r3, [pc, #352]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c4a:	4a57      	ldr	r2, [pc, #348]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c4c:	f023 0304 	bic.w	r3, r3, #4
 8003c50:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d015      	beq.n	8003c86 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5a:	f7fe ffd1 	bl	8002c00 <HAL_GetTick>
 8003c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c60:	e00a      	b.n	8003c78 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c62:	f7fe ffcd 	bl	8002c00 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e0ce      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c78:	4b4b      	ldr	r3, [pc, #300]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0ee      	beq.n	8003c62 <HAL_RCC_OscConfig+0x386>
 8003c84:	e014      	b.n	8003cb0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c86:	f7fe ffbb 	bl	8002c00 <HAL_GetTick>
 8003c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c8c:	e00a      	b.n	8003ca4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c8e:	f7fe ffb7 	bl	8002c00 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e0b8      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ca4:	4b40      	ldr	r3, [pc, #256]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1ee      	bne.n	8003c8e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cb0:	7dfb      	ldrb	r3, [r7, #23]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d105      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cb6:	4b3c      	ldr	r3, [pc, #240]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cba:	4a3b      	ldr	r2, [pc, #236]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003cbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cc0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 80a4 	beq.w	8003e14 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ccc:	4b36      	ldr	r3, [pc, #216]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f003 030c 	and.w	r3, r3, #12
 8003cd4:	2b08      	cmp	r3, #8
 8003cd6:	d06b      	beq.n	8003db0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d149      	bne.n	8003d74 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ce0:	4b31      	ldr	r3, [pc, #196]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a30      	ldr	r2, [pc, #192]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003ce6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cec:	f7fe ff88 	bl	8002c00 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf4:	f7fe ff84 	bl	8002c00 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e087      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d06:	4b28      	ldr	r3, [pc, #160]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1f0      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69da      	ldr	r2, [r3, #28]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d20:	019b      	lsls	r3, r3, #6
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	085b      	lsrs	r3, r3, #1
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	041b      	lsls	r3, r3, #16
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d34:	061b      	lsls	r3, r3, #24
 8003d36:	4313      	orrs	r3, r2
 8003d38:	4a1b      	ldr	r2, [pc, #108]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d3a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d3e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d40:	4b19      	ldr	r3, [pc, #100]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a18      	ldr	r2, [pc, #96]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d4c:	f7fe ff58 	bl	8002c00 <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d52:	e008      	b.n	8003d66 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d54:	f7fe ff54 	bl	8002c00 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e057      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d66:	4b10      	ldr	r3, [pc, #64]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0f0      	beq.n	8003d54 <HAL_RCC_OscConfig+0x478>
 8003d72:	e04f      	b.n	8003e14 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d74:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a0b      	ldr	r2, [pc, #44]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d80:	f7fe ff3e 	bl	8002c00 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d88:	f7fe ff3a 	bl	8002c00 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e03d      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d9a:	4b03      	ldr	r3, [pc, #12]	; (8003da8 <HAL_RCC_OscConfig+0x4cc>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1f0      	bne.n	8003d88 <HAL_RCC_OscConfig+0x4ac>
 8003da6:	e035      	b.n	8003e14 <HAL_RCC_OscConfig+0x538>
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003db0:	4b1b      	ldr	r3, [pc, #108]	; (8003e20 <HAL_RCC_OscConfig+0x544>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d028      	beq.n	8003e10 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d121      	bne.n	8003e10 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d11a      	bne.n	8003e10 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003de0:	4013      	ands	r3, r2
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003de6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d111      	bne.n	8003e10 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df6:	085b      	lsrs	r3, r3, #1
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d107      	bne.n	8003e10 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e000      	b.n	8003e16 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800

08003e24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e0d0      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e3c:	4b6a      	ldr	r3, [pc, #424]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 030f 	and.w	r3, r3, #15
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d910      	bls.n	8003e6c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4a:	4b67      	ldr	r3, [pc, #412]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f023 020f 	bic.w	r2, r3, #15
 8003e52:	4965      	ldr	r1, [pc, #404]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e5a:	4b63      	ldr	r3, [pc, #396]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	683a      	ldr	r2, [r7, #0]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d001      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0b8      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d020      	beq.n	8003eba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d005      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e84:	4b59      	ldr	r3, [pc, #356]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	4a58      	ldr	r2, [pc, #352]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003e8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d005      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e9c:	4b53      	ldr	r3, [pc, #332]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	4a52      	ldr	r2, [pc, #328]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003ea2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ea6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea8:	4b50      	ldr	r3, [pc, #320]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	494d      	ldr	r1, [pc, #308]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d040      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d107      	bne.n	8003ede <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ece:	4b47      	ldr	r3, [pc, #284]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d115      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e07f      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d107      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ee6:	4b41      	ldr	r3, [pc, #260]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d109      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e073      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef6:	4b3d      	ldr	r3, [pc, #244]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e06b      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f06:	4b39      	ldr	r3, [pc, #228]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f023 0203 	bic.w	r2, r3, #3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	4936      	ldr	r1, [pc, #216]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f18:	f7fe fe72 	bl	8002c00 <HAL_GetTick>
 8003f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1e:	e00a      	b.n	8003f36 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f20:	f7fe fe6e 	bl	8002c00 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e053      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f36:	4b2d      	ldr	r3, [pc, #180]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 020c 	and.w	r2, r3, #12
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d1eb      	bne.n	8003f20 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f48:	4b27      	ldr	r3, [pc, #156]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 030f 	and.w	r3, r3, #15
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d210      	bcs.n	8003f78 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f56:	4b24      	ldr	r3, [pc, #144]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 020f 	bic.w	r2, r3, #15
 8003f5e:	4922      	ldr	r1, [pc, #136]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f66:	4b20      	ldr	r3, [pc, #128]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d001      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e032      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0304 	and.w	r3, r3, #4
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d008      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f84:	4b19      	ldr	r3, [pc, #100]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	4916      	ldr	r1, [pc, #88]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0308 	and.w	r3, r3, #8
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d009      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fa2:	4b12      	ldr	r3, [pc, #72]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	490e      	ldr	r1, [pc, #56]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fb6:	f000 f821 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	4b0b      	ldr	r3, [pc, #44]	; (8003fec <HAL_RCC_ClockConfig+0x1c8>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	091b      	lsrs	r3, r3, #4
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	490a      	ldr	r1, [pc, #40]	; (8003ff0 <HAL_RCC_ClockConfig+0x1cc>)
 8003fc8:	5ccb      	ldrb	r3, [r1, r3]
 8003fca:	fa22 f303 	lsr.w	r3, r2, r3
 8003fce:	4a09      	ldr	r2, [pc, #36]	; (8003ff4 <HAL_RCC_ClockConfig+0x1d0>)
 8003fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003fd2:	4b09      	ldr	r3, [pc, #36]	; (8003ff8 <HAL_RCC_ClockConfig+0x1d4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fe fdce 	bl	8002b78 <HAL_InitTick>

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	40023c00 	.word	0x40023c00
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	0800c844 	.word	0x0800c844
 8003ff4:	20000004 	.word	0x20000004
 8003ff8:	20000008 	.word	0x20000008

08003ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ffc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004000:	b090      	sub	sp, #64	; 0x40
 8004002:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004004:	2300      	movs	r3, #0
 8004006:	637b      	str	r3, [r7, #52]	; 0x34
 8004008:	2300      	movs	r3, #0
 800400a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800400c:	2300      	movs	r3, #0
 800400e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004014:	4b59      	ldr	r3, [pc, #356]	; (800417c <HAL_RCC_GetSysClockFreq+0x180>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f003 030c 	and.w	r3, r3, #12
 800401c:	2b08      	cmp	r3, #8
 800401e:	d00d      	beq.n	800403c <HAL_RCC_GetSysClockFreq+0x40>
 8004020:	2b08      	cmp	r3, #8
 8004022:	f200 80a1 	bhi.w	8004168 <HAL_RCC_GetSysClockFreq+0x16c>
 8004026:	2b00      	cmp	r3, #0
 8004028:	d002      	beq.n	8004030 <HAL_RCC_GetSysClockFreq+0x34>
 800402a:	2b04      	cmp	r3, #4
 800402c:	d003      	beq.n	8004036 <HAL_RCC_GetSysClockFreq+0x3a>
 800402e:	e09b      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004030:	4b53      	ldr	r3, [pc, #332]	; (8004180 <HAL_RCC_GetSysClockFreq+0x184>)
 8004032:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004034:	e09b      	b.n	800416e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004036:	4b53      	ldr	r3, [pc, #332]	; (8004184 <HAL_RCC_GetSysClockFreq+0x188>)
 8004038:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800403a:	e098      	b.n	800416e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800403c:	4b4f      	ldr	r3, [pc, #316]	; (800417c <HAL_RCC_GetSysClockFreq+0x180>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004044:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004046:	4b4d      	ldr	r3, [pc, #308]	; (800417c <HAL_RCC_GetSysClockFreq+0x180>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d028      	beq.n	80040a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004052:	4b4a      	ldr	r3, [pc, #296]	; (800417c <HAL_RCC_GetSysClockFreq+0x180>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	099b      	lsrs	r3, r3, #6
 8004058:	2200      	movs	r2, #0
 800405a:	623b      	str	r3, [r7, #32]
 800405c:	627a      	str	r2, [r7, #36]	; 0x24
 800405e:	6a3b      	ldr	r3, [r7, #32]
 8004060:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004064:	2100      	movs	r1, #0
 8004066:	4b47      	ldr	r3, [pc, #284]	; (8004184 <HAL_RCC_GetSysClockFreq+0x188>)
 8004068:	fb03 f201 	mul.w	r2, r3, r1
 800406c:	2300      	movs	r3, #0
 800406e:	fb00 f303 	mul.w	r3, r0, r3
 8004072:	4413      	add	r3, r2
 8004074:	4a43      	ldr	r2, [pc, #268]	; (8004184 <HAL_RCC_GetSysClockFreq+0x188>)
 8004076:	fba0 1202 	umull	r1, r2, r0, r2
 800407a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800407c:	460a      	mov	r2, r1
 800407e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004080:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004082:	4413      	add	r3, r2
 8004084:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004088:	2200      	movs	r2, #0
 800408a:	61bb      	str	r3, [r7, #24]
 800408c:	61fa      	str	r2, [r7, #28]
 800408e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004092:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004096:	f7fc fe17 	bl	8000cc8 <__aeabi_uldivmod>
 800409a:	4602      	mov	r2, r0
 800409c:	460b      	mov	r3, r1
 800409e:	4613      	mov	r3, r2
 80040a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040a2:	e053      	b.n	800414c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a4:	4b35      	ldr	r3, [pc, #212]	; (800417c <HAL_RCC_GetSysClockFreq+0x180>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	099b      	lsrs	r3, r3, #6
 80040aa:	2200      	movs	r2, #0
 80040ac:	613b      	str	r3, [r7, #16]
 80040ae:	617a      	str	r2, [r7, #20]
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80040b6:	f04f 0b00 	mov.w	fp, #0
 80040ba:	4652      	mov	r2, sl
 80040bc:	465b      	mov	r3, fp
 80040be:	f04f 0000 	mov.w	r0, #0
 80040c2:	f04f 0100 	mov.w	r1, #0
 80040c6:	0159      	lsls	r1, r3, #5
 80040c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040cc:	0150      	lsls	r0, r2, #5
 80040ce:	4602      	mov	r2, r0
 80040d0:	460b      	mov	r3, r1
 80040d2:	ebb2 080a 	subs.w	r8, r2, sl
 80040d6:	eb63 090b 	sbc.w	r9, r3, fp
 80040da:	f04f 0200 	mov.w	r2, #0
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80040e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80040ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80040ee:	ebb2 0408 	subs.w	r4, r2, r8
 80040f2:	eb63 0509 	sbc.w	r5, r3, r9
 80040f6:	f04f 0200 	mov.w	r2, #0
 80040fa:	f04f 0300 	mov.w	r3, #0
 80040fe:	00eb      	lsls	r3, r5, #3
 8004100:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004104:	00e2      	lsls	r2, r4, #3
 8004106:	4614      	mov	r4, r2
 8004108:	461d      	mov	r5, r3
 800410a:	eb14 030a 	adds.w	r3, r4, sl
 800410e:	603b      	str	r3, [r7, #0]
 8004110:	eb45 030b 	adc.w	r3, r5, fp
 8004114:	607b      	str	r3, [r7, #4]
 8004116:	f04f 0200 	mov.w	r2, #0
 800411a:	f04f 0300 	mov.w	r3, #0
 800411e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004122:	4629      	mov	r1, r5
 8004124:	028b      	lsls	r3, r1, #10
 8004126:	4621      	mov	r1, r4
 8004128:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800412c:	4621      	mov	r1, r4
 800412e:	028a      	lsls	r2, r1, #10
 8004130:	4610      	mov	r0, r2
 8004132:	4619      	mov	r1, r3
 8004134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004136:	2200      	movs	r2, #0
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	60fa      	str	r2, [r7, #12]
 800413c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004140:	f7fc fdc2 	bl	8000cc8 <__aeabi_uldivmod>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	4613      	mov	r3, r2
 800414a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800414c:	4b0b      	ldr	r3, [pc, #44]	; (800417c <HAL_RCC_GetSysClockFreq+0x180>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	0c1b      	lsrs	r3, r3, #16
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	3301      	adds	r3, #1
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800415c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800415e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004160:	fbb2 f3f3 	udiv	r3, r2, r3
 8004164:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004166:	e002      	b.n	800416e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004168:	4b05      	ldr	r3, [pc, #20]	; (8004180 <HAL_RCC_GetSysClockFreq+0x184>)
 800416a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800416c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800416e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004170:	4618      	mov	r0, r3
 8004172:	3740      	adds	r7, #64	; 0x40
 8004174:	46bd      	mov	sp, r7
 8004176:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800417a:	bf00      	nop
 800417c:	40023800 	.word	0x40023800
 8004180:	00f42400 	.word	0x00f42400
 8004184:	017d7840 	.word	0x017d7840

08004188 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800418c:	4b03      	ldr	r3, [pc, #12]	; (800419c <HAL_RCC_GetHCLKFreq+0x14>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000004 	.word	0x20000004

080041a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a4:	f7ff fff0 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041a8:	4602      	mov	r2, r0
 80041aa:	4b05      	ldr	r3, [pc, #20]	; (80041c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	0a9b      	lsrs	r3, r3, #10
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	4903      	ldr	r1, [pc, #12]	; (80041c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b6:	5ccb      	ldrb	r3, [r1, r3]
 80041b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041bc:	4618      	mov	r0, r3
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40023800 	.word	0x40023800
 80041c4:	0800c854 	.word	0x0800c854

080041c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041cc:	f7ff ffdc 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	0b5b      	lsrs	r3, r3, #13
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	4903      	ldr	r1, [pc, #12]	; (80041ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80041de:	5ccb      	ldrb	r3, [r1, r3]
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40023800 	.word	0x40023800
 80041ec:	0800c854 	.word	0x0800c854

080041f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b088      	sub	sp, #32
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004200:	2300      	movs	r3, #0
 8004202:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004204:	2300      	movs	r3, #0
 8004206:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004208:	2300      	movs	r3, #0
 800420a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b00      	cmp	r3, #0
 8004216:	d012      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004218:	4b69      	ldr	r3, [pc, #420]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	4a68      	ldr	r2, [pc, #416]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004222:	6093      	str	r3, [r2, #8]
 8004224:	4b66      	ldr	r3, [pc, #408]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422c:	4964      	ldr	r1, [pc, #400]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800422e:	4313      	orrs	r3, r2
 8004230:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800423a:	2301      	movs	r3, #1
 800423c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d017      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800424a:	4b5d      	ldr	r3, [pc, #372]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800424c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004250:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004258:	4959      	ldr	r1, [pc, #356]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800425a:	4313      	orrs	r3, r2
 800425c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004264:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004268:	d101      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800426a:	2301      	movs	r3, #1
 800426c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004276:	2301      	movs	r3, #1
 8004278:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d017      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004286:	4b4e      	ldr	r3, [pc, #312]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004288:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800428c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	494a      	ldr	r1, [pc, #296]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042a4:	d101      	bne.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80042a6:	2301      	movs	r3, #1
 80042a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80042b2:	2301      	movs	r3, #1
 80042b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80042c2:	2301      	movs	r3, #1
 80042c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 808b 	beq.w	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042d4:	4b3a      	ldr	r3, [pc, #232]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	4a39      	ldr	r2, [pc, #228]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042de:	6413      	str	r3, [r2, #64]	; 0x40
 80042e0:	4b37      	ldr	r3, [pc, #220]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042ec:	4b35      	ldr	r3, [pc, #212]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a34      	ldr	r2, [pc, #208]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042f8:	f7fe fc82 	bl	8002c00 <HAL_GetTick>
 80042fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042fe:	e008      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004300:	f7fe fc7e 	bl	8002c00 <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	2b64      	cmp	r3, #100	; 0x64
 800430c:	d901      	bls.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e357      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004312:	4b2c      	ldr	r3, [pc, #176]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431a:	2b00      	cmp	r3, #0
 800431c:	d0f0      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800431e:	4b28      	ldr	r3, [pc, #160]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004326:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d035      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	429a      	cmp	r2, r3
 800433a:	d02e      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800433c:	4b20      	ldr	r3, [pc, #128]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004344:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004346:	4b1e      	ldr	r3, [pc, #120]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434a:	4a1d      	ldr	r2, [pc, #116]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800434c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004350:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004352:	4b1b      	ldr	r3, [pc, #108]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004356:	4a1a      	ldr	r2, [pc, #104]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004358:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800435c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800435e:	4a18      	ldr	r2, [pc, #96]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004364:	4b16      	ldr	r3, [pc, #88]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b01      	cmp	r3, #1
 800436e:	d114      	bne.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004370:	f7fe fc46 	bl	8002c00 <HAL_GetTick>
 8004374:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004376:	e00a      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004378:	f7fe fc42 	bl	8002c00 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f241 3288 	movw	r2, #5000	; 0x1388
 8004386:	4293      	cmp	r3, r2
 8004388:	d901      	bls.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e319      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800438e:	4b0c      	ldr	r3, [pc, #48]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0ee      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043a6:	d111      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80043a8:	4b05      	ldr	r3, [pc, #20]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043b4:	4b04      	ldr	r3, [pc, #16]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043b6:	400b      	ands	r3, r1
 80043b8:	4901      	ldr	r1, [pc, #4]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	608b      	str	r3, [r1, #8]
 80043be:	e00b      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80043c0:	40023800 	.word	0x40023800
 80043c4:	40007000 	.word	0x40007000
 80043c8:	0ffffcff 	.word	0x0ffffcff
 80043cc:	4baa      	ldr	r3, [pc, #680]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	4aa9      	ldr	r2, [pc, #676]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043d2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043d6:	6093      	str	r3, [r2, #8]
 80043d8:	4ba7      	ldr	r3, [pc, #668]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e4:	49a4      	ldr	r1, [pc, #656]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0310 	and.w	r3, r3, #16
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d010      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043f6:	4ba0      	ldr	r3, [pc, #640]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043fc:	4a9e      	ldr	r2, [pc, #632]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004402:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004406:	4b9c      	ldr	r3, [pc, #624]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004408:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004410:	4999      	ldr	r1, [pc, #612]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004412:	4313      	orrs	r3, r2
 8004414:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00a      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004424:	4b94      	ldr	r3, [pc, #592]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800442a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004432:	4991      	ldr	r1, [pc, #580]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004434:	4313      	orrs	r3, r2
 8004436:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00a      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004446:	4b8c      	ldr	r3, [pc, #560]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800444c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004454:	4988      	ldr	r1, [pc, #544]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004456:	4313      	orrs	r3, r2
 8004458:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00a      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004468:	4b83      	ldr	r3, [pc, #524]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800446a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800446e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004476:	4980      	ldr	r1, [pc, #512]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004478:	4313      	orrs	r3, r2
 800447a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00a      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800448a:	4b7b      	ldr	r3, [pc, #492]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004490:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004498:	4977      	ldr	r1, [pc, #476]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00a      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044ac:	4b72      	ldr	r3, [pc, #456]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b2:	f023 0203 	bic.w	r2, r3, #3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ba:	496f      	ldr	r1, [pc, #444]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00a      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044ce:	4b6a      	ldr	r3, [pc, #424]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d4:	f023 020c 	bic.w	r2, r3, #12
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044dc:	4966      	ldr	r1, [pc, #408]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00a      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044f0:	4b61      	ldr	r3, [pc, #388]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fe:	495e      	ldr	r1, [pc, #376]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004500:	4313      	orrs	r3, r2
 8004502:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00a      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004512:	4b59      	ldr	r3, [pc, #356]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004518:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004520:	4955      	ldr	r1, [pc, #340]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004522:	4313      	orrs	r3, r2
 8004524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004534:	4b50      	ldr	r3, [pc, #320]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800453a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004542:	494d      	ldr	r1, [pc, #308]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004556:	4b48      	ldr	r3, [pc, #288]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004564:	4944      	ldr	r1, [pc, #272]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004578:	4b3f      	ldr	r3, [pc, #252]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800457a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800457e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004586:	493c      	ldr	r1, [pc, #240]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800459a:	4b37      	ldr	r3, [pc, #220]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800459c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045a8:	4933      	ldr	r1, [pc, #204]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80045bc:	4b2e      	ldr	r3, [pc, #184]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045ca:	492b      	ldr	r1, [pc, #172]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d011      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80045de:	4b26      	ldr	r3, [pc, #152]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045ec:	4922      	ldr	r1, [pc, #136]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045fc:	d101      	bne.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80045fe:	2301      	movs	r3, #1
 8004600:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0308 	and.w	r3, r3, #8
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800460e:	2301      	movs	r3, #1
 8004610:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800461e:	4b16      	ldr	r3, [pc, #88]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004620:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004624:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800462c:	4912      	ldr	r1, [pc, #72]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00b      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004640:	4b0d      	ldr	r3, [pc, #52]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004646:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004650:	4909      	ldr	r1, [pc, #36]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004652:	4313      	orrs	r3, r2
 8004654:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d006      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 80d9 	beq.w	800481e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800466c:	4b02      	ldr	r3, [pc, #8]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a01      	ldr	r2, [pc, #4]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004672:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004676:	e001      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004678:	40023800 	.word	0x40023800
 800467c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800467e:	f7fe fabf 	bl	8002c00 <HAL_GetTick>
 8004682:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004684:	e008      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004686:	f7fe fabb 	bl	8002c00 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b64      	cmp	r3, #100	; 0x64
 8004692:	d901      	bls.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e194      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004698:	4b6c      	ldr	r3, [pc, #432]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1f0      	bne.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d021      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d11d      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80046b8:	4b64      	ldr	r3, [pc, #400]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046be:	0c1b      	lsrs	r3, r3, #16
 80046c0:	f003 0303 	and.w	r3, r3, #3
 80046c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80046c6:	4b61      	ldr	r3, [pc, #388]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046cc:	0e1b      	lsrs	r3, r3, #24
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	019a      	lsls	r2, r3, #6
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	041b      	lsls	r3, r3, #16
 80046de:	431a      	orrs	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	061b      	lsls	r3, r3, #24
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	071b      	lsls	r3, r3, #28
 80046ec:	4957      	ldr	r1, [pc, #348]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d004      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004704:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004708:	d00a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004712:	2b00      	cmp	r3, #0
 8004714:	d02e      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800471e:	d129      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004720:	4b4a      	ldr	r3, [pc, #296]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004722:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004726:	0c1b      	lsrs	r3, r3, #16
 8004728:	f003 0303 	and.w	r3, r3, #3
 800472c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800472e:	4b47      	ldr	r3, [pc, #284]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004730:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004734:	0f1b      	lsrs	r3, r3, #28
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	019a      	lsls	r2, r3, #6
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	041b      	lsls	r3, r3, #16
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	061b      	lsls	r3, r3, #24
 800474e:	431a      	orrs	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	071b      	lsls	r3, r3, #28
 8004754:	493d      	ldr	r1, [pc, #244]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004756:	4313      	orrs	r3, r2
 8004758:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800475c:	4b3b      	ldr	r3, [pc, #236]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800475e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004762:	f023 021f 	bic.w	r2, r3, #31
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476a:	3b01      	subs	r3, #1
 800476c:	4937      	ldr	r1, [pc, #220]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800476e:	4313      	orrs	r3, r2
 8004770:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d01d      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004780:	4b32      	ldr	r3, [pc, #200]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004782:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004786:	0e1b      	lsrs	r3, r3, #24
 8004788:	f003 030f 	and.w	r3, r3, #15
 800478c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800478e:	4b2f      	ldr	r3, [pc, #188]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004794:	0f1b      	lsrs	r3, r3, #28
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	019a      	lsls	r2, r3, #6
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	041b      	lsls	r3, r3, #16
 80047a8:	431a      	orrs	r2, r3
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	061b      	lsls	r3, r3, #24
 80047ae:	431a      	orrs	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	071b      	lsls	r3, r3, #28
 80047b4:	4925      	ldr	r1, [pc, #148]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d011      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	019a      	lsls	r2, r3, #6
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	041b      	lsls	r3, r3, #16
 80047d4:	431a      	orrs	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	061b      	lsls	r3, r3, #24
 80047dc:	431a      	orrs	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	071b      	lsls	r3, r3, #28
 80047e4:	4919      	ldr	r1, [pc, #100]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80047ec:	4b17      	ldr	r3, [pc, #92]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a16      	ldr	r2, [pc, #88]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047f8:	f7fe fa02 	bl	8002c00 <HAL_GetTick>
 80047fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80047fe:	e008      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004800:	f7fe f9fe 	bl	8002c00 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b64      	cmp	r3, #100	; 0x64
 800480c:	d901      	bls.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e0d7      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004812:	4b0e      	ldr	r3, [pc, #56]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0f0      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	2b01      	cmp	r3, #1
 8004822:	f040 80cd 	bne.w	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004826:	4b09      	ldr	r3, [pc, #36]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a08      	ldr	r2, [pc, #32]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800482c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004830:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004832:	f7fe f9e5 	bl	8002c00 <HAL_GetTick>
 8004836:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004838:	e00a      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800483a:	f7fe f9e1 	bl	8002c00 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b64      	cmp	r3, #100	; 0x64
 8004846:	d903      	bls.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e0ba      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800484c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004850:	4b5e      	ldr	r3, [pc, #376]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004858:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800485c:	d0ed      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486e:	2b00      	cmp	r3, #0
 8004870:	d009      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800487a:	2b00      	cmp	r3, #0
 800487c:	d02e      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	2b00      	cmp	r3, #0
 8004884:	d12a      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004886:	4b51      	ldr	r3, [pc, #324]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488c:	0c1b      	lsrs	r3, r3, #16
 800488e:	f003 0303 	and.w	r3, r3, #3
 8004892:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004894:	4b4d      	ldr	r3, [pc, #308]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489a:	0f1b      	lsrs	r3, r3, #28
 800489c:	f003 0307 	and.w	r3, r3, #7
 80048a0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	019a      	lsls	r2, r3, #6
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	041b      	lsls	r3, r3, #16
 80048ac:	431a      	orrs	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	061b      	lsls	r3, r3, #24
 80048b4:	431a      	orrs	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	071b      	lsls	r3, r3, #28
 80048ba:	4944      	ldr	r1, [pc, #272]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80048bc:	4313      	orrs	r3, r2
 80048be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80048c2:	4b42      	ldr	r3, [pc, #264]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80048c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048c8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d0:	3b01      	subs	r3, #1
 80048d2:	021b      	lsls	r3, r3, #8
 80048d4:	493d      	ldr	r1, [pc, #244]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d022      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048f0:	d11d      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80048f2:	4b36      	ldr	r3, [pc, #216]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f8:	0e1b      	lsrs	r3, r3, #24
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004900:	4b32      	ldr	r3, [pc, #200]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004906:	0f1b      	lsrs	r3, r3, #28
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	019a      	lsls	r2, r3, #6
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	041b      	lsls	r3, r3, #16
 800491a:	431a      	orrs	r2, r3
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	061b      	lsls	r3, r3, #24
 8004920:	431a      	orrs	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	071b      	lsls	r3, r3, #28
 8004926:	4929      	ldr	r1, [pc, #164]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004928:	4313      	orrs	r3, r2
 800492a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0308 	and.w	r3, r3, #8
 8004936:	2b00      	cmp	r3, #0
 8004938:	d028      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800493a:	4b24      	ldr	r3, [pc, #144]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800493c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004940:	0e1b      	lsrs	r3, r3, #24
 8004942:	f003 030f 	and.w	r3, r3, #15
 8004946:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004948:	4b20      	ldr	r3, [pc, #128]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800494a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494e:	0c1b      	lsrs	r3, r3, #16
 8004950:	f003 0303 	and.w	r3, r3, #3
 8004954:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	019a      	lsls	r2, r3, #6
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	041b      	lsls	r3, r3, #16
 8004960:	431a      	orrs	r2, r3
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	061b      	lsls	r3, r3, #24
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	071b      	lsls	r3, r3, #28
 800496e:	4917      	ldr	r1, [pc, #92]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004970:	4313      	orrs	r3, r2
 8004972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004976:	4b15      	ldr	r3, [pc, #84]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004978:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800497c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004984:	4911      	ldr	r1, [pc, #68]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800498c:	4b0f      	ldr	r3, [pc, #60]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a0e      	ldr	r2, [pc, #56]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004992:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004996:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004998:	f7fe f932 	bl	8002c00 <HAL_GetTick>
 800499c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800499e:	e008      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80049a0:	f7fe f92e 	bl	8002c00 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b64      	cmp	r3, #100	; 0x64
 80049ac:	d901      	bls.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e007      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049b2:	4b06      	ldr	r3, [pc, #24]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049be:	d1ef      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3720      	adds	r7, #32
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	40023800 	.word	0x40023800

080049d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e049      	b.n	8004a76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d106      	bne.n	80049fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7fd fe2e 	bl	8002658 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4610      	mov	r0, r2
 8004a10:	f000 fd58 	bl	80054c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
	...

08004a80 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d001      	beq.n	8004a98 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e04c      	b.n	8004b32 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a26      	ldr	r2, [pc, #152]	; (8004b40 <HAL_TIM_Base_Start+0xc0>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d022      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab2:	d01d      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a22      	ldr	r2, [pc, #136]	; (8004b44 <HAL_TIM_Base_Start+0xc4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d018      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a21      	ldr	r2, [pc, #132]	; (8004b48 <HAL_TIM_Base_Start+0xc8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d013      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a1f      	ldr	r2, [pc, #124]	; (8004b4c <HAL_TIM_Base_Start+0xcc>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00e      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a1e      	ldr	r2, [pc, #120]	; (8004b50 <HAL_TIM_Base_Start+0xd0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d009      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a1c      	ldr	r2, [pc, #112]	; (8004b54 <HAL_TIM_Base_Start+0xd4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a1b      	ldr	r2, [pc, #108]	; (8004b58 <HAL_TIM_Base_Start+0xd8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d115      	bne.n	8004b1c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689a      	ldr	r2, [r3, #8]
 8004af6:	4b19      	ldr	r3, [pc, #100]	; (8004b5c <HAL_TIM_Base_Start+0xdc>)
 8004af8:	4013      	ands	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2b06      	cmp	r3, #6
 8004b00:	d015      	beq.n	8004b2e <HAL_TIM_Base_Start+0xae>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b08:	d011      	beq.n	8004b2e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f042 0201 	orr.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1a:	e008      	b.n	8004b2e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0201 	orr.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	e000      	b.n	8004b30 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40010000 	.word	0x40010000
 8004b44:	40000400 	.word	0x40000400
 8004b48:	40000800 	.word	0x40000800
 8004b4c:	40000c00 	.word	0x40000c00
 8004b50:	40010400 	.word	0x40010400
 8004b54:	40014000 	.word	0x40014000
 8004b58:	40001800 	.word	0x40001800
 8004b5c:	00010007 	.word	0x00010007

08004b60 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	6a1a      	ldr	r2, [r3, #32]
 8004b6e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10f      	bne.n	8004b98 <HAL_TIM_Base_Stop+0x38>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6a1a      	ldr	r2, [r3, #32]
 8004b7e:	f240 4344 	movw	r3, #1092	; 0x444
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d107      	bne.n	8004b98 <HAL_TIM_Base_Stop+0x38>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b082      	sub	sp, #8
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e049      	b.n	8004c54 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d106      	bne.n	8004bda <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 f841 	bl	8004c5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2202      	movs	r2, #2
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	3304      	adds	r3, #4
 8004bea:	4619      	mov	r1, r3
 8004bec:	4610      	mov	r0, r2
 8004bee:	f000 fc69 	bl	80054c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2201      	movs	r2, #1
 8004c26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d109      	bne.n	8004c94 <HAL_TIM_PWM_Start+0x24>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	bf14      	ite	ne
 8004c8c:	2301      	movne	r3, #1
 8004c8e:	2300      	moveq	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	e03c      	b.n	8004d0e <HAL_TIM_PWM_Start+0x9e>
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2b04      	cmp	r3, #4
 8004c98:	d109      	bne.n	8004cae <HAL_TIM_PWM_Start+0x3e>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	bf14      	ite	ne
 8004ca6:	2301      	movne	r3, #1
 8004ca8:	2300      	moveq	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	e02f      	b.n	8004d0e <HAL_TIM_PWM_Start+0x9e>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d109      	bne.n	8004cc8 <HAL_TIM_PWM_Start+0x58>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	bf14      	ite	ne
 8004cc0:	2301      	movne	r3, #1
 8004cc2:	2300      	moveq	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	e022      	b.n	8004d0e <HAL_TIM_PWM_Start+0x9e>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b0c      	cmp	r3, #12
 8004ccc:	d109      	bne.n	8004ce2 <HAL_TIM_PWM_Start+0x72>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	bf14      	ite	ne
 8004cda:	2301      	movne	r3, #1
 8004cdc:	2300      	moveq	r3, #0
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	e015      	b.n	8004d0e <HAL_TIM_PWM_Start+0x9e>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b10      	cmp	r3, #16
 8004ce6:	d109      	bne.n	8004cfc <HAL_TIM_PWM_Start+0x8c>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	bf14      	ite	ne
 8004cf4:	2301      	movne	r3, #1
 8004cf6:	2300      	moveq	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	e008      	b.n	8004d0e <HAL_TIM_PWM_Start+0x9e>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	bf14      	ite	ne
 8004d08:	2301      	movne	r3, #1
 8004d0a:	2300      	moveq	r3, #0
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e092      	b.n	8004e3c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d104      	bne.n	8004d26 <HAL_TIM_PWM_Start+0xb6>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d24:	e023      	b.n	8004d6e <HAL_TIM_PWM_Start+0xfe>
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d104      	bne.n	8004d36 <HAL_TIM_PWM_Start+0xc6>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2202      	movs	r2, #2
 8004d30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d34:	e01b      	b.n	8004d6e <HAL_TIM_PWM_Start+0xfe>
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d104      	bne.n	8004d46 <HAL_TIM_PWM_Start+0xd6>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2202      	movs	r2, #2
 8004d40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d44:	e013      	b.n	8004d6e <HAL_TIM_PWM_Start+0xfe>
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b0c      	cmp	r3, #12
 8004d4a:	d104      	bne.n	8004d56 <HAL_TIM_PWM_Start+0xe6>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d54:	e00b      	b.n	8004d6e <HAL_TIM_PWM_Start+0xfe>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	2b10      	cmp	r3, #16
 8004d5a:	d104      	bne.n	8004d66 <HAL_TIM_PWM_Start+0xf6>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d64:	e003      	b.n	8004d6e <HAL_TIM_PWM_Start+0xfe>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2202      	movs	r2, #2
 8004d6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2201      	movs	r2, #1
 8004d74:	6839      	ldr	r1, [r7, #0]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 ff3c 	bl	8005bf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a30      	ldr	r2, [pc, #192]	; (8004e44 <HAL_TIM_PWM_Start+0x1d4>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d004      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x120>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a2f      	ldr	r2, [pc, #188]	; (8004e48 <HAL_TIM_PWM_Start+0x1d8>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d101      	bne.n	8004d94 <HAL_TIM_PWM_Start+0x124>
 8004d90:	2301      	movs	r3, #1
 8004d92:	e000      	b.n	8004d96 <HAL_TIM_PWM_Start+0x126>
 8004d94:	2300      	movs	r3, #0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004da8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a25      	ldr	r2, [pc, #148]	; (8004e44 <HAL_TIM_PWM_Start+0x1d4>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d022      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x18a>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dbc:	d01d      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x18a>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a22      	ldr	r2, [pc, #136]	; (8004e4c <HAL_TIM_PWM_Start+0x1dc>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d018      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x18a>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a20      	ldr	r2, [pc, #128]	; (8004e50 <HAL_TIM_PWM_Start+0x1e0>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d013      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x18a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1f      	ldr	r2, [pc, #124]	; (8004e54 <HAL_TIM_PWM_Start+0x1e4>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d00e      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x18a>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a19      	ldr	r2, [pc, #100]	; (8004e48 <HAL_TIM_PWM_Start+0x1d8>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d009      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x18a>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a1b      	ldr	r2, [pc, #108]	; (8004e58 <HAL_TIM_PWM_Start+0x1e8>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d004      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x18a>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a19      	ldr	r2, [pc, #100]	; (8004e5c <HAL_TIM_PWM_Start+0x1ec>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d115      	bne.n	8004e26 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	4b17      	ldr	r3, [pc, #92]	; (8004e60 <HAL_TIM_PWM_Start+0x1f0>)
 8004e02:	4013      	ands	r3, r2
 8004e04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2b06      	cmp	r3, #6
 8004e0a:	d015      	beq.n	8004e38 <HAL_TIM_PWM_Start+0x1c8>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e12:	d011      	beq.n	8004e38 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f042 0201 	orr.w	r2, r2, #1
 8004e22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e24:	e008      	b.n	8004e38 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f042 0201 	orr.w	r2, r2, #1
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	e000      	b.n	8004e3a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e38:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	40010000 	.word	0x40010000
 8004e48:	40010400 	.word	0x40010400
 8004e4c:	40000400 	.word	0x40000400
 8004e50:	40000800 	.word	0x40000800
 8004e54:	40000c00 	.word	0x40000c00
 8004e58:	40014000 	.word	0x40014000
 8004e5c:	40001800 	.word	0x40001800
 8004e60:	00010007 	.word	0x00010007

08004e64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d122      	bne.n	8004ec0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d11b      	bne.n	8004ec0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f06f 0202 	mvn.w	r2, #2
 8004e90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	f003 0303 	and.w	r3, r3, #3
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 faee 	bl	8005488 <HAL_TIM_IC_CaptureCallback>
 8004eac:	e005      	b.n	8004eba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 fae0 	bl	8005474 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 faf1 	bl	800549c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	f003 0304 	and.w	r3, r3, #4
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d122      	bne.n	8004f14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f003 0304 	and.w	r3, r3, #4
 8004ed8:	2b04      	cmp	r3, #4
 8004eda:	d11b      	bne.n	8004f14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f06f 0204 	mvn.w	r2, #4
 8004ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2202      	movs	r2, #2
 8004eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 fac4 	bl	8005488 <HAL_TIM_IC_CaptureCallback>
 8004f00:	e005      	b.n	8004f0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 fab6 	bl	8005474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 fac7 	bl	800549c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	f003 0308 	and.w	r3, r3, #8
 8004f1e:	2b08      	cmp	r3, #8
 8004f20:	d122      	bne.n	8004f68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	f003 0308 	and.w	r3, r3, #8
 8004f2c:	2b08      	cmp	r3, #8
 8004f2e:	d11b      	bne.n	8004f68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f06f 0208 	mvn.w	r2, #8
 8004f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2204      	movs	r2, #4
 8004f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	f003 0303 	and.w	r3, r3, #3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fa9a 	bl	8005488 <HAL_TIM_IC_CaptureCallback>
 8004f54:	e005      	b.n	8004f62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 fa8c 	bl	8005474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 fa9d 	bl	800549c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	f003 0310 	and.w	r3, r3, #16
 8004f72:	2b10      	cmp	r3, #16
 8004f74:	d122      	bne.n	8004fbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	f003 0310 	and.w	r3, r3, #16
 8004f80:	2b10      	cmp	r3, #16
 8004f82:	d11b      	bne.n	8004fbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f06f 0210 	mvn.w	r2, #16
 8004f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2208      	movs	r2, #8
 8004f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	69db      	ldr	r3, [r3, #28]
 8004f9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d003      	beq.n	8004faa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fa70 	bl	8005488 <HAL_TIM_IC_CaptureCallback>
 8004fa8:	e005      	b.n	8004fb6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 fa62 	bl	8005474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 fa73 	bl	800549c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d10e      	bne.n	8004fe8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d107      	bne.n	8004fe8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f06f 0201 	mvn.w	r2, #1
 8004fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 fa3c 	bl	8005460 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ff2:	2b80      	cmp	r3, #128	; 0x80
 8004ff4:	d10e      	bne.n	8005014 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005000:	2b80      	cmp	r3, #128	; 0x80
 8005002:	d107      	bne.n	8005014 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800500c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 ff2c 	bl	8005e6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800501e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005022:	d10e      	bne.n	8005042 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502e:	2b80      	cmp	r3, #128	; 0x80
 8005030:	d107      	bne.n	8005042 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800503a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f000 ff1f 	bl	8005e80 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800504c:	2b40      	cmp	r3, #64	; 0x40
 800504e:	d10e      	bne.n	800506e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800505a:	2b40      	cmp	r3, #64	; 0x40
 800505c:	d107      	bne.n	800506e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005066:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 fa21 	bl	80054b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	f003 0320 	and.w	r3, r3, #32
 8005078:	2b20      	cmp	r3, #32
 800507a:	d10e      	bne.n	800509a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	f003 0320 	and.w	r3, r3, #32
 8005086:	2b20      	cmp	r3, #32
 8005088:	d107      	bne.n	800509a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f06f 0220 	mvn.w	r2, #32
 8005092:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fedf 	bl	8005e58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800509a:	bf00      	nop
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
	...

080050a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050b0:	2300      	movs	r3, #0
 80050b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d101      	bne.n	80050c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050be:	2302      	movs	r3, #2
 80050c0:	e0ff      	b.n	80052c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2b14      	cmp	r3, #20
 80050ce:	f200 80f0 	bhi.w	80052b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80050d2:	a201      	add	r2, pc, #4	; (adr r2, 80050d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d8:	0800512d 	.word	0x0800512d
 80050dc:	080052b3 	.word	0x080052b3
 80050e0:	080052b3 	.word	0x080052b3
 80050e4:	080052b3 	.word	0x080052b3
 80050e8:	0800516d 	.word	0x0800516d
 80050ec:	080052b3 	.word	0x080052b3
 80050f0:	080052b3 	.word	0x080052b3
 80050f4:	080052b3 	.word	0x080052b3
 80050f8:	080051af 	.word	0x080051af
 80050fc:	080052b3 	.word	0x080052b3
 8005100:	080052b3 	.word	0x080052b3
 8005104:	080052b3 	.word	0x080052b3
 8005108:	080051ef 	.word	0x080051ef
 800510c:	080052b3 	.word	0x080052b3
 8005110:	080052b3 	.word	0x080052b3
 8005114:	080052b3 	.word	0x080052b3
 8005118:	08005231 	.word	0x08005231
 800511c:	080052b3 	.word	0x080052b3
 8005120:	080052b3 	.word	0x080052b3
 8005124:	080052b3 	.word	0x080052b3
 8005128:	08005271 	.word	0x08005271
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68b9      	ldr	r1, [r7, #8]
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fa66 	bl	8005604 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	699a      	ldr	r2, [r3, #24]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 0208 	orr.w	r2, r2, #8
 8005146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	699a      	ldr	r2, [r3, #24]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f022 0204 	bic.w	r2, r2, #4
 8005156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6999      	ldr	r1, [r3, #24]
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	691a      	ldr	r2, [r3, #16]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	430a      	orrs	r2, r1
 8005168:	619a      	str	r2, [r3, #24]
      break;
 800516a:	e0a5      	b.n	80052b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68b9      	ldr	r1, [r7, #8]
 8005172:	4618      	mov	r0, r3
 8005174:	f000 fab8 	bl	80056e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699a      	ldr	r2, [r3, #24]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	699a      	ldr	r2, [r3, #24]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6999      	ldr	r1, [r3, #24]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	021a      	lsls	r2, r3, #8
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	430a      	orrs	r2, r1
 80051aa:	619a      	str	r2, [r3, #24]
      break;
 80051ac:	e084      	b.n	80052b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68b9      	ldr	r1, [r7, #8]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 fb0f 	bl	80057d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	69da      	ldr	r2, [r3, #28]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f042 0208 	orr.w	r2, r2, #8
 80051c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69da      	ldr	r2, [r3, #28]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 0204 	bic.w	r2, r2, #4
 80051d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	69d9      	ldr	r1, [r3, #28]
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	430a      	orrs	r2, r1
 80051ea:	61da      	str	r2, [r3, #28]
      break;
 80051ec:	e064      	b.n	80052b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68b9      	ldr	r1, [r7, #8]
 80051f4:	4618      	mov	r0, r3
 80051f6:	f000 fb65 	bl	80058c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69da      	ldr	r2, [r3, #28]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	69da      	ldr	r2, [r3, #28]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	69d9      	ldr	r1, [r3, #28]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	021a      	lsls	r2, r3, #8
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	430a      	orrs	r2, r1
 800522c:	61da      	str	r2, [r3, #28]
      break;
 800522e:	e043      	b.n	80052b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	4618      	mov	r0, r3
 8005238:	f000 fb9c 	bl	8005974 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0208 	orr.w	r2, r2, #8
 800524a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 0204 	bic.w	r2, r2, #4
 800525a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	691a      	ldr	r2, [r3, #16]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800526e:	e023      	b.n	80052b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	4618      	mov	r0, r3
 8005278:	f000 fbce 	bl	8005a18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800528a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800529a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	021a      	lsls	r2, r3, #8
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80052b0:	e002      	b.n	80052b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	75fb      	strb	r3, [r7, #23]
      break;
 80052b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3718      	adds	r7, #24
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop

080052cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052d6:	2300      	movs	r3, #0
 80052d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d101      	bne.n	80052e8 <HAL_TIM_ConfigClockSource+0x1c>
 80052e4:	2302      	movs	r3, #2
 80052e6:	e0b4      	b.n	8005452 <HAL_TIM_ConfigClockSource+0x186>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2202      	movs	r2, #2
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	4b56      	ldr	r3, [pc, #344]	; (800545c <HAL_TIM_ConfigClockSource+0x190>)
 8005304:	4013      	ands	r3, r2
 8005306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800530e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005320:	d03e      	beq.n	80053a0 <HAL_TIM_ConfigClockSource+0xd4>
 8005322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005326:	f200 8087 	bhi.w	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 800532a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800532e:	f000 8086 	beq.w	800543e <HAL_TIM_ConfigClockSource+0x172>
 8005332:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005336:	d87f      	bhi.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 8005338:	2b70      	cmp	r3, #112	; 0x70
 800533a:	d01a      	beq.n	8005372 <HAL_TIM_ConfigClockSource+0xa6>
 800533c:	2b70      	cmp	r3, #112	; 0x70
 800533e:	d87b      	bhi.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 8005340:	2b60      	cmp	r3, #96	; 0x60
 8005342:	d050      	beq.n	80053e6 <HAL_TIM_ConfigClockSource+0x11a>
 8005344:	2b60      	cmp	r3, #96	; 0x60
 8005346:	d877      	bhi.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 8005348:	2b50      	cmp	r3, #80	; 0x50
 800534a:	d03c      	beq.n	80053c6 <HAL_TIM_ConfigClockSource+0xfa>
 800534c:	2b50      	cmp	r3, #80	; 0x50
 800534e:	d873      	bhi.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 8005350:	2b40      	cmp	r3, #64	; 0x40
 8005352:	d058      	beq.n	8005406 <HAL_TIM_ConfigClockSource+0x13a>
 8005354:	2b40      	cmp	r3, #64	; 0x40
 8005356:	d86f      	bhi.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 8005358:	2b30      	cmp	r3, #48	; 0x30
 800535a:	d064      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0x15a>
 800535c:	2b30      	cmp	r3, #48	; 0x30
 800535e:	d86b      	bhi.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 8005360:	2b20      	cmp	r3, #32
 8005362:	d060      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0x15a>
 8005364:	2b20      	cmp	r3, #32
 8005366:	d867      	bhi.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
 8005368:	2b00      	cmp	r3, #0
 800536a:	d05c      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0x15a>
 800536c:	2b10      	cmp	r3, #16
 800536e:	d05a      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0x15a>
 8005370:	e062      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6818      	ldr	r0, [r3, #0]
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	6899      	ldr	r1, [r3, #8]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	685a      	ldr	r2, [r3, #4]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	f000 fc17 	bl	8005bb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005394:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	609a      	str	r2, [r3, #8]
      break;
 800539e:	e04f      	b.n	8005440 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6818      	ldr	r0, [r3, #0]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	6899      	ldr	r1, [r3, #8]
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	685a      	ldr	r2, [r3, #4]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	f000 fc00 	bl	8005bb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689a      	ldr	r2, [r3, #8]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053c2:	609a      	str	r2, [r3, #8]
      break;
 80053c4:	e03c      	b.n	8005440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6818      	ldr	r0, [r3, #0]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	6859      	ldr	r1, [r3, #4]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	461a      	mov	r2, r3
 80053d4:	f000 fb74 	bl	8005ac0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2150      	movs	r1, #80	; 0x50
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 fbcd 	bl	8005b7e <TIM_ITRx_SetConfig>
      break;
 80053e4:	e02c      	b.n	8005440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6818      	ldr	r0, [r3, #0]
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	6859      	ldr	r1, [r3, #4]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	461a      	mov	r2, r3
 80053f4:	f000 fb93 	bl	8005b1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2160      	movs	r1, #96	; 0x60
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 fbbd 	bl	8005b7e <TIM_ITRx_SetConfig>
      break;
 8005404:	e01c      	b.n	8005440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6818      	ldr	r0, [r3, #0]
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	6859      	ldr	r1, [r3, #4]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	461a      	mov	r2, r3
 8005414:	f000 fb54 	bl	8005ac0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2140      	movs	r1, #64	; 0x40
 800541e:	4618      	mov	r0, r3
 8005420:	f000 fbad 	bl	8005b7e <TIM_ITRx_SetConfig>
      break;
 8005424:	e00c      	b.n	8005440 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4619      	mov	r1, r3
 8005430:	4610      	mov	r0, r2
 8005432:	f000 fba4 	bl	8005b7e <TIM_ITRx_SetConfig>
      break;
 8005436:	e003      	b.n	8005440 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	73fb      	strb	r3, [r7, #15]
      break;
 800543c:	e000      	b.n	8005440 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800543e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005450:	7bfb      	ldrb	r3, [r7, #15]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	fffeff88 	.word	0xfffeff88

08005460 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b085      	sub	sp, #20
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a40      	ldr	r2, [pc, #256]	; (80055d8 <TIM_Base_SetConfig+0x114>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d013      	beq.n	8005504 <TIM_Base_SetConfig+0x40>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e2:	d00f      	beq.n	8005504 <TIM_Base_SetConfig+0x40>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a3d      	ldr	r2, [pc, #244]	; (80055dc <TIM_Base_SetConfig+0x118>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00b      	beq.n	8005504 <TIM_Base_SetConfig+0x40>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a3c      	ldr	r2, [pc, #240]	; (80055e0 <TIM_Base_SetConfig+0x11c>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d007      	beq.n	8005504 <TIM_Base_SetConfig+0x40>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a3b      	ldr	r2, [pc, #236]	; (80055e4 <TIM_Base_SetConfig+0x120>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d003      	beq.n	8005504 <TIM_Base_SetConfig+0x40>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a3a      	ldr	r2, [pc, #232]	; (80055e8 <TIM_Base_SetConfig+0x124>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d108      	bne.n	8005516 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800550a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	4313      	orrs	r3, r2
 8005514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a2f      	ldr	r2, [pc, #188]	; (80055d8 <TIM_Base_SetConfig+0x114>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d02b      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005524:	d027      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a2c      	ldr	r2, [pc, #176]	; (80055dc <TIM_Base_SetConfig+0x118>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d023      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a2b      	ldr	r2, [pc, #172]	; (80055e0 <TIM_Base_SetConfig+0x11c>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d01f      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a2a      	ldr	r2, [pc, #168]	; (80055e4 <TIM_Base_SetConfig+0x120>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d01b      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a29      	ldr	r2, [pc, #164]	; (80055e8 <TIM_Base_SetConfig+0x124>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d017      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a28      	ldr	r2, [pc, #160]	; (80055ec <TIM_Base_SetConfig+0x128>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d013      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a27      	ldr	r2, [pc, #156]	; (80055f0 <TIM_Base_SetConfig+0x12c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d00f      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a26      	ldr	r2, [pc, #152]	; (80055f4 <TIM_Base_SetConfig+0x130>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d00b      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a25      	ldr	r2, [pc, #148]	; (80055f8 <TIM_Base_SetConfig+0x134>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d007      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a24      	ldr	r2, [pc, #144]	; (80055fc <TIM_Base_SetConfig+0x138>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d003      	beq.n	8005576 <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a23      	ldr	r2, [pc, #140]	; (8005600 <TIM_Base_SetConfig+0x13c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d108      	bne.n	8005588 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800557c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	4313      	orrs	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a0a      	ldr	r2, [pc, #40]	; (80055d8 <TIM_Base_SetConfig+0x114>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d003      	beq.n	80055bc <TIM_Base_SetConfig+0xf8>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a0c      	ldr	r2, [pc, #48]	; (80055e8 <TIM_Base_SetConfig+0x124>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d103      	bne.n	80055c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	691a      	ldr	r2, [r3, #16]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	615a      	str	r2, [r3, #20]
}
 80055ca:	bf00      	nop
 80055cc:	3714      	adds	r7, #20
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	40010000 	.word	0x40010000
 80055dc:	40000400 	.word	0x40000400
 80055e0:	40000800 	.word	0x40000800
 80055e4:	40000c00 	.word	0x40000c00
 80055e8:	40010400 	.word	0x40010400
 80055ec:	40014000 	.word	0x40014000
 80055f0:	40014400 	.word	0x40014400
 80055f4:	40014800 	.word	0x40014800
 80055f8:	40001800 	.word	0x40001800
 80055fc:	40001c00 	.word	0x40001c00
 8005600:	40002000 	.word	0x40002000

08005604 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005604:	b480      	push	{r7}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	f023 0201 	bic.w	r2, r3, #1
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4b2b      	ldr	r3, [pc, #172]	; (80056dc <TIM_OC1_SetConfig+0xd8>)
 8005630:	4013      	ands	r3, r2
 8005632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f023 0303 	bic.w	r3, r3, #3
 800563a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	4313      	orrs	r3, r2
 8005644:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f023 0302 	bic.w	r3, r3, #2
 800564c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	4313      	orrs	r3, r2
 8005656:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a21      	ldr	r2, [pc, #132]	; (80056e0 <TIM_OC1_SetConfig+0xdc>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d003      	beq.n	8005668 <TIM_OC1_SetConfig+0x64>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a20      	ldr	r2, [pc, #128]	; (80056e4 <TIM_OC1_SetConfig+0xe0>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d10c      	bne.n	8005682 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f023 0308 	bic.w	r3, r3, #8
 800566e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	4313      	orrs	r3, r2
 8005678:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f023 0304 	bic.w	r3, r3, #4
 8005680:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a16      	ldr	r2, [pc, #88]	; (80056e0 <TIM_OC1_SetConfig+0xdc>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d003      	beq.n	8005692 <TIM_OC1_SetConfig+0x8e>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a15      	ldr	r2, [pc, #84]	; (80056e4 <TIM_OC1_SetConfig+0xe0>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d111      	bne.n	80056b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80056a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	699b      	ldr	r3, [r3, #24]
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	621a      	str	r2, [r3, #32]
}
 80056d0:	bf00      	nop
 80056d2:	371c      	adds	r7, #28
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr
 80056dc:	fffeff8f 	.word	0xfffeff8f
 80056e0:	40010000 	.word	0x40010000
 80056e4:	40010400 	.word	0x40010400

080056e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	f023 0210 	bic.w	r2, r3, #16
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	4b2e      	ldr	r3, [pc, #184]	; (80057cc <TIM_OC2_SetConfig+0xe4>)
 8005714:	4013      	ands	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800571e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	021b      	lsls	r3, r3, #8
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	4313      	orrs	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f023 0320 	bic.w	r3, r3, #32
 8005732:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a23      	ldr	r2, [pc, #140]	; (80057d0 <TIM_OC2_SetConfig+0xe8>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d003      	beq.n	8005750 <TIM_OC2_SetConfig+0x68>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a22      	ldr	r2, [pc, #136]	; (80057d4 <TIM_OC2_SetConfig+0xec>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d10d      	bne.n	800576c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005756:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	011b      	lsls	r3, r3, #4
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	4313      	orrs	r3, r2
 8005762:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800576a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a18      	ldr	r2, [pc, #96]	; (80057d0 <TIM_OC2_SetConfig+0xe8>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d003      	beq.n	800577c <TIM_OC2_SetConfig+0x94>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a17      	ldr	r2, [pc, #92]	; (80057d4 <TIM_OC2_SetConfig+0xec>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d113      	bne.n	80057a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005782:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800578a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	695b      	ldr	r3, [r3, #20]
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	4313      	orrs	r3, r2
 8005796:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	621a      	str	r2, [r3, #32]
}
 80057be:	bf00      	nop
 80057c0:	371c      	adds	r7, #28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	feff8fff 	.word	0xfeff8fff
 80057d0:	40010000 	.word	0x40010000
 80057d4:	40010400 	.word	0x40010400

080057d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4b2d      	ldr	r3, [pc, #180]	; (80058b8 <TIM_OC3_SetConfig+0xe0>)
 8005804:	4013      	ands	r3, r2
 8005806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f023 0303 	bic.w	r3, r3, #3
 800580e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	021b      	lsls	r3, r3, #8
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	4313      	orrs	r3, r2
 800582c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a22      	ldr	r2, [pc, #136]	; (80058bc <TIM_OC3_SetConfig+0xe4>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d003      	beq.n	800583e <TIM_OC3_SetConfig+0x66>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a21      	ldr	r2, [pc, #132]	; (80058c0 <TIM_OC3_SetConfig+0xe8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d10d      	bne.n	800585a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005844:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	021b      	lsls	r3, r3, #8
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	4313      	orrs	r3, r2
 8005850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a17      	ldr	r2, [pc, #92]	; (80058bc <TIM_OC3_SetConfig+0xe4>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d003      	beq.n	800586a <TIM_OC3_SetConfig+0x92>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a16      	ldr	r2, [pc, #88]	; (80058c0 <TIM_OC3_SetConfig+0xe8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d113      	bne.n	8005892 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005870:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005878:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	011b      	lsls	r3, r3, #4
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	4313      	orrs	r3, r2
 8005884:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	011b      	lsls	r3, r3, #4
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	4313      	orrs	r3, r2
 8005890:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	621a      	str	r2, [r3, #32]
}
 80058ac:	bf00      	nop
 80058ae:	371c      	adds	r7, #28
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr
 80058b8:	fffeff8f 	.word	0xfffeff8f
 80058bc:	40010000 	.word	0x40010000
 80058c0:	40010400 	.word	0x40010400

080058c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b087      	sub	sp, #28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	69db      	ldr	r3, [r3, #28]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	4b1e      	ldr	r3, [pc, #120]	; (8005968 <TIM_OC4_SetConfig+0xa4>)
 80058f0:	4013      	ands	r3, r2
 80058f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	021b      	lsls	r3, r3, #8
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	4313      	orrs	r3, r2
 8005906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800590e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	031b      	lsls	r3, r3, #12
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a13      	ldr	r2, [pc, #76]	; (800596c <TIM_OC4_SetConfig+0xa8>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d003      	beq.n	800592c <TIM_OC4_SetConfig+0x68>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a12      	ldr	r2, [pc, #72]	; (8005970 <TIM_OC4_SetConfig+0xac>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d109      	bne.n	8005940 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005932:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	019b      	lsls	r3, r3, #6
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	621a      	str	r2, [r3, #32]
}
 800595a:	bf00      	nop
 800595c:	371c      	adds	r7, #28
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	feff8fff 	.word	0xfeff8fff
 800596c:	40010000 	.word	0x40010000
 8005970:	40010400 	.word	0x40010400

08005974 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005974:	b480      	push	{r7}
 8005976:	b087      	sub	sp, #28
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800599a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	4b1b      	ldr	r3, [pc, #108]	; (8005a0c <TIM_OC5_SetConfig+0x98>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80059b4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	041b      	lsls	r3, r3, #16
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	4313      	orrs	r3, r2
 80059c0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a12      	ldr	r2, [pc, #72]	; (8005a10 <TIM_OC5_SetConfig+0x9c>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d003      	beq.n	80059d2 <TIM_OC5_SetConfig+0x5e>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a11      	ldr	r2, [pc, #68]	; (8005a14 <TIM_OC5_SetConfig+0xa0>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d109      	bne.n	80059e6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	021b      	lsls	r3, r3, #8
 80059e0:	697a      	ldr	r2, [r7, #20]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	621a      	str	r2, [r3, #32]
}
 8005a00:	bf00      	nop
 8005a02:	371c      	adds	r7, #28
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	fffeff8f 	.word	0xfffeff8f
 8005a10:	40010000 	.word	0x40010000
 8005a14:	40010400 	.word	0x40010400

08005a18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	4b1c      	ldr	r3, [pc, #112]	; (8005ab4 <TIM_OC6_SetConfig+0x9c>)
 8005a44:	4013      	ands	r3, r2
 8005a46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	021b      	lsls	r3, r3, #8
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	051b      	lsls	r3, r3, #20
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a13      	ldr	r2, [pc, #76]	; (8005ab8 <TIM_OC6_SetConfig+0xa0>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d003      	beq.n	8005a78 <TIM_OC6_SetConfig+0x60>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a12      	ldr	r2, [pc, #72]	; (8005abc <TIM_OC6_SetConfig+0xa4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d109      	bne.n	8005a8c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	029b      	lsls	r3, r3, #10
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	621a      	str	r2, [r3, #32]
}
 8005aa6:	bf00      	nop
 8005aa8:	371c      	adds	r7, #28
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	feff8fff 	.word	0xfeff8fff
 8005ab8:	40010000 	.word	0x40010000
 8005abc:	40010400 	.word	0x40010400

08005ac0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b087      	sub	sp, #28
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6a1b      	ldr	r3, [r3, #32]
 8005ad0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	f023 0201 	bic.w	r2, r3, #1
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005aea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f023 030a 	bic.w	r3, r3, #10
 8005afc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005afe:	697a      	ldr	r2, [r7, #20]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	621a      	str	r2, [r3, #32]
}
 8005b12:	bf00      	nop
 8005b14:	371c      	adds	r7, #28
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr

08005b1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b1e:	b480      	push	{r7}
 8005b20:	b087      	sub	sp, #28
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	60f8      	str	r0, [r7, #12]
 8005b26:	60b9      	str	r1, [r7, #8]
 8005b28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	f023 0210 	bic.w	r2, r3, #16
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	031b      	lsls	r3, r3, #12
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	011b      	lsls	r3, r3, #4
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	621a      	str	r2, [r3, #32]
}
 8005b72:	bf00      	nop
 8005b74:	371c      	adds	r7, #28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr

08005b7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b085      	sub	sp, #20
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
 8005b86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b96:	683a      	ldr	r2, [r7, #0]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	f043 0307 	orr.w	r3, r3, #7
 8005ba0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	609a      	str	r2, [r3, #8]
}
 8005ba8:	bf00      	nop
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
 8005bc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	021a      	lsls	r2, r3, #8
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	697a      	ldr	r2, [r7, #20]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	609a      	str	r2, [r3, #8]
}
 8005be8:	bf00      	nop
 8005bea:	371c      	adds	r7, #28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	f003 031f 	and.w	r3, r3, #31
 8005c06:	2201      	movs	r2, #1
 8005c08:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6a1a      	ldr	r2, [r3, #32]
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	43db      	mvns	r3, r3
 8005c16:	401a      	ands	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6a1a      	ldr	r2, [r3, #32]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	f003 031f 	and.w	r3, r3, #31
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	fa01 f303 	lsl.w	r3, r1, r3
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	621a      	str	r2, [r3, #32]
}
 8005c32:	bf00      	nop
 8005c34:	371c      	adds	r7, #28
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
	...

08005c40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b085      	sub	sp, #20
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d101      	bne.n	8005c58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c54:	2302      	movs	r3, #2
 8005c56:	e06d      	b.n	8005d34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a30      	ldr	r2, [pc, #192]	; (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d004      	beq.n	8005c8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a2f      	ldr	r2, [pc, #188]	; (8005d44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d108      	bne.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ca4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a20      	ldr	r2, [pc, #128]	; (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d022      	beq.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cca:	d01d      	beq.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1d      	ldr	r2, [pc, #116]	; (8005d48 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d018      	beq.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a1c      	ldr	r2, [pc, #112]	; (8005d4c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d013      	beq.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a1a      	ldr	r2, [pc, #104]	; (8005d50 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d00e      	beq.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a15      	ldr	r2, [pc, #84]	; (8005d44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d009      	beq.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a16      	ldr	r2, [pc, #88]	; (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d004      	beq.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a15      	ldr	r2, [pc, #84]	; (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d10c      	bne.n	8005d22 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68ba      	ldr	r2, [r7, #8]
 8005d20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr
 8005d40:	40010000 	.word	0x40010000
 8005d44:	40010400 	.word	0x40010400
 8005d48:	40000400 	.word	0x40000400
 8005d4c:	40000800 	.word	0x40000800
 8005d50:	40000c00 	.word	0x40000c00
 8005d54:	40014000 	.word	0x40014000
 8005d58:	40001800 	.word	0x40001800

08005d5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d101      	bne.n	8005d78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d74:	2302      	movs	r3, #2
 8005d76:	e065      	b.n	8005e44 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	695b      	ldr	r3, [r3, #20]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	041b      	lsls	r3, r3, #16
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a16      	ldr	r2, [pc, #88]	; (8005e50 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d004      	beq.n	8005e06 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a14      	ldr	r2, [pc, #80]	; (8005e54 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d115      	bne.n	8005e32 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e10:	051b      	lsls	r3, r3, #20
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3714      	adds	r7, #20
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr
 8005e50:	40010000 	.word	0x40010000
 8005e54:	40010400 	.word	0x40010400

08005e58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e040      	b.n	8005f28 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d106      	bne.n	8005ebc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f7fc fd50 	bl	800295c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2224      	movs	r2, #36	; 0x24
 8005ec0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f022 0201 	bic.w	r2, r2, #1
 8005ed0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fcaa 	bl	800682c <UART_SetConfig>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d101      	bne.n	8005ee2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e022      	b.n	8005f28 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d002      	beq.n	8005ef0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 ff02 	bl	8006cf4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685a      	ldr	r2, [r3, #4]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005efe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 0201 	orr.w	r2, r2, #1
 8005f1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 ff89 	bl	8006e38 <UART_CheckIdleState>
 8005f26:	4603      	mov	r3, r0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3708      	adds	r7, #8
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b08a      	sub	sp, #40	; 0x28
 8005f34:	af02      	add	r7, sp, #8
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	603b      	str	r3, [r7, #0]
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f44:	2b20      	cmp	r3, #32
 8005f46:	d171      	bne.n	800602c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d002      	beq.n	8005f54 <HAL_UART_Transmit+0x24>
 8005f4e:	88fb      	ldrh	r3, [r7, #6]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e06a      	b.n	800602e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2221      	movs	r2, #33	; 0x21
 8005f64:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f66:	f7fc fe4b 	bl	8002c00 <HAL_GetTick>
 8005f6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	88fa      	ldrh	r2, [r7, #6]
 8005f70:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	88fa      	ldrh	r2, [r7, #6]
 8005f78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f84:	d108      	bne.n	8005f98 <HAL_UART_Transmit+0x68>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d104      	bne.n	8005f98 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	61bb      	str	r3, [r7, #24]
 8005f96:	e003      	b.n	8005fa0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005fa0:	e02c      	b.n	8005ffc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	2180      	movs	r1, #128	; 0x80
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 ff7a 	bl	8006ea6 <UART_WaitOnFlagUntilTimeout>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d001      	beq.n	8005fbc <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e038      	b.n	800602e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10b      	bne.n	8005fda <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	881b      	ldrh	r3, [r3, #0]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fd0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	3302      	adds	r3, #2
 8005fd6:	61bb      	str	r3, [r7, #24]
 8005fd8:	e007      	b.n	8005fea <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	781a      	ldrb	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006002:	b29b      	uxth	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1cc      	bne.n	8005fa2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	2200      	movs	r2, #0
 8006010:	2140      	movs	r1, #64	; 0x40
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f000 ff47 	bl	8006ea6 <UART_WaitOnFlagUntilTimeout>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d001      	beq.n	8006022 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e005      	b.n	800602e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006028:	2300      	movs	r3, #0
 800602a:	e000      	b.n	800602e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800602c:	2302      	movs	r3, #2
  }
}
 800602e:	4618      	mov	r0, r3
 8006030:	3720      	adds	r7, #32
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b08a      	sub	sp, #40	; 0x28
 800603a:	af02      	add	r7, sp, #8
 800603c:	60f8      	str	r0, [r7, #12]
 800603e:	60b9      	str	r1, [r7, #8]
 8006040:	603b      	str	r3, [r7, #0]
 8006042:	4613      	mov	r3, r2
 8006044:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800604c:	2b20      	cmp	r3, #32
 800604e:	f040 80b1 	bne.w	80061b4 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <HAL_UART_Receive+0x28>
 8006058:	88fb      	ldrh	r3, [r7, #6]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e0a9      	b.n	80061b6 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2222      	movs	r2, #34	; 0x22
 800606e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006078:	f7fc fdc2 	bl	8002c00 <HAL_GetTick>
 800607c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	88fa      	ldrh	r2, [r7, #6]
 8006082:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	88fa      	ldrh	r2, [r7, #6]
 800608a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006096:	d10e      	bne.n	80060b6 <HAL_UART_Receive+0x80>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d105      	bne.n	80060ac <HAL_UART_Receive+0x76>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80060a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060aa:	e02d      	b.n	8006108 <HAL_UART_Receive+0xd2>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	22ff      	movs	r2, #255	; 0xff
 80060b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060b4:	e028      	b.n	8006108 <HAL_UART_Receive+0xd2>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10d      	bne.n	80060da <HAL_UART_Receive+0xa4>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d104      	bne.n	80060d0 <HAL_UART_Receive+0x9a>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	22ff      	movs	r2, #255	; 0xff
 80060ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060ce:	e01b      	b.n	8006108 <HAL_UART_Receive+0xd2>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	227f      	movs	r2, #127	; 0x7f
 80060d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060d8:	e016      	b.n	8006108 <HAL_UART_Receive+0xd2>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060e2:	d10d      	bne.n	8006100 <HAL_UART_Receive+0xca>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d104      	bne.n	80060f6 <HAL_UART_Receive+0xc0>
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	227f      	movs	r2, #127	; 0x7f
 80060f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060f4:	e008      	b.n	8006108 <HAL_UART_Receive+0xd2>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	223f      	movs	r2, #63	; 0x3f
 80060fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060fe:	e003      	b.n	8006108 <HAL_UART_Receive+0xd2>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800610e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006118:	d108      	bne.n	800612c <HAL_UART_Receive+0xf6>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d104      	bne.n	800612c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006122:	2300      	movs	r3, #0
 8006124:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	61bb      	str	r3, [r7, #24]
 800612a:	e003      	b.n	8006134 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006130:	2300      	movs	r3, #0
 8006132:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006134:	e032      	b.n	800619c <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	2200      	movs	r2, #0
 800613e:	2120      	movs	r1, #32
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f000 feb0 	bl	8006ea6 <UART_WaitOnFlagUntilTimeout>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d001      	beq.n	8006150 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e032      	b.n	80061b6 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10c      	bne.n	8006170 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615c:	b29a      	uxth	r2, r3
 800615e:	8a7b      	ldrh	r3, [r7, #18]
 8006160:	4013      	ands	r3, r2
 8006162:	b29a      	uxth	r2, r3
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	3302      	adds	r3, #2
 800616c:	61bb      	str	r3, [r7, #24]
 800616e:	e00c      	b.n	800618a <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	b2da      	uxtb	r2, r3
 8006178:	8a7b      	ldrh	r3, [r7, #18]
 800617a:	b2db      	uxtb	r3, r3
 800617c:	4013      	ands	r3, r2
 800617e:	b2da      	uxtb	r2, r3
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	3301      	adds	r3, #1
 8006188:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006190:	b29b      	uxth	r3, r3
 8006192:	3b01      	subs	r3, #1
 8006194:	b29a      	uxth	r2, r3
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1c6      	bne.n	8006136 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2220      	movs	r2, #32
 80061ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80061b0:	2300      	movs	r3, #0
 80061b2:	e000      	b.n	80061b6 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 80061b4:	2302      	movs	r3, #2
  }
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3720      	adds	r7, #32
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b08a      	sub	sp, #40	; 0x28
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	60f8      	str	r0, [r7, #12]
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	4613      	mov	r3, r2
 80061ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061d2:	2b20      	cmp	r3, #32
 80061d4:	d132      	bne.n	800623c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d002      	beq.n	80061e2 <HAL_UART_Receive_IT+0x24>
 80061dc:	88fb      	ldrh	r3, [r7, #6]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d101      	bne.n	80061e6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e02b      	b.n	800623e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d018      	beq.n	800622c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	e853 3f00 	ldrex	r3, [r3]
 8006206:	613b      	str	r3, [r7, #16]
   return(result);
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800620e:	627b      	str	r3, [r7, #36]	; 0x24
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	623b      	str	r3, [r7, #32]
 800621a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621c:	69f9      	ldr	r1, [r7, #28]
 800621e:	6a3a      	ldr	r2, [r7, #32]
 8006220:	e841 2300 	strex	r3, r2, [r1]
 8006224:	61bb      	str	r3, [r7, #24]
   return(result);
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1e6      	bne.n	80061fa <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800622c:	88fb      	ldrh	r3, [r7, #6]
 800622e:	461a      	mov	r2, r3
 8006230:	68b9      	ldr	r1, [r7, #8]
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 fefe 	bl	8007034 <UART_Start_Receive_IT>
 8006238:	4603      	mov	r3, r0
 800623a:	e000      	b.n	800623e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800623c:	2302      	movs	r3, #2
  }
}
 800623e:	4618      	mov	r0, r3
 8006240:	3728      	adds	r7, #40	; 0x28
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
	...

08006248 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b0ba      	sub	sp, #232	; 0xe8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800626e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006272:	f640 030f 	movw	r3, #2063	; 0x80f
 8006276:	4013      	ands	r3, r2
 8006278:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800627c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006280:	2b00      	cmp	r3, #0
 8006282:	d115      	bne.n	80062b0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006288:	f003 0320 	and.w	r3, r3, #32
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00f      	beq.n	80062b0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006294:	f003 0320 	and.w	r3, r3, #32
 8006298:	2b00      	cmp	r3, #0
 800629a:	d009      	beq.n	80062b0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 8297 	beq.w	80067d4 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	4798      	blx	r3
      }
      return;
 80062ae:	e291      	b.n	80067d4 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80062b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f000 8117 	beq.w	80064e8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80062ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d106      	bne.n	80062d4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80062c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80062ca:	4b85      	ldr	r3, [pc, #532]	; (80064e0 <HAL_UART_IRQHandler+0x298>)
 80062cc:	4013      	ands	r3, r2
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 810a 	beq.w	80064e8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062d8:	f003 0301 	and.w	r3, r3, #1
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d011      	beq.n	8006304 <HAL_UART_IRQHandler+0xbc>
 80062e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00b      	beq.n	8006304 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2201      	movs	r2, #1
 80062f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062fa:	f043 0201 	orr.w	r2, r3, #1
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d011      	beq.n	8006334 <HAL_UART_IRQHandler+0xec>
 8006310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006314:	f003 0301 	and.w	r3, r3, #1
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00b      	beq.n	8006334 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2202      	movs	r2, #2
 8006322:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800632a:	f043 0204 	orr.w	r2, r3, #4
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006338:	f003 0304 	and.w	r3, r3, #4
 800633c:	2b00      	cmp	r3, #0
 800633e:	d011      	beq.n	8006364 <HAL_UART_IRQHandler+0x11c>
 8006340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	2b00      	cmp	r3, #0
 800634a:	d00b      	beq.n	8006364 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2204      	movs	r2, #4
 8006352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800635a:	f043 0202 	orr.w	r2, r3, #2
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006368:	f003 0308 	and.w	r3, r3, #8
 800636c:	2b00      	cmp	r3, #0
 800636e:	d017      	beq.n	80063a0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006374:	f003 0320 	and.w	r3, r3, #32
 8006378:	2b00      	cmp	r3, #0
 800637a:	d105      	bne.n	8006388 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800637c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006380:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00b      	beq.n	80063a0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2208      	movs	r2, #8
 800638e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006396:	f043 0208 	orr.w	r2, r3, #8
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80063a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d012      	beq.n	80063d2 <HAL_UART_IRQHandler+0x18a>
 80063ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d00c      	beq.n	80063d2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063c8:	f043 0220 	orr.w	r2, r3, #32
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 81fd 	beq.w	80067d8 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80063de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063e2:	f003 0320 	and.w	r3, r3, #32
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00d      	beq.n	8006406 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80063ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063ee:	f003 0320 	and.w	r3, r3, #32
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d007      	beq.n	8006406 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d003      	beq.n	8006406 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800640c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800641a:	2b40      	cmp	r3, #64	; 0x40
 800641c:	d005      	beq.n	800642a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800641e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006422:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006426:	2b00      	cmp	r3, #0
 8006428:	d04f      	beq.n	80064ca <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fec8 	bl	80071c0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800643a:	2b40      	cmp	r3, #64	; 0x40
 800643c:	d141      	bne.n	80064c2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	3308      	adds	r3, #8
 8006444:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006448:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800644c:	e853 3f00 	ldrex	r3, [r3]
 8006450:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006454:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006458:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800645c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	3308      	adds	r3, #8
 8006466:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800646a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800646e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006472:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006476:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800647a:	e841 2300 	strex	r3, r2, [r1]
 800647e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006482:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1d9      	bne.n	800643e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800648e:	2b00      	cmp	r3, #0
 8006490:	d013      	beq.n	80064ba <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006496:	4a13      	ldr	r2, [pc, #76]	; (80064e4 <HAL_UART_IRQHandler+0x29c>)
 8006498:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800649e:	4618      	mov	r0, r3
 80064a0:	f7fc fff3 	bl	800348a <HAL_DMA_Abort_IT>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d017      	beq.n	80064da <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80064b4:	4610      	mov	r0, r2
 80064b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064b8:	e00f      	b.n	80064da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f9a0 	bl	8006800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064c0:	e00b      	b.n	80064da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f99c 	bl	8006800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064c8:	e007      	b.n	80064da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 f998 	bl	8006800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80064d8:	e17e      	b.n	80067d8 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064da:	bf00      	nop
    return;
 80064dc:	e17c      	b.n	80067d8 <HAL_UART_IRQHandler+0x590>
 80064de:	bf00      	nop
 80064e0:	04000120 	.word	0x04000120
 80064e4:	08007289 	.word	0x08007289

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	f040 814c 	bne.w	800678a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80064f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064f6:	f003 0310 	and.w	r3, r3, #16
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 8145 	beq.w	800678a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006504:	f003 0310 	and.w	r3, r3, #16
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 813e 	beq.w	800678a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2210      	movs	r2, #16
 8006514:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006520:	2b40      	cmp	r3, #64	; 0x40
 8006522:	f040 80b6 	bne.w	8006692 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006532:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006536:	2b00      	cmp	r3, #0
 8006538:	f000 8150 	beq.w	80067dc <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006542:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006546:	429a      	cmp	r2, r3
 8006548:	f080 8148 	bcs.w	80067dc <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006552:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800655a:	69db      	ldr	r3, [r3, #28]
 800655c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006560:	f000 8086 	beq.w	8006670 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006570:	e853 3f00 	ldrex	r3, [r3]
 8006574:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006578:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800657c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006580:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	461a      	mov	r2, r3
 800658a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800658e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006592:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006596:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800659a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800659e:	e841 2300 	strex	r3, r2, [r1]
 80065a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80065a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d1da      	bne.n	8006564 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3308      	adds	r3, #8
 80065b4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065b8:	e853 3f00 	ldrex	r3, [r3]
 80065bc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80065be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80065c0:	f023 0301 	bic.w	r3, r3, #1
 80065c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3308      	adds	r3, #8
 80065ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80065d2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80065d6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80065da:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80065de:	e841 2300 	strex	r3, r2, [r1]
 80065e2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80065e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1e1      	bne.n	80065ae <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	3308      	adds	r3, #8
 80065f0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80065fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006600:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3308      	adds	r3, #8
 800660a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800660e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006610:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006612:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006614:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006616:	e841 2300 	strex	r3, r2, [r1]
 800661a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800661c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e3      	bne.n	80065ea <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2220      	movs	r2, #32
 8006626:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006638:	e853 3f00 	ldrex	r3, [r3]
 800663c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800663e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006640:	f023 0310 	bic.w	r3, r3, #16
 8006644:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	461a      	mov	r2, r3
 800664e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006652:	65bb      	str	r3, [r7, #88]	; 0x58
 8006654:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006656:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006658:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800665a:	e841 2300 	strex	r3, r2, [r1]
 800665e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1e4      	bne.n	8006630 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800666a:	4618      	mov	r0, r3
 800666c:	f7fc fe9d 	bl	80033aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2202      	movs	r2, #2
 8006674:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006682:	b29b      	uxth	r3, r3
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	b29b      	uxth	r3, r3
 8006688:	4619      	mov	r1, r3
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 f8c2 	bl	8006814 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006690:	e0a4      	b.n	80067dc <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800669e:	b29b      	uxth	r3, r3
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f000 8096 	beq.w	80067e0 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80066b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 8091 	beq.w	80067e0 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c6:	e853 3f00 	ldrex	r3, [r3]
 80066ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	461a      	mov	r2, r3
 80066dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80066e0:	647b      	str	r3, [r7, #68]	; 0x44
 80066e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80066e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066e8:	e841 2300 	strex	r3, r2, [r1]
 80066ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80066ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1e4      	bne.n	80066be <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	3308      	adds	r3, #8
 80066fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fe:	e853 3f00 	ldrex	r3, [r3]
 8006702:	623b      	str	r3, [r7, #32]
   return(result);
 8006704:	6a3b      	ldr	r3, [r7, #32]
 8006706:	f023 0301 	bic.w	r3, r3, #1
 800670a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3308      	adds	r3, #8
 8006714:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006718:	633a      	str	r2, [r7, #48]	; 0x30
 800671a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800671e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006720:	e841 2300 	strex	r3, r2, [r1]
 8006724:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1e3      	bne.n	80066f4 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	e853 3f00 	ldrex	r3, [r3]
 800674c:	60fb      	str	r3, [r7, #12]
   return(result);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f023 0310 	bic.w	r3, r3, #16
 8006754:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	461a      	mov	r2, r3
 800675e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006762:	61fb      	str	r3, [r7, #28]
 8006764:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006766:	69b9      	ldr	r1, [r7, #24]
 8006768:	69fa      	ldr	r2, [r7, #28]
 800676a:	e841 2300 	strex	r3, r2, [r1]
 800676e:	617b      	str	r3, [r7, #20]
   return(result);
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1e4      	bne.n	8006740 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2202      	movs	r2, #2
 800677a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800677c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006780:	4619      	mov	r1, r3
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f846 	bl	8006814 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006788:	e02a      	b.n	80067e0 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800678a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800678e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00e      	beq.n	80067b4 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800679a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d008      	beq.n	80067b4 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d01c      	beq.n	80067e4 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	4798      	blx	r3
    }
    return;
 80067b2:	e017      	b.n	80067e4 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80067b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d012      	beq.n	80067e6 <HAL_UART_IRQHandler+0x59e>
 80067c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00c      	beq.n	80067e6 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 fd71 	bl	80072b4 <UART_EndTransmit_IT>
    return;
 80067d2:	e008      	b.n	80067e6 <HAL_UART_IRQHandler+0x59e>
      return;
 80067d4:	bf00      	nop
 80067d6:	e006      	b.n	80067e6 <HAL_UART_IRQHandler+0x59e>
    return;
 80067d8:	bf00      	nop
 80067da:	e004      	b.n	80067e6 <HAL_UART_IRQHandler+0x59e>
      return;
 80067dc:	bf00      	nop
 80067de:	e002      	b.n	80067e6 <HAL_UART_IRQHandler+0x59e>
      return;
 80067e0:	bf00      	nop
 80067e2:	e000      	b.n	80067e6 <HAL_UART_IRQHandler+0x59e>
    return;
 80067e4:	bf00      	nop
  }

}
 80067e6:	37e8      	adds	r7, #232	; 0xe8
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006808:	bf00      	nop
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	460b      	mov	r3, r1
 800681e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b088      	sub	sp, #32
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006834:	2300      	movs	r3, #0
 8006836:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689a      	ldr	r2, [r3, #8]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	431a      	orrs	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	431a      	orrs	r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	69db      	ldr	r3, [r3, #28]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	4ba6      	ldr	r3, [pc, #664]	; (8006af0 <UART_SetConfig+0x2c4>)
 8006858:	4013      	ands	r3, r2
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	6812      	ldr	r2, [r2, #0]
 800685e:	6979      	ldr	r1, [r7, #20]
 8006860:	430b      	orrs	r3, r1
 8006862:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	68da      	ldr	r2, [r3, #12]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	430a      	orrs	r2, r1
 8006878:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a1b      	ldr	r3, [r3, #32]
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	4313      	orrs	r3, r2
 8006888:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	430a      	orrs	r2, r1
 800689c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a94      	ldr	r2, [pc, #592]	; (8006af4 <UART_SetConfig+0x2c8>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d120      	bne.n	80068ea <UART_SetConfig+0xbe>
 80068a8:	4b93      	ldr	r3, [pc, #588]	; (8006af8 <UART_SetConfig+0x2cc>)
 80068aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068ae:	f003 0303 	and.w	r3, r3, #3
 80068b2:	2b03      	cmp	r3, #3
 80068b4:	d816      	bhi.n	80068e4 <UART_SetConfig+0xb8>
 80068b6:	a201      	add	r2, pc, #4	; (adr r2, 80068bc <UART_SetConfig+0x90>)
 80068b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068bc:	080068cd 	.word	0x080068cd
 80068c0:	080068d9 	.word	0x080068d9
 80068c4:	080068d3 	.word	0x080068d3
 80068c8:	080068df 	.word	0x080068df
 80068cc:	2301      	movs	r3, #1
 80068ce:	77fb      	strb	r3, [r7, #31]
 80068d0:	e150      	b.n	8006b74 <UART_SetConfig+0x348>
 80068d2:	2302      	movs	r3, #2
 80068d4:	77fb      	strb	r3, [r7, #31]
 80068d6:	e14d      	b.n	8006b74 <UART_SetConfig+0x348>
 80068d8:	2304      	movs	r3, #4
 80068da:	77fb      	strb	r3, [r7, #31]
 80068dc:	e14a      	b.n	8006b74 <UART_SetConfig+0x348>
 80068de:	2308      	movs	r3, #8
 80068e0:	77fb      	strb	r3, [r7, #31]
 80068e2:	e147      	b.n	8006b74 <UART_SetConfig+0x348>
 80068e4:	2310      	movs	r3, #16
 80068e6:	77fb      	strb	r3, [r7, #31]
 80068e8:	e144      	b.n	8006b74 <UART_SetConfig+0x348>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a83      	ldr	r2, [pc, #524]	; (8006afc <UART_SetConfig+0x2d0>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d132      	bne.n	800695a <UART_SetConfig+0x12e>
 80068f4:	4b80      	ldr	r3, [pc, #512]	; (8006af8 <UART_SetConfig+0x2cc>)
 80068f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068fa:	f003 030c 	and.w	r3, r3, #12
 80068fe:	2b0c      	cmp	r3, #12
 8006900:	d828      	bhi.n	8006954 <UART_SetConfig+0x128>
 8006902:	a201      	add	r2, pc, #4	; (adr r2, 8006908 <UART_SetConfig+0xdc>)
 8006904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006908:	0800693d 	.word	0x0800693d
 800690c:	08006955 	.word	0x08006955
 8006910:	08006955 	.word	0x08006955
 8006914:	08006955 	.word	0x08006955
 8006918:	08006949 	.word	0x08006949
 800691c:	08006955 	.word	0x08006955
 8006920:	08006955 	.word	0x08006955
 8006924:	08006955 	.word	0x08006955
 8006928:	08006943 	.word	0x08006943
 800692c:	08006955 	.word	0x08006955
 8006930:	08006955 	.word	0x08006955
 8006934:	08006955 	.word	0x08006955
 8006938:	0800694f 	.word	0x0800694f
 800693c:	2300      	movs	r3, #0
 800693e:	77fb      	strb	r3, [r7, #31]
 8006940:	e118      	b.n	8006b74 <UART_SetConfig+0x348>
 8006942:	2302      	movs	r3, #2
 8006944:	77fb      	strb	r3, [r7, #31]
 8006946:	e115      	b.n	8006b74 <UART_SetConfig+0x348>
 8006948:	2304      	movs	r3, #4
 800694a:	77fb      	strb	r3, [r7, #31]
 800694c:	e112      	b.n	8006b74 <UART_SetConfig+0x348>
 800694e:	2308      	movs	r3, #8
 8006950:	77fb      	strb	r3, [r7, #31]
 8006952:	e10f      	b.n	8006b74 <UART_SetConfig+0x348>
 8006954:	2310      	movs	r3, #16
 8006956:	77fb      	strb	r3, [r7, #31]
 8006958:	e10c      	b.n	8006b74 <UART_SetConfig+0x348>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a68      	ldr	r2, [pc, #416]	; (8006b00 <UART_SetConfig+0x2d4>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d120      	bne.n	80069a6 <UART_SetConfig+0x17a>
 8006964:	4b64      	ldr	r3, [pc, #400]	; (8006af8 <UART_SetConfig+0x2cc>)
 8006966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800696a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800696e:	2b30      	cmp	r3, #48	; 0x30
 8006970:	d013      	beq.n	800699a <UART_SetConfig+0x16e>
 8006972:	2b30      	cmp	r3, #48	; 0x30
 8006974:	d814      	bhi.n	80069a0 <UART_SetConfig+0x174>
 8006976:	2b20      	cmp	r3, #32
 8006978:	d009      	beq.n	800698e <UART_SetConfig+0x162>
 800697a:	2b20      	cmp	r3, #32
 800697c:	d810      	bhi.n	80069a0 <UART_SetConfig+0x174>
 800697e:	2b00      	cmp	r3, #0
 8006980:	d002      	beq.n	8006988 <UART_SetConfig+0x15c>
 8006982:	2b10      	cmp	r3, #16
 8006984:	d006      	beq.n	8006994 <UART_SetConfig+0x168>
 8006986:	e00b      	b.n	80069a0 <UART_SetConfig+0x174>
 8006988:	2300      	movs	r3, #0
 800698a:	77fb      	strb	r3, [r7, #31]
 800698c:	e0f2      	b.n	8006b74 <UART_SetConfig+0x348>
 800698e:	2302      	movs	r3, #2
 8006990:	77fb      	strb	r3, [r7, #31]
 8006992:	e0ef      	b.n	8006b74 <UART_SetConfig+0x348>
 8006994:	2304      	movs	r3, #4
 8006996:	77fb      	strb	r3, [r7, #31]
 8006998:	e0ec      	b.n	8006b74 <UART_SetConfig+0x348>
 800699a:	2308      	movs	r3, #8
 800699c:	77fb      	strb	r3, [r7, #31]
 800699e:	e0e9      	b.n	8006b74 <UART_SetConfig+0x348>
 80069a0:	2310      	movs	r3, #16
 80069a2:	77fb      	strb	r3, [r7, #31]
 80069a4:	e0e6      	b.n	8006b74 <UART_SetConfig+0x348>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a56      	ldr	r2, [pc, #344]	; (8006b04 <UART_SetConfig+0x2d8>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d120      	bne.n	80069f2 <UART_SetConfig+0x1c6>
 80069b0:	4b51      	ldr	r3, [pc, #324]	; (8006af8 <UART_SetConfig+0x2cc>)
 80069b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80069ba:	2bc0      	cmp	r3, #192	; 0xc0
 80069bc:	d013      	beq.n	80069e6 <UART_SetConfig+0x1ba>
 80069be:	2bc0      	cmp	r3, #192	; 0xc0
 80069c0:	d814      	bhi.n	80069ec <UART_SetConfig+0x1c0>
 80069c2:	2b80      	cmp	r3, #128	; 0x80
 80069c4:	d009      	beq.n	80069da <UART_SetConfig+0x1ae>
 80069c6:	2b80      	cmp	r3, #128	; 0x80
 80069c8:	d810      	bhi.n	80069ec <UART_SetConfig+0x1c0>
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d002      	beq.n	80069d4 <UART_SetConfig+0x1a8>
 80069ce:	2b40      	cmp	r3, #64	; 0x40
 80069d0:	d006      	beq.n	80069e0 <UART_SetConfig+0x1b4>
 80069d2:	e00b      	b.n	80069ec <UART_SetConfig+0x1c0>
 80069d4:	2300      	movs	r3, #0
 80069d6:	77fb      	strb	r3, [r7, #31]
 80069d8:	e0cc      	b.n	8006b74 <UART_SetConfig+0x348>
 80069da:	2302      	movs	r3, #2
 80069dc:	77fb      	strb	r3, [r7, #31]
 80069de:	e0c9      	b.n	8006b74 <UART_SetConfig+0x348>
 80069e0:	2304      	movs	r3, #4
 80069e2:	77fb      	strb	r3, [r7, #31]
 80069e4:	e0c6      	b.n	8006b74 <UART_SetConfig+0x348>
 80069e6:	2308      	movs	r3, #8
 80069e8:	77fb      	strb	r3, [r7, #31]
 80069ea:	e0c3      	b.n	8006b74 <UART_SetConfig+0x348>
 80069ec:	2310      	movs	r3, #16
 80069ee:	77fb      	strb	r3, [r7, #31]
 80069f0:	e0c0      	b.n	8006b74 <UART_SetConfig+0x348>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a44      	ldr	r2, [pc, #272]	; (8006b08 <UART_SetConfig+0x2dc>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d125      	bne.n	8006a48 <UART_SetConfig+0x21c>
 80069fc:	4b3e      	ldr	r3, [pc, #248]	; (8006af8 <UART_SetConfig+0x2cc>)
 80069fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a0a:	d017      	beq.n	8006a3c <UART_SetConfig+0x210>
 8006a0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a10:	d817      	bhi.n	8006a42 <UART_SetConfig+0x216>
 8006a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a16:	d00b      	beq.n	8006a30 <UART_SetConfig+0x204>
 8006a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a1c:	d811      	bhi.n	8006a42 <UART_SetConfig+0x216>
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d003      	beq.n	8006a2a <UART_SetConfig+0x1fe>
 8006a22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a26:	d006      	beq.n	8006a36 <UART_SetConfig+0x20a>
 8006a28:	e00b      	b.n	8006a42 <UART_SetConfig+0x216>
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	77fb      	strb	r3, [r7, #31]
 8006a2e:	e0a1      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a30:	2302      	movs	r3, #2
 8006a32:	77fb      	strb	r3, [r7, #31]
 8006a34:	e09e      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a36:	2304      	movs	r3, #4
 8006a38:	77fb      	strb	r3, [r7, #31]
 8006a3a:	e09b      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a3c:	2308      	movs	r3, #8
 8006a3e:	77fb      	strb	r3, [r7, #31]
 8006a40:	e098      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a42:	2310      	movs	r3, #16
 8006a44:	77fb      	strb	r3, [r7, #31]
 8006a46:	e095      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a2f      	ldr	r2, [pc, #188]	; (8006b0c <UART_SetConfig+0x2e0>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d125      	bne.n	8006a9e <UART_SetConfig+0x272>
 8006a52:	4b29      	ldr	r3, [pc, #164]	; (8006af8 <UART_SetConfig+0x2cc>)
 8006a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a60:	d017      	beq.n	8006a92 <UART_SetConfig+0x266>
 8006a62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a66:	d817      	bhi.n	8006a98 <UART_SetConfig+0x26c>
 8006a68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a6c:	d00b      	beq.n	8006a86 <UART_SetConfig+0x25a>
 8006a6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a72:	d811      	bhi.n	8006a98 <UART_SetConfig+0x26c>
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d003      	beq.n	8006a80 <UART_SetConfig+0x254>
 8006a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a7c:	d006      	beq.n	8006a8c <UART_SetConfig+0x260>
 8006a7e:	e00b      	b.n	8006a98 <UART_SetConfig+0x26c>
 8006a80:	2301      	movs	r3, #1
 8006a82:	77fb      	strb	r3, [r7, #31]
 8006a84:	e076      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a86:	2302      	movs	r3, #2
 8006a88:	77fb      	strb	r3, [r7, #31]
 8006a8a:	e073      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a8c:	2304      	movs	r3, #4
 8006a8e:	77fb      	strb	r3, [r7, #31]
 8006a90:	e070      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a92:	2308      	movs	r3, #8
 8006a94:	77fb      	strb	r3, [r7, #31]
 8006a96:	e06d      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a98:	2310      	movs	r3, #16
 8006a9a:	77fb      	strb	r3, [r7, #31]
 8006a9c:	e06a      	b.n	8006b74 <UART_SetConfig+0x348>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a1b      	ldr	r2, [pc, #108]	; (8006b10 <UART_SetConfig+0x2e4>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d138      	bne.n	8006b1a <UART_SetConfig+0x2ee>
 8006aa8:	4b13      	ldr	r3, [pc, #76]	; (8006af8 <UART_SetConfig+0x2cc>)
 8006aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aae:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006ab2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ab6:	d017      	beq.n	8006ae8 <UART_SetConfig+0x2bc>
 8006ab8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006abc:	d82a      	bhi.n	8006b14 <UART_SetConfig+0x2e8>
 8006abe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac2:	d00b      	beq.n	8006adc <UART_SetConfig+0x2b0>
 8006ac4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac8:	d824      	bhi.n	8006b14 <UART_SetConfig+0x2e8>
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d003      	beq.n	8006ad6 <UART_SetConfig+0x2aa>
 8006ace:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ad2:	d006      	beq.n	8006ae2 <UART_SetConfig+0x2b6>
 8006ad4:	e01e      	b.n	8006b14 <UART_SetConfig+0x2e8>
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	77fb      	strb	r3, [r7, #31]
 8006ada:	e04b      	b.n	8006b74 <UART_SetConfig+0x348>
 8006adc:	2302      	movs	r3, #2
 8006ade:	77fb      	strb	r3, [r7, #31]
 8006ae0:	e048      	b.n	8006b74 <UART_SetConfig+0x348>
 8006ae2:	2304      	movs	r3, #4
 8006ae4:	77fb      	strb	r3, [r7, #31]
 8006ae6:	e045      	b.n	8006b74 <UART_SetConfig+0x348>
 8006ae8:	2308      	movs	r3, #8
 8006aea:	77fb      	strb	r3, [r7, #31]
 8006aec:	e042      	b.n	8006b74 <UART_SetConfig+0x348>
 8006aee:	bf00      	nop
 8006af0:	efff69f3 	.word	0xefff69f3
 8006af4:	40011000 	.word	0x40011000
 8006af8:	40023800 	.word	0x40023800
 8006afc:	40004400 	.word	0x40004400
 8006b00:	40004800 	.word	0x40004800
 8006b04:	40004c00 	.word	0x40004c00
 8006b08:	40005000 	.word	0x40005000
 8006b0c:	40011400 	.word	0x40011400
 8006b10:	40007800 	.word	0x40007800
 8006b14:	2310      	movs	r3, #16
 8006b16:	77fb      	strb	r3, [r7, #31]
 8006b18:	e02c      	b.n	8006b74 <UART_SetConfig+0x348>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a72      	ldr	r2, [pc, #456]	; (8006ce8 <UART_SetConfig+0x4bc>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d125      	bne.n	8006b70 <UART_SetConfig+0x344>
 8006b24:	4b71      	ldr	r3, [pc, #452]	; (8006cec <UART_SetConfig+0x4c0>)
 8006b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b2a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006b2e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b32:	d017      	beq.n	8006b64 <UART_SetConfig+0x338>
 8006b34:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b38:	d817      	bhi.n	8006b6a <UART_SetConfig+0x33e>
 8006b3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b3e:	d00b      	beq.n	8006b58 <UART_SetConfig+0x32c>
 8006b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b44:	d811      	bhi.n	8006b6a <UART_SetConfig+0x33e>
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d003      	beq.n	8006b52 <UART_SetConfig+0x326>
 8006b4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b4e:	d006      	beq.n	8006b5e <UART_SetConfig+0x332>
 8006b50:	e00b      	b.n	8006b6a <UART_SetConfig+0x33e>
 8006b52:	2300      	movs	r3, #0
 8006b54:	77fb      	strb	r3, [r7, #31]
 8006b56:	e00d      	b.n	8006b74 <UART_SetConfig+0x348>
 8006b58:	2302      	movs	r3, #2
 8006b5a:	77fb      	strb	r3, [r7, #31]
 8006b5c:	e00a      	b.n	8006b74 <UART_SetConfig+0x348>
 8006b5e:	2304      	movs	r3, #4
 8006b60:	77fb      	strb	r3, [r7, #31]
 8006b62:	e007      	b.n	8006b74 <UART_SetConfig+0x348>
 8006b64:	2308      	movs	r3, #8
 8006b66:	77fb      	strb	r3, [r7, #31]
 8006b68:	e004      	b.n	8006b74 <UART_SetConfig+0x348>
 8006b6a:	2310      	movs	r3, #16
 8006b6c:	77fb      	strb	r3, [r7, #31]
 8006b6e:	e001      	b.n	8006b74 <UART_SetConfig+0x348>
 8006b70:	2310      	movs	r3, #16
 8006b72:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	69db      	ldr	r3, [r3, #28]
 8006b78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b7c:	d15b      	bne.n	8006c36 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006b7e:	7ffb      	ldrb	r3, [r7, #31]
 8006b80:	2b08      	cmp	r3, #8
 8006b82:	d828      	bhi.n	8006bd6 <UART_SetConfig+0x3aa>
 8006b84:	a201      	add	r2, pc, #4	; (adr r2, 8006b8c <UART_SetConfig+0x360>)
 8006b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8a:	bf00      	nop
 8006b8c:	08006bb1 	.word	0x08006bb1
 8006b90:	08006bb9 	.word	0x08006bb9
 8006b94:	08006bc1 	.word	0x08006bc1
 8006b98:	08006bd7 	.word	0x08006bd7
 8006b9c:	08006bc7 	.word	0x08006bc7
 8006ba0:	08006bd7 	.word	0x08006bd7
 8006ba4:	08006bd7 	.word	0x08006bd7
 8006ba8:	08006bd7 	.word	0x08006bd7
 8006bac:	08006bcf 	.word	0x08006bcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bb0:	f7fd faf6 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8006bb4:	61b8      	str	r0, [r7, #24]
        break;
 8006bb6:	e013      	b.n	8006be0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bb8:	f7fd fb06 	bl	80041c8 <HAL_RCC_GetPCLK2Freq>
 8006bbc:	61b8      	str	r0, [r7, #24]
        break;
 8006bbe:	e00f      	b.n	8006be0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bc0:	4b4b      	ldr	r3, [pc, #300]	; (8006cf0 <UART_SetConfig+0x4c4>)
 8006bc2:	61bb      	str	r3, [r7, #24]
        break;
 8006bc4:	e00c      	b.n	8006be0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bc6:	f7fd fa19 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8006bca:	61b8      	str	r0, [r7, #24]
        break;
 8006bcc:	e008      	b.n	8006be0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006bd2:	61bb      	str	r3, [r7, #24]
        break;
 8006bd4:	e004      	b.n	8006be0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	77bb      	strb	r3, [r7, #30]
        break;
 8006bde:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d074      	beq.n	8006cd0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	005a      	lsls	r2, r3, #1
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	085b      	lsrs	r3, r3, #1
 8006bf0:	441a      	add	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bfa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	2b0f      	cmp	r3, #15
 8006c00:	d916      	bls.n	8006c30 <UART_SetConfig+0x404>
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c08:	d212      	bcs.n	8006c30 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	f023 030f 	bic.w	r3, r3, #15
 8006c12:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	085b      	lsrs	r3, r3, #1
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	f003 0307 	and.w	r3, r3, #7
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	89fb      	ldrh	r3, [r7, #14]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	89fa      	ldrh	r2, [r7, #14]
 8006c2c:	60da      	str	r2, [r3, #12]
 8006c2e:	e04f      	b.n	8006cd0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	77bb      	strb	r3, [r7, #30]
 8006c34:	e04c      	b.n	8006cd0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c36:	7ffb      	ldrb	r3, [r7, #31]
 8006c38:	2b08      	cmp	r3, #8
 8006c3a:	d828      	bhi.n	8006c8e <UART_SetConfig+0x462>
 8006c3c:	a201      	add	r2, pc, #4	; (adr r2, 8006c44 <UART_SetConfig+0x418>)
 8006c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c42:	bf00      	nop
 8006c44:	08006c69 	.word	0x08006c69
 8006c48:	08006c71 	.word	0x08006c71
 8006c4c:	08006c79 	.word	0x08006c79
 8006c50:	08006c8f 	.word	0x08006c8f
 8006c54:	08006c7f 	.word	0x08006c7f
 8006c58:	08006c8f 	.word	0x08006c8f
 8006c5c:	08006c8f 	.word	0x08006c8f
 8006c60:	08006c8f 	.word	0x08006c8f
 8006c64:	08006c87 	.word	0x08006c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c68:	f7fd fa9a 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8006c6c:	61b8      	str	r0, [r7, #24]
        break;
 8006c6e:	e013      	b.n	8006c98 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c70:	f7fd faaa 	bl	80041c8 <HAL_RCC_GetPCLK2Freq>
 8006c74:	61b8      	str	r0, [r7, #24]
        break;
 8006c76:	e00f      	b.n	8006c98 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c78:	4b1d      	ldr	r3, [pc, #116]	; (8006cf0 <UART_SetConfig+0x4c4>)
 8006c7a:	61bb      	str	r3, [r7, #24]
        break;
 8006c7c:	e00c      	b.n	8006c98 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c7e:	f7fd f9bd 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8006c82:	61b8      	str	r0, [r7, #24]
        break;
 8006c84:	e008      	b.n	8006c98 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c8a:	61bb      	str	r3, [r7, #24]
        break;
 8006c8c:	e004      	b.n	8006c98 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	77bb      	strb	r3, [r7, #30]
        break;
 8006c96:	bf00      	nop
    }

    if (pclk != 0U)
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d018      	beq.n	8006cd0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	085a      	lsrs	r2, r3, #1
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	441a      	add	r2, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	2b0f      	cmp	r3, #15
 8006cb6:	d909      	bls.n	8006ccc <UART_SetConfig+0x4a0>
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cbe:	d205      	bcs.n	8006ccc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	b29a      	uxth	r2, r3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	60da      	str	r2, [r3, #12]
 8006cca:	e001      	b.n	8006cd0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006cdc:	7fbb      	ldrb	r3, [r7, #30]
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3720      	adds	r7, #32
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	40007c00 	.word	0x40007c00
 8006cec:	40023800 	.word	0x40023800
 8006cf0:	00f42400 	.word	0x00f42400

08006cf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d00:	f003 0301 	and.w	r3, r3, #1
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00a      	beq.n	8006d1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d22:	f003 0302 	and.w	r3, r3, #2
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00a      	beq.n	8006d40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d44:	f003 0304 	and.w	r3, r3, #4
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00a      	beq.n	8006d62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d66:	f003 0308 	and.w	r3, r3, #8
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00a      	beq.n	8006d84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	430a      	orrs	r2, r1
 8006d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d88:	f003 0310 	and.w	r3, r3, #16
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00a      	beq.n	8006da6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006daa:	f003 0320 	and.w	r3, r3, #32
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00a      	beq.n	8006dc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d01a      	beq.n	8006e0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	430a      	orrs	r2, r1
 8006de8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006df2:	d10a      	bne.n	8006e0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	430a      	orrs	r2, r1
 8006e08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00a      	beq.n	8006e2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	430a      	orrs	r2, r1
 8006e2a:	605a      	str	r2, [r3, #4]
  }
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b086      	sub	sp, #24
 8006e3c:	af02      	add	r7, sp, #8
 8006e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e48:	f7fb feda 	bl	8002c00 <HAL_GetTick>
 8006e4c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0308 	and.w	r3, r3, #8
 8006e58:	2b08      	cmp	r3, #8
 8006e5a:	d10e      	bne.n	8006e7a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 f81b 	bl	8006ea6 <UART_WaitOnFlagUntilTimeout>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e011      	b.n	8006e9e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b09c      	sub	sp, #112	; 0x70
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	60f8      	str	r0, [r7, #12]
 8006eae:	60b9      	str	r1, [r7, #8]
 8006eb0:	603b      	str	r3, [r7, #0]
 8006eb2:	4613      	mov	r3, r2
 8006eb4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eb6:	e0a7      	b.n	8007008 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eb8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ebe:	f000 80a3 	beq.w	8007008 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ec2:	f7fb fe9d 	bl	8002c00 <HAL_GetTick>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	1ad3      	subs	r3, r2, r3
 8006ecc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d302      	bcc.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x32>
 8006ed2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d13f      	bne.n	8006f58 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ede:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ee0:	e853 3f00 	ldrex	r3, [r3]
 8006ee4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006ee6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ee8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006eec:	667b      	str	r3, [r7, #100]	; 0x64
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ef6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ef8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006efc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006efe:	e841 2300 	strex	r3, r2, [r1]
 8006f02:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006f04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1e6      	bne.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	3308      	adds	r3, #8
 8006f10:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f14:	e853 3f00 	ldrex	r3, [r3]
 8006f18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1c:	f023 0301 	bic.w	r3, r3, #1
 8006f20:	663b      	str	r3, [r7, #96]	; 0x60
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3308      	adds	r3, #8
 8006f28:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006f2a:	64ba      	str	r2, [r7, #72]	; 0x48
 8006f2c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006f30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f32:	e841 2300 	strex	r3, r2, [r1]
 8006f36:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006f38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1e5      	bne.n	8006f0a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2220      	movs	r2, #32
 8006f42:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2220      	movs	r2, #32
 8006f48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e068      	b.n	800702a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 0304 	and.w	r3, r3, #4
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d050      	beq.n	8007008 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69db      	ldr	r3, [r3, #28]
 8006f6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f74:	d148      	bne.n	8007008 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f7e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f88:	e853 3f00 	ldrex	r3, [r3]
 8006f8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f90:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006f94:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f9e:	637b      	str	r3, [r7, #52]	; 0x34
 8006fa0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006fa4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006fa6:	e841 2300 	strex	r3, r2, [r1]
 8006faa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1e6      	bne.n	8006f80 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	613b      	str	r3, [r7, #16]
   return(result);
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	f023 0301 	bic.w	r3, r3, #1
 8006fc8:	66bb      	str	r3, [r7, #104]	; 0x68
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	3308      	adds	r3, #8
 8006fd0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006fd2:	623a      	str	r2, [r7, #32]
 8006fd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd6:	69f9      	ldr	r1, [r7, #28]
 8006fd8:	6a3a      	ldr	r2, [r7, #32]
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1e5      	bne.n	8006fb2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2220      	movs	r2, #32
 8006ff0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e010      	b.n	800702a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	69da      	ldr	r2, [r3, #28]
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	4013      	ands	r3, r2
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	429a      	cmp	r2, r3
 8007016:	bf0c      	ite	eq
 8007018:	2301      	moveq	r3, #1
 800701a:	2300      	movne	r3, #0
 800701c:	b2db      	uxtb	r3, r3
 800701e:	461a      	mov	r2, r3
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	429a      	cmp	r2, r3
 8007024:	f43f af48 	beq.w	8006eb8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007028:	2300      	movs	r3, #0
}
 800702a:	4618      	mov	r0, r3
 800702c:	3770      	adds	r7, #112	; 0x70
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
	...

08007034 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007034:	b480      	push	{r7}
 8007036:	b097      	sub	sp, #92	; 0x5c
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	4613      	mov	r3, r2
 8007040:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	88fa      	ldrh	r2, [r7, #6]
 800704c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	88fa      	ldrh	r2, [r7, #6]
 8007054:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007066:	d10e      	bne.n	8007086 <UART_Start_Receive_IT+0x52>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d105      	bne.n	800707c <UART_Start_Receive_IT+0x48>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007076:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800707a:	e02d      	b.n	80070d8 <UART_Start_Receive_IT+0xa4>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	22ff      	movs	r2, #255	; 0xff
 8007080:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007084:	e028      	b.n	80070d8 <UART_Start_Receive_IT+0xa4>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10d      	bne.n	80070aa <UART_Start_Receive_IT+0x76>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d104      	bne.n	80070a0 <UART_Start_Receive_IT+0x6c>
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	22ff      	movs	r2, #255	; 0xff
 800709a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800709e:	e01b      	b.n	80070d8 <UART_Start_Receive_IT+0xa4>
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	227f      	movs	r2, #127	; 0x7f
 80070a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80070a8:	e016      	b.n	80070d8 <UART_Start_Receive_IT+0xa4>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070b2:	d10d      	bne.n	80070d0 <UART_Start_Receive_IT+0x9c>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d104      	bne.n	80070c6 <UART_Start_Receive_IT+0x92>
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	227f      	movs	r2, #127	; 0x7f
 80070c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80070c4:	e008      	b.n	80070d8 <UART_Start_Receive_IT+0xa4>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	223f      	movs	r2, #63	; 0x3f
 80070ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80070ce:	e003      	b.n	80070d8 <UART_Start_Receive_IT+0xa4>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2222      	movs	r2, #34	; 0x22
 80070e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	3308      	adds	r3, #8
 80070ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070f2:	e853 3f00 	ldrex	r3, [r3]
 80070f6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fa:	f043 0301 	orr.w	r3, r3, #1
 80070fe:	657b      	str	r3, [r7, #84]	; 0x54
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	3308      	adds	r3, #8
 8007106:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007108:	64ba      	str	r2, [r7, #72]	; 0x48
 800710a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800710e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007110:	e841 2300 	strex	r3, r2, [r1]
 8007114:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007116:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1e5      	bne.n	80070e8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007124:	d107      	bne.n	8007136 <UART_Start_Receive_IT+0x102>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d103      	bne.n	8007136 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	4a21      	ldr	r2, [pc, #132]	; (80071b8 <UART_Start_Receive_IT+0x184>)
 8007132:	669a      	str	r2, [r3, #104]	; 0x68
 8007134:	e002      	b.n	800713c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	4a20      	ldr	r2, [pc, #128]	; (80071bc <UART_Start_Receive_IT+0x188>)
 800713a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d019      	beq.n	8007178 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714c:	e853 3f00 	ldrex	r3, [r3]
 8007150:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007154:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007158:	64fb      	str	r3, [r7, #76]	; 0x4c
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	461a      	mov	r2, r3
 8007160:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007162:	637b      	str	r3, [r7, #52]	; 0x34
 8007164:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007168:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800716a:	e841 2300 	strex	r3, r2, [r1]
 800716e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1e6      	bne.n	8007144 <UART_Start_Receive_IT+0x110>
 8007176:	e018      	b.n	80071aa <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	e853 3f00 	ldrex	r3, [r3]
 8007184:	613b      	str	r3, [r7, #16]
   return(result);
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	f043 0320 	orr.w	r3, r3, #32
 800718c:	653b      	str	r3, [r7, #80]	; 0x50
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	461a      	mov	r2, r3
 8007194:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007196:	623b      	str	r3, [r7, #32]
 8007198:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719a:	69f9      	ldr	r1, [r7, #28]
 800719c:	6a3a      	ldr	r2, [r7, #32]
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1e6      	bne.n	8007178 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	375c      	adds	r7, #92	; 0x5c
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	0800746f 	.word	0x0800746f
 80071bc:	08007309 	.word	0x08007309

080071c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b095      	sub	sp, #84	; 0x54
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071d0:	e853 3f00 	ldrex	r3, [r3]
 80071d4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80071d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80071dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	461a      	mov	r2, r3
 80071e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071e6:	643b      	str	r3, [r7, #64]	; 0x40
 80071e8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80071ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80071ee:	e841 2300 	strex	r3, r2, [r1]
 80071f2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80071f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1e6      	bne.n	80071c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3308      	adds	r3, #8
 8007200:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007202:	6a3b      	ldr	r3, [r7, #32]
 8007204:	e853 3f00 	ldrex	r3, [r3]
 8007208:	61fb      	str	r3, [r7, #28]
   return(result);
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	f023 0301 	bic.w	r3, r3, #1
 8007210:	64bb      	str	r3, [r7, #72]	; 0x48
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3308      	adds	r3, #8
 8007218:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800721a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800721c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007220:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007222:	e841 2300 	strex	r3, r2, [r1]
 8007226:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1e5      	bne.n	80071fa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007232:	2b01      	cmp	r3, #1
 8007234:	d118      	bne.n	8007268 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	e853 3f00 	ldrex	r3, [r3]
 8007242:	60bb      	str	r3, [r7, #8]
   return(result);
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	f023 0310 	bic.w	r3, r3, #16
 800724a:	647b      	str	r3, [r7, #68]	; 0x44
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	461a      	mov	r2, r3
 8007252:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007254:	61bb      	str	r3, [r7, #24]
 8007256:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007258:	6979      	ldr	r1, [r7, #20]
 800725a:	69ba      	ldr	r2, [r7, #24]
 800725c:	e841 2300 	strex	r3, r2, [r1]
 8007260:	613b      	str	r3, [r7, #16]
   return(result);
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1e6      	bne.n	8007236 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2220      	movs	r2, #32
 800726c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800727c:	bf00      	nop
 800727e:	3754      	adds	r7, #84	; 0x54
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007294:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2200      	movs	r2, #0
 800729a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f7ff faaa 	bl	8006800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072ac:	bf00      	nop
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b088      	sub	sp, #32
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	e853 3f00 	ldrex	r3, [r3]
 80072c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072d0:	61fb      	str	r3, [r7, #28]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	461a      	mov	r2, r3
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	61bb      	str	r3, [r7, #24]
 80072dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072de:	6979      	ldr	r1, [r7, #20]
 80072e0:	69ba      	ldr	r2, [r7, #24]
 80072e2:	e841 2300 	strex	r3, r2, [r1]
 80072e6:	613b      	str	r3, [r7, #16]
   return(result);
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1e6      	bne.n	80072bc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2220      	movs	r2, #32
 80072f2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7ff fa76 	bl	80067ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007300:	bf00      	nop
 8007302:	3720      	adds	r7, #32
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b096      	sub	sp, #88	; 0x58
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007316:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007320:	2b22      	cmp	r3, #34	; 0x22
 8007322:	f040 8098 	bne.w	8007456 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007330:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007334:	b2d9      	uxtb	r1, r3
 8007336:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800733a:	b2da      	uxtb	r2, r3
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007340:	400a      	ands	r2, r1
 8007342:	b2d2      	uxtb	r2, r2
 8007344:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800734a:	1c5a      	adds	r2, r3, #1
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007356:	b29b      	uxth	r3, r3
 8007358:	3b01      	subs	r3, #1
 800735a:	b29a      	uxth	r2, r3
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007368:	b29b      	uxth	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d17b      	bne.n	8007466 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007376:	e853 3f00 	ldrex	r3, [r3]
 800737a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800737c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800737e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007382:	653b      	str	r3, [r7, #80]	; 0x50
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	461a      	mov	r2, r3
 800738a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800738c:	647b      	str	r3, [r7, #68]	; 0x44
 800738e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007390:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007392:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007394:	e841 2300 	strex	r3, r2, [r1]
 8007398:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800739a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800739c:	2b00      	cmp	r3, #0
 800739e:	d1e6      	bne.n	800736e <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	3308      	adds	r3, #8
 80073a6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073aa:	e853 3f00 	ldrex	r3, [r3]
 80073ae:	623b      	str	r3, [r7, #32]
   return(result);
 80073b0:	6a3b      	ldr	r3, [r7, #32]
 80073b2:	f023 0301 	bic.w	r3, r3, #1
 80073b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	3308      	adds	r3, #8
 80073be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80073c0:	633a      	str	r2, [r7, #48]	; 0x30
 80073c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073c8:	e841 2300 	strex	r3, r2, [r1]
 80073cc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1e5      	bne.n	80073a0 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2220      	movs	r2, #32
 80073d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d12e      	bne.n	800744e <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	e853 3f00 	ldrex	r3, [r3]
 8007402:	60fb      	str	r3, [r7, #12]
   return(result);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f023 0310 	bic.w	r3, r3, #16
 800740a:	64bb      	str	r3, [r7, #72]	; 0x48
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	461a      	mov	r2, r3
 8007412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007414:	61fb      	str	r3, [r7, #28]
 8007416:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007418:	69b9      	ldr	r1, [r7, #24]
 800741a:	69fa      	ldr	r2, [r7, #28]
 800741c:	e841 2300 	strex	r3, r2, [r1]
 8007420:	617b      	str	r3, [r7, #20]
   return(result);
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1e6      	bne.n	80073f6 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	f003 0310 	and.w	r3, r3, #16
 8007432:	2b10      	cmp	r3, #16
 8007434:	d103      	bne.n	800743e <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2210      	movs	r2, #16
 800743c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007444:	4619      	mov	r1, r3
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f7ff f9e4 	bl	8006814 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800744c:	e00b      	b.n	8007466 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f7fa fbe8 	bl	8001c24 <HAL_UART_RxCpltCallback>
}
 8007454:	e007      	b.n	8007466 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	699a      	ldr	r2, [r3, #24]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f042 0208 	orr.w	r2, r2, #8
 8007464:	619a      	str	r2, [r3, #24]
}
 8007466:	bf00      	nop
 8007468:	3758      	adds	r7, #88	; 0x58
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b096      	sub	sp, #88	; 0x58
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800747c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007486:	2b22      	cmp	r3, #34	; 0x22
 8007488:	f040 8098 	bne.w	80075bc <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007492:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800749a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800749c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80074a0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80074a4:	4013      	ands	r3, r2
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074aa:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074b0:	1c9a      	adds	r2, r3, #2
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80074bc:	b29b      	uxth	r3, r3
 80074be:	3b01      	subs	r3, #1
 80074c0:	b29a      	uxth	r2, r3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d17b      	bne.n	80075cc <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074dc:	e853 3f00 	ldrex	r3, [r3]
 80074e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80074e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	461a      	mov	r2, r3
 80074f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074f2:	643b      	str	r3, [r7, #64]	; 0x40
 80074f4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80074f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80074fa:	e841 2300 	strex	r3, r2, [r1]
 80074fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1e6      	bne.n	80074d4 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	3308      	adds	r3, #8
 800750c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750e:	6a3b      	ldr	r3, [r7, #32]
 8007510:	e853 3f00 	ldrex	r3, [r3]
 8007514:	61fb      	str	r3, [r7, #28]
   return(result);
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	f023 0301 	bic.w	r3, r3, #1
 800751c:	64bb      	str	r3, [r7, #72]	; 0x48
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3308      	adds	r3, #8
 8007524:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007526:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007528:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800752c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800752e:	e841 2300 	strex	r3, r2, [r1]
 8007532:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1e5      	bne.n	8007506 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2220      	movs	r2, #32
 800753e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007552:	2b01      	cmp	r3, #1
 8007554:	d12e      	bne.n	80075b4 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2200      	movs	r2, #0
 800755a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	e853 3f00 	ldrex	r3, [r3]
 8007568:	60bb      	str	r3, [r7, #8]
   return(result);
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	f023 0310 	bic.w	r3, r3, #16
 8007570:	647b      	str	r3, [r7, #68]	; 0x44
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	461a      	mov	r2, r3
 8007578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800757a:	61bb      	str	r3, [r7, #24]
 800757c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757e:	6979      	ldr	r1, [r7, #20]
 8007580:	69ba      	ldr	r2, [r7, #24]
 8007582:	e841 2300 	strex	r3, r2, [r1]
 8007586:	613b      	str	r3, [r7, #16]
   return(result);
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1e6      	bne.n	800755c <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	69db      	ldr	r3, [r3, #28]
 8007594:	f003 0310 	and.w	r3, r3, #16
 8007598:	2b10      	cmp	r3, #16
 800759a:	d103      	bne.n	80075a4 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2210      	movs	r2, #16
 80075a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80075aa:	4619      	mov	r1, r3
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f7ff f931 	bl	8006814 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075b2:	e00b      	b.n	80075cc <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f7fa fb35 	bl	8001c24 <HAL_UART_RxCpltCallback>
}
 80075ba:	e007      	b.n	80075cc <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	699a      	ldr	r2, [r3, #24]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f042 0208 	orr.w	r2, r2, #8
 80075ca:	619a      	str	r2, [r3, #24]
}
 80075cc:	bf00      	nop
 80075ce:	3758      	adds	r7, #88	; 0x58
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <__errno>:
 80075d4:	4b01      	ldr	r3, [pc, #4]	; (80075dc <__errno+0x8>)
 80075d6:	6818      	ldr	r0, [r3, #0]
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop
 80075dc:	20000010 	.word	0x20000010

080075e0 <__libc_init_array>:
 80075e0:	b570      	push	{r4, r5, r6, lr}
 80075e2:	4d0d      	ldr	r5, [pc, #52]	; (8007618 <__libc_init_array+0x38>)
 80075e4:	4c0d      	ldr	r4, [pc, #52]	; (800761c <__libc_init_array+0x3c>)
 80075e6:	1b64      	subs	r4, r4, r5
 80075e8:	10a4      	asrs	r4, r4, #2
 80075ea:	2600      	movs	r6, #0
 80075ec:	42a6      	cmp	r6, r4
 80075ee:	d109      	bne.n	8007604 <__libc_init_array+0x24>
 80075f0:	4d0b      	ldr	r5, [pc, #44]	; (8007620 <__libc_init_array+0x40>)
 80075f2:	4c0c      	ldr	r4, [pc, #48]	; (8007624 <__libc_init_array+0x44>)
 80075f4:	f005 f8fe 	bl	800c7f4 <_init>
 80075f8:	1b64      	subs	r4, r4, r5
 80075fa:	10a4      	asrs	r4, r4, #2
 80075fc:	2600      	movs	r6, #0
 80075fe:	42a6      	cmp	r6, r4
 8007600:	d105      	bne.n	800760e <__libc_init_array+0x2e>
 8007602:	bd70      	pop	{r4, r5, r6, pc}
 8007604:	f855 3b04 	ldr.w	r3, [r5], #4
 8007608:	4798      	blx	r3
 800760a:	3601      	adds	r6, #1
 800760c:	e7ee      	b.n	80075ec <__libc_init_array+0xc>
 800760e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007612:	4798      	blx	r3
 8007614:	3601      	adds	r6, #1
 8007616:	e7f2      	b.n	80075fe <__libc_init_array+0x1e>
 8007618:	0800cd1c 	.word	0x0800cd1c
 800761c:	0800cd1c 	.word	0x0800cd1c
 8007620:	0800cd1c 	.word	0x0800cd1c
 8007624:	0800cd20 	.word	0x0800cd20

08007628 <memset>:
 8007628:	4402      	add	r2, r0
 800762a:	4603      	mov	r3, r0
 800762c:	4293      	cmp	r3, r2
 800762e:	d100      	bne.n	8007632 <memset+0xa>
 8007630:	4770      	bx	lr
 8007632:	f803 1b01 	strb.w	r1, [r3], #1
 8007636:	e7f9      	b.n	800762c <memset+0x4>

08007638 <__cvt>:
 8007638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800763c:	ec55 4b10 	vmov	r4, r5, d0
 8007640:	2d00      	cmp	r5, #0
 8007642:	460e      	mov	r6, r1
 8007644:	4619      	mov	r1, r3
 8007646:	462b      	mov	r3, r5
 8007648:	bfbb      	ittet	lt
 800764a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800764e:	461d      	movlt	r5, r3
 8007650:	2300      	movge	r3, #0
 8007652:	232d      	movlt	r3, #45	; 0x2d
 8007654:	700b      	strb	r3, [r1, #0]
 8007656:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007658:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800765c:	4691      	mov	r9, r2
 800765e:	f023 0820 	bic.w	r8, r3, #32
 8007662:	bfbc      	itt	lt
 8007664:	4622      	movlt	r2, r4
 8007666:	4614      	movlt	r4, r2
 8007668:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800766c:	d005      	beq.n	800767a <__cvt+0x42>
 800766e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007672:	d100      	bne.n	8007676 <__cvt+0x3e>
 8007674:	3601      	adds	r6, #1
 8007676:	2102      	movs	r1, #2
 8007678:	e000      	b.n	800767c <__cvt+0x44>
 800767a:	2103      	movs	r1, #3
 800767c:	ab03      	add	r3, sp, #12
 800767e:	9301      	str	r3, [sp, #4]
 8007680:	ab02      	add	r3, sp, #8
 8007682:	9300      	str	r3, [sp, #0]
 8007684:	ec45 4b10 	vmov	d0, r4, r5
 8007688:	4653      	mov	r3, sl
 800768a:	4632      	mov	r2, r6
 800768c:	f001 fe78 	bl	8009380 <_dtoa_r>
 8007690:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007694:	4607      	mov	r7, r0
 8007696:	d102      	bne.n	800769e <__cvt+0x66>
 8007698:	f019 0f01 	tst.w	r9, #1
 800769c:	d022      	beq.n	80076e4 <__cvt+0xac>
 800769e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80076a2:	eb07 0906 	add.w	r9, r7, r6
 80076a6:	d110      	bne.n	80076ca <__cvt+0x92>
 80076a8:	783b      	ldrb	r3, [r7, #0]
 80076aa:	2b30      	cmp	r3, #48	; 0x30
 80076ac:	d10a      	bne.n	80076c4 <__cvt+0x8c>
 80076ae:	2200      	movs	r2, #0
 80076b0:	2300      	movs	r3, #0
 80076b2:	4620      	mov	r0, r4
 80076b4:	4629      	mov	r1, r5
 80076b6:	f7f9 fa27 	bl	8000b08 <__aeabi_dcmpeq>
 80076ba:	b918      	cbnz	r0, 80076c4 <__cvt+0x8c>
 80076bc:	f1c6 0601 	rsb	r6, r6, #1
 80076c0:	f8ca 6000 	str.w	r6, [sl]
 80076c4:	f8da 3000 	ldr.w	r3, [sl]
 80076c8:	4499      	add	r9, r3
 80076ca:	2200      	movs	r2, #0
 80076cc:	2300      	movs	r3, #0
 80076ce:	4620      	mov	r0, r4
 80076d0:	4629      	mov	r1, r5
 80076d2:	f7f9 fa19 	bl	8000b08 <__aeabi_dcmpeq>
 80076d6:	b108      	cbz	r0, 80076dc <__cvt+0xa4>
 80076d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80076dc:	2230      	movs	r2, #48	; 0x30
 80076de:	9b03      	ldr	r3, [sp, #12]
 80076e0:	454b      	cmp	r3, r9
 80076e2:	d307      	bcc.n	80076f4 <__cvt+0xbc>
 80076e4:	9b03      	ldr	r3, [sp, #12]
 80076e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076e8:	1bdb      	subs	r3, r3, r7
 80076ea:	4638      	mov	r0, r7
 80076ec:	6013      	str	r3, [r2, #0]
 80076ee:	b004      	add	sp, #16
 80076f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f4:	1c59      	adds	r1, r3, #1
 80076f6:	9103      	str	r1, [sp, #12]
 80076f8:	701a      	strb	r2, [r3, #0]
 80076fa:	e7f0      	b.n	80076de <__cvt+0xa6>

080076fc <__exponent>:
 80076fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076fe:	4603      	mov	r3, r0
 8007700:	2900      	cmp	r1, #0
 8007702:	bfb8      	it	lt
 8007704:	4249      	neglt	r1, r1
 8007706:	f803 2b02 	strb.w	r2, [r3], #2
 800770a:	bfb4      	ite	lt
 800770c:	222d      	movlt	r2, #45	; 0x2d
 800770e:	222b      	movge	r2, #43	; 0x2b
 8007710:	2909      	cmp	r1, #9
 8007712:	7042      	strb	r2, [r0, #1]
 8007714:	dd2a      	ble.n	800776c <__exponent+0x70>
 8007716:	f10d 0407 	add.w	r4, sp, #7
 800771a:	46a4      	mov	ip, r4
 800771c:	270a      	movs	r7, #10
 800771e:	46a6      	mov	lr, r4
 8007720:	460a      	mov	r2, r1
 8007722:	fb91 f6f7 	sdiv	r6, r1, r7
 8007726:	fb07 1516 	mls	r5, r7, r6, r1
 800772a:	3530      	adds	r5, #48	; 0x30
 800772c:	2a63      	cmp	r2, #99	; 0x63
 800772e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007732:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007736:	4631      	mov	r1, r6
 8007738:	dcf1      	bgt.n	800771e <__exponent+0x22>
 800773a:	3130      	adds	r1, #48	; 0x30
 800773c:	f1ae 0502 	sub.w	r5, lr, #2
 8007740:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007744:	1c44      	adds	r4, r0, #1
 8007746:	4629      	mov	r1, r5
 8007748:	4561      	cmp	r1, ip
 800774a:	d30a      	bcc.n	8007762 <__exponent+0x66>
 800774c:	f10d 0209 	add.w	r2, sp, #9
 8007750:	eba2 020e 	sub.w	r2, r2, lr
 8007754:	4565      	cmp	r5, ip
 8007756:	bf88      	it	hi
 8007758:	2200      	movhi	r2, #0
 800775a:	4413      	add	r3, r2
 800775c:	1a18      	subs	r0, r3, r0
 800775e:	b003      	add	sp, #12
 8007760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007762:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007766:	f804 2f01 	strb.w	r2, [r4, #1]!
 800776a:	e7ed      	b.n	8007748 <__exponent+0x4c>
 800776c:	2330      	movs	r3, #48	; 0x30
 800776e:	3130      	adds	r1, #48	; 0x30
 8007770:	7083      	strb	r3, [r0, #2]
 8007772:	70c1      	strb	r1, [r0, #3]
 8007774:	1d03      	adds	r3, r0, #4
 8007776:	e7f1      	b.n	800775c <__exponent+0x60>

08007778 <_printf_float>:
 8007778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800777c:	ed2d 8b02 	vpush	{d8}
 8007780:	b08d      	sub	sp, #52	; 0x34
 8007782:	460c      	mov	r4, r1
 8007784:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007788:	4616      	mov	r6, r2
 800778a:	461f      	mov	r7, r3
 800778c:	4605      	mov	r5, r0
 800778e:	f002 ff55 	bl	800a63c <_localeconv_r>
 8007792:	f8d0 a000 	ldr.w	sl, [r0]
 8007796:	4650      	mov	r0, sl
 8007798:	f7f8 fd3a 	bl	8000210 <strlen>
 800779c:	2300      	movs	r3, #0
 800779e:	930a      	str	r3, [sp, #40]	; 0x28
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	9305      	str	r3, [sp, #20]
 80077a4:	f8d8 3000 	ldr.w	r3, [r8]
 80077a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80077ac:	3307      	adds	r3, #7
 80077ae:	f023 0307 	bic.w	r3, r3, #7
 80077b2:	f103 0208 	add.w	r2, r3, #8
 80077b6:	f8c8 2000 	str.w	r2, [r8]
 80077ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80077c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80077c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80077ca:	9307      	str	r3, [sp, #28]
 80077cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80077d0:	ee08 0a10 	vmov	s16, r0
 80077d4:	4b9f      	ldr	r3, [pc, #636]	; (8007a54 <_printf_float+0x2dc>)
 80077d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077da:	f04f 32ff 	mov.w	r2, #4294967295
 80077de:	f7f9 f9c5 	bl	8000b6c <__aeabi_dcmpun>
 80077e2:	bb88      	cbnz	r0, 8007848 <_printf_float+0xd0>
 80077e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077e8:	4b9a      	ldr	r3, [pc, #616]	; (8007a54 <_printf_float+0x2dc>)
 80077ea:	f04f 32ff 	mov.w	r2, #4294967295
 80077ee:	f7f9 f99f 	bl	8000b30 <__aeabi_dcmple>
 80077f2:	bb48      	cbnz	r0, 8007848 <_printf_float+0xd0>
 80077f4:	2200      	movs	r2, #0
 80077f6:	2300      	movs	r3, #0
 80077f8:	4640      	mov	r0, r8
 80077fa:	4649      	mov	r1, r9
 80077fc:	f7f9 f98e 	bl	8000b1c <__aeabi_dcmplt>
 8007800:	b110      	cbz	r0, 8007808 <_printf_float+0x90>
 8007802:	232d      	movs	r3, #45	; 0x2d
 8007804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007808:	4b93      	ldr	r3, [pc, #588]	; (8007a58 <_printf_float+0x2e0>)
 800780a:	4894      	ldr	r0, [pc, #592]	; (8007a5c <_printf_float+0x2e4>)
 800780c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007810:	bf94      	ite	ls
 8007812:	4698      	movls	r8, r3
 8007814:	4680      	movhi	r8, r0
 8007816:	2303      	movs	r3, #3
 8007818:	6123      	str	r3, [r4, #16]
 800781a:	9b05      	ldr	r3, [sp, #20]
 800781c:	f023 0204 	bic.w	r2, r3, #4
 8007820:	6022      	str	r2, [r4, #0]
 8007822:	f04f 0900 	mov.w	r9, #0
 8007826:	9700      	str	r7, [sp, #0]
 8007828:	4633      	mov	r3, r6
 800782a:	aa0b      	add	r2, sp, #44	; 0x2c
 800782c:	4621      	mov	r1, r4
 800782e:	4628      	mov	r0, r5
 8007830:	f000 f9d8 	bl	8007be4 <_printf_common>
 8007834:	3001      	adds	r0, #1
 8007836:	f040 8090 	bne.w	800795a <_printf_float+0x1e2>
 800783a:	f04f 30ff 	mov.w	r0, #4294967295
 800783e:	b00d      	add	sp, #52	; 0x34
 8007840:	ecbd 8b02 	vpop	{d8}
 8007844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007848:	4642      	mov	r2, r8
 800784a:	464b      	mov	r3, r9
 800784c:	4640      	mov	r0, r8
 800784e:	4649      	mov	r1, r9
 8007850:	f7f9 f98c 	bl	8000b6c <__aeabi_dcmpun>
 8007854:	b140      	cbz	r0, 8007868 <_printf_float+0xf0>
 8007856:	464b      	mov	r3, r9
 8007858:	2b00      	cmp	r3, #0
 800785a:	bfbc      	itt	lt
 800785c:	232d      	movlt	r3, #45	; 0x2d
 800785e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007862:	487f      	ldr	r0, [pc, #508]	; (8007a60 <_printf_float+0x2e8>)
 8007864:	4b7f      	ldr	r3, [pc, #508]	; (8007a64 <_printf_float+0x2ec>)
 8007866:	e7d1      	b.n	800780c <_printf_float+0x94>
 8007868:	6863      	ldr	r3, [r4, #4]
 800786a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800786e:	9206      	str	r2, [sp, #24]
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	d13f      	bne.n	80078f4 <_printf_float+0x17c>
 8007874:	2306      	movs	r3, #6
 8007876:	6063      	str	r3, [r4, #4]
 8007878:	9b05      	ldr	r3, [sp, #20]
 800787a:	6861      	ldr	r1, [r4, #4]
 800787c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007880:	2300      	movs	r3, #0
 8007882:	9303      	str	r3, [sp, #12]
 8007884:	ab0a      	add	r3, sp, #40	; 0x28
 8007886:	e9cd b301 	strd	fp, r3, [sp, #4]
 800788a:	ab09      	add	r3, sp, #36	; 0x24
 800788c:	ec49 8b10 	vmov	d0, r8, r9
 8007890:	9300      	str	r3, [sp, #0]
 8007892:	6022      	str	r2, [r4, #0]
 8007894:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007898:	4628      	mov	r0, r5
 800789a:	f7ff fecd 	bl	8007638 <__cvt>
 800789e:	9b06      	ldr	r3, [sp, #24]
 80078a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078a2:	2b47      	cmp	r3, #71	; 0x47
 80078a4:	4680      	mov	r8, r0
 80078a6:	d108      	bne.n	80078ba <_printf_float+0x142>
 80078a8:	1cc8      	adds	r0, r1, #3
 80078aa:	db02      	blt.n	80078b2 <_printf_float+0x13a>
 80078ac:	6863      	ldr	r3, [r4, #4]
 80078ae:	4299      	cmp	r1, r3
 80078b0:	dd41      	ble.n	8007936 <_printf_float+0x1be>
 80078b2:	f1ab 0b02 	sub.w	fp, fp, #2
 80078b6:	fa5f fb8b 	uxtb.w	fp, fp
 80078ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80078be:	d820      	bhi.n	8007902 <_printf_float+0x18a>
 80078c0:	3901      	subs	r1, #1
 80078c2:	465a      	mov	r2, fp
 80078c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80078c8:	9109      	str	r1, [sp, #36]	; 0x24
 80078ca:	f7ff ff17 	bl	80076fc <__exponent>
 80078ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078d0:	1813      	adds	r3, r2, r0
 80078d2:	2a01      	cmp	r2, #1
 80078d4:	4681      	mov	r9, r0
 80078d6:	6123      	str	r3, [r4, #16]
 80078d8:	dc02      	bgt.n	80078e0 <_printf_float+0x168>
 80078da:	6822      	ldr	r2, [r4, #0]
 80078dc:	07d2      	lsls	r2, r2, #31
 80078de:	d501      	bpl.n	80078e4 <_printf_float+0x16c>
 80078e0:	3301      	adds	r3, #1
 80078e2:	6123      	str	r3, [r4, #16]
 80078e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d09c      	beq.n	8007826 <_printf_float+0xae>
 80078ec:	232d      	movs	r3, #45	; 0x2d
 80078ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078f2:	e798      	b.n	8007826 <_printf_float+0xae>
 80078f4:	9a06      	ldr	r2, [sp, #24]
 80078f6:	2a47      	cmp	r2, #71	; 0x47
 80078f8:	d1be      	bne.n	8007878 <_printf_float+0x100>
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1bc      	bne.n	8007878 <_printf_float+0x100>
 80078fe:	2301      	movs	r3, #1
 8007900:	e7b9      	b.n	8007876 <_printf_float+0xfe>
 8007902:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007906:	d118      	bne.n	800793a <_printf_float+0x1c2>
 8007908:	2900      	cmp	r1, #0
 800790a:	6863      	ldr	r3, [r4, #4]
 800790c:	dd0b      	ble.n	8007926 <_printf_float+0x1ae>
 800790e:	6121      	str	r1, [r4, #16]
 8007910:	b913      	cbnz	r3, 8007918 <_printf_float+0x1a0>
 8007912:	6822      	ldr	r2, [r4, #0]
 8007914:	07d0      	lsls	r0, r2, #31
 8007916:	d502      	bpl.n	800791e <_printf_float+0x1a6>
 8007918:	3301      	adds	r3, #1
 800791a:	440b      	add	r3, r1
 800791c:	6123      	str	r3, [r4, #16]
 800791e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007920:	f04f 0900 	mov.w	r9, #0
 8007924:	e7de      	b.n	80078e4 <_printf_float+0x16c>
 8007926:	b913      	cbnz	r3, 800792e <_printf_float+0x1b6>
 8007928:	6822      	ldr	r2, [r4, #0]
 800792a:	07d2      	lsls	r2, r2, #31
 800792c:	d501      	bpl.n	8007932 <_printf_float+0x1ba>
 800792e:	3302      	adds	r3, #2
 8007930:	e7f4      	b.n	800791c <_printf_float+0x1a4>
 8007932:	2301      	movs	r3, #1
 8007934:	e7f2      	b.n	800791c <_printf_float+0x1a4>
 8007936:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800793a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800793c:	4299      	cmp	r1, r3
 800793e:	db05      	blt.n	800794c <_printf_float+0x1d4>
 8007940:	6823      	ldr	r3, [r4, #0]
 8007942:	6121      	str	r1, [r4, #16]
 8007944:	07d8      	lsls	r0, r3, #31
 8007946:	d5ea      	bpl.n	800791e <_printf_float+0x1a6>
 8007948:	1c4b      	adds	r3, r1, #1
 800794a:	e7e7      	b.n	800791c <_printf_float+0x1a4>
 800794c:	2900      	cmp	r1, #0
 800794e:	bfd4      	ite	le
 8007950:	f1c1 0202 	rsble	r2, r1, #2
 8007954:	2201      	movgt	r2, #1
 8007956:	4413      	add	r3, r2
 8007958:	e7e0      	b.n	800791c <_printf_float+0x1a4>
 800795a:	6823      	ldr	r3, [r4, #0]
 800795c:	055a      	lsls	r2, r3, #21
 800795e:	d407      	bmi.n	8007970 <_printf_float+0x1f8>
 8007960:	6923      	ldr	r3, [r4, #16]
 8007962:	4642      	mov	r2, r8
 8007964:	4631      	mov	r1, r6
 8007966:	4628      	mov	r0, r5
 8007968:	47b8      	blx	r7
 800796a:	3001      	adds	r0, #1
 800796c:	d12c      	bne.n	80079c8 <_printf_float+0x250>
 800796e:	e764      	b.n	800783a <_printf_float+0xc2>
 8007970:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007974:	f240 80e0 	bls.w	8007b38 <_printf_float+0x3c0>
 8007978:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800797c:	2200      	movs	r2, #0
 800797e:	2300      	movs	r3, #0
 8007980:	f7f9 f8c2 	bl	8000b08 <__aeabi_dcmpeq>
 8007984:	2800      	cmp	r0, #0
 8007986:	d034      	beq.n	80079f2 <_printf_float+0x27a>
 8007988:	4a37      	ldr	r2, [pc, #220]	; (8007a68 <_printf_float+0x2f0>)
 800798a:	2301      	movs	r3, #1
 800798c:	4631      	mov	r1, r6
 800798e:	4628      	mov	r0, r5
 8007990:	47b8      	blx	r7
 8007992:	3001      	adds	r0, #1
 8007994:	f43f af51 	beq.w	800783a <_printf_float+0xc2>
 8007998:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800799c:	429a      	cmp	r2, r3
 800799e:	db02      	blt.n	80079a6 <_printf_float+0x22e>
 80079a0:	6823      	ldr	r3, [r4, #0]
 80079a2:	07d8      	lsls	r0, r3, #31
 80079a4:	d510      	bpl.n	80079c8 <_printf_float+0x250>
 80079a6:	ee18 3a10 	vmov	r3, s16
 80079aa:	4652      	mov	r2, sl
 80079ac:	4631      	mov	r1, r6
 80079ae:	4628      	mov	r0, r5
 80079b0:	47b8      	blx	r7
 80079b2:	3001      	adds	r0, #1
 80079b4:	f43f af41 	beq.w	800783a <_printf_float+0xc2>
 80079b8:	f04f 0800 	mov.w	r8, #0
 80079bc:	f104 091a 	add.w	r9, r4, #26
 80079c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079c2:	3b01      	subs	r3, #1
 80079c4:	4543      	cmp	r3, r8
 80079c6:	dc09      	bgt.n	80079dc <_printf_float+0x264>
 80079c8:	6823      	ldr	r3, [r4, #0]
 80079ca:	079b      	lsls	r3, r3, #30
 80079cc:	f100 8105 	bmi.w	8007bda <_printf_float+0x462>
 80079d0:	68e0      	ldr	r0, [r4, #12]
 80079d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d4:	4298      	cmp	r0, r3
 80079d6:	bfb8      	it	lt
 80079d8:	4618      	movlt	r0, r3
 80079da:	e730      	b.n	800783e <_printf_float+0xc6>
 80079dc:	2301      	movs	r3, #1
 80079de:	464a      	mov	r2, r9
 80079e0:	4631      	mov	r1, r6
 80079e2:	4628      	mov	r0, r5
 80079e4:	47b8      	blx	r7
 80079e6:	3001      	adds	r0, #1
 80079e8:	f43f af27 	beq.w	800783a <_printf_float+0xc2>
 80079ec:	f108 0801 	add.w	r8, r8, #1
 80079f0:	e7e6      	b.n	80079c0 <_printf_float+0x248>
 80079f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	dc39      	bgt.n	8007a6c <_printf_float+0x2f4>
 80079f8:	4a1b      	ldr	r2, [pc, #108]	; (8007a68 <_printf_float+0x2f0>)
 80079fa:	2301      	movs	r3, #1
 80079fc:	4631      	mov	r1, r6
 80079fe:	4628      	mov	r0, r5
 8007a00:	47b8      	blx	r7
 8007a02:	3001      	adds	r0, #1
 8007a04:	f43f af19 	beq.w	800783a <_printf_float+0xc2>
 8007a08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	d102      	bne.n	8007a16 <_printf_float+0x29e>
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	07d9      	lsls	r1, r3, #31
 8007a14:	d5d8      	bpl.n	80079c8 <_printf_float+0x250>
 8007a16:	ee18 3a10 	vmov	r3, s16
 8007a1a:	4652      	mov	r2, sl
 8007a1c:	4631      	mov	r1, r6
 8007a1e:	4628      	mov	r0, r5
 8007a20:	47b8      	blx	r7
 8007a22:	3001      	adds	r0, #1
 8007a24:	f43f af09 	beq.w	800783a <_printf_float+0xc2>
 8007a28:	f04f 0900 	mov.w	r9, #0
 8007a2c:	f104 0a1a 	add.w	sl, r4, #26
 8007a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a32:	425b      	negs	r3, r3
 8007a34:	454b      	cmp	r3, r9
 8007a36:	dc01      	bgt.n	8007a3c <_printf_float+0x2c4>
 8007a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a3a:	e792      	b.n	8007962 <_printf_float+0x1ea>
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	4652      	mov	r2, sl
 8007a40:	4631      	mov	r1, r6
 8007a42:	4628      	mov	r0, r5
 8007a44:	47b8      	blx	r7
 8007a46:	3001      	adds	r0, #1
 8007a48:	f43f aef7 	beq.w	800783a <_printf_float+0xc2>
 8007a4c:	f109 0901 	add.w	r9, r9, #1
 8007a50:	e7ee      	b.n	8007a30 <_printf_float+0x2b8>
 8007a52:	bf00      	nop
 8007a54:	7fefffff 	.word	0x7fefffff
 8007a58:	0800c860 	.word	0x0800c860
 8007a5c:	0800c864 	.word	0x0800c864
 8007a60:	0800c86c 	.word	0x0800c86c
 8007a64:	0800c868 	.word	0x0800c868
 8007a68:	0800cc61 	.word	0x0800cc61
 8007a6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a70:	429a      	cmp	r2, r3
 8007a72:	bfa8      	it	ge
 8007a74:	461a      	movge	r2, r3
 8007a76:	2a00      	cmp	r2, #0
 8007a78:	4691      	mov	r9, r2
 8007a7a:	dc37      	bgt.n	8007aec <_printf_float+0x374>
 8007a7c:	f04f 0b00 	mov.w	fp, #0
 8007a80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a84:	f104 021a 	add.w	r2, r4, #26
 8007a88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a8a:	9305      	str	r3, [sp, #20]
 8007a8c:	eba3 0309 	sub.w	r3, r3, r9
 8007a90:	455b      	cmp	r3, fp
 8007a92:	dc33      	bgt.n	8007afc <_printf_float+0x384>
 8007a94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	db3b      	blt.n	8007b14 <_printf_float+0x39c>
 8007a9c:	6823      	ldr	r3, [r4, #0]
 8007a9e:	07da      	lsls	r2, r3, #31
 8007aa0:	d438      	bmi.n	8007b14 <_printf_float+0x39c>
 8007aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa4:	9a05      	ldr	r2, [sp, #20]
 8007aa6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007aa8:	1a9a      	subs	r2, r3, r2
 8007aaa:	eba3 0901 	sub.w	r9, r3, r1
 8007aae:	4591      	cmp	r9, r2
 8007ab0:	bfa8      	it	ge
 8007ab2:	4691      	movge	r9, r2
 8007ab4:	f1b9 0f00 	cmp.w	r9, #0
 8007ab8:	dc35      	bgt.n	8007b26 <_printf_float+0x3ae>
 8007aba:	f04f 0800 	mov.w	r8, #0
 8007abe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ac2:	f104 0a1a 	add.w	sl, r4, #26
 8007ac6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007aca:	1a9b      	subs	r3, r3, r2
 8007acc:	eba3 0309 	sub.w	r3, r3, r9
 8007ad0:	4543      	cmp	r3, r8
 8007ad2:	f77f af79 	ble.w	80079c8 <_printf_float+0x250>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	4652      	mov	r2, sl
 8007ada:	4631      	mov	r1, r6
 8007adc:	4628      	mov	r0, r5
 8007ade:	47b8      	blx	r7
 8007ae0:	3001      	adds	r0, #1
 8007ae2:	f43f aeaa 	beq.w	800783a <_printf_float+0xc2>
 8007ae6:	f108 0801 	add.w	r8, r8, #1
 8007aea:	e7ec      	b.n	8007ac6 <_printf_float+0x34e>
 8007aec:	4613      	mov	r3, r2
 8007aee:	4631      	mov	r1, r6
 8007af0:	4642      	mov	r2, r8
 8007af2:	4628      	mov	r0, r5
 8007af4:	47b8      	blx	r7
 8007af6:	3001      	adds	r0, #1
 8007af8:	d1c0      	bne.n	8007a7c <_printf_float+0x304>
 8007afa:	e69e      	b.n	800783a <_printf_float+0xc2>
 8007afc:	2301      	movs	r3, #1
 8007afe:	4631      	mov	r1, r6
 8007b00:	4628      	mov	r0, r5
 8007b02:	9205      	str	r2, [sp, #20]
 8007b04:	47b8      	blx	r7
 8007b06:	3001      	adds	r0, #1
 8007b08:	f43f ae97 	beq.w	800783a <_printf_float+0xc2>
 8007b0c:	9a05      	ldr	r2, [sp, #20]
 8007b0e:	f10b 0b01 	add.w	fp, fp, #1
 8007b12:	e7b9      	b.n	8007a88 <_printf_float+0x310>
 8007b14:	ee18 3a10 	vmov	r3, s16
 8007b18:	4652      	mov	r2, sl
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b8      	blx	r7
 8007b20:	3001      	adds	r0, #1
 8007b22:	d1be      	bne.n	8007aa2 <_printf_float+0x32a>
 8007b24:	e689      	b.n	800783a <_printf_float+0xc2>
 8007b26:	9a05      	ldr	r2, [sp, #20]
 8007b28:	464b      	mov	r3, r9
 8007b2a:	4442      	add	r2, r8
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	4628      	mov	r0, r5
 8007b30:	47b8      	blx	r7
 8007b32:	3001      	adds	r0, #1
 8007b34:	d1c1      	bne.n	8007aba <_printf_float+0x342>
 8007b36:	e680      	b.n	800783a <_printf_float+0xc2>
 8007b38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b3a:	2a01      	cmp	r2, #1
 8007b3c:	dc01      	bgt.n	8007b42 <_printf_float+0x3ca>
 8007b3e:	07db      	lsls	r3, r3, #31
 8007b40:	d538      	bpl.n	8007bb4 <_printf_float+0x43c>
 8007b42:	2301      	movs	r3, #1
 8007b44:	4642      	mov	r2, r8
 8007b46:	4631      	mov	r1, r6
 8007b48:	4628      	mov	r0, r5
 8007b4a:	47b8      	blx	r7
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	f43f ae74 	beq.w	800783a <_printf_float+0xc2>
 8007b52:	ee18 3a10 	vmov	r3, s16
 8007b56:	4652      	mov	r2, sl
 8007b58:	4631      	mov	r1, r6
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	47b8      	blx	r7
 8007b5e:	3001      	adds	r0, #1
 8007b60:	f43f ae6b 	beq.w	800783a <_printf_float+0xc2>
 8007b64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b68:	2200      	movs	r2, #0
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	f7f8 ffcc 	bl	8000b08 <__aeabi_dcmpeq>
 8007b70:	b9d8      	cbnz	r0, 8007baa <_printf_float+0x432>
 8007b72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b74:	f108 0201 	add.w	r2, r8, #1
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	47b8      	blx	r7
 8007b80:	3001      	adds	r0, #1
 8007b82:	d10e      	bne.n	8007ba2 <_printf_float+0x42a>
 8007b84:	e659      	b.n	800783a <_printf_float+0xc2>
 8007b86:	2301      	movs	r3, #1
 8007b88:	4652      	mov	r2, sl
 8007b8a:	4631      	mov	r1, r6
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	47b8      	blx	r7
 8007b90:	3001      	adds	r0, #1
 8007b92:	f43f ae52 	beq.w	800783a <_printf_float+0xc2>
 8007b96:	f108 0801 	add.w	r8, r8, #1
 8007b9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	4543      	cmp	r3, r8
 8007ba0:	dcf1      	bgt.n	8007b86 <_printf_float+0x40e>
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007ba8:	e6dc      	b.n	8007964 <_printf_float+0x1ec>
 8007baa:	f04f 0800 	mov.w	r8, #0
 8007bae:	f104 0a1a 	add.w	sl, r4, #26
 8007bb2:	e7f2      	b.n	8007b9a <_printf_float+0x422>
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	4642      	mov	r2, r8
 8007bb8:	e7df      	b.n	8007b7a <_printf_float+0x402>
 8007bba:	2301      	movs	r3, #1
 8007bbc:	464a      	mov	r2, r9
 8007bbe:	4631      	mov	r1, r6
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	47b8      	blx	r7
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	f43f ae38 	beq.w	800783a <_printf_float+0xc2>
 8007bca:	f108 0801 	add.w	r8, r8, #1
 8007bce:	68e3      	ldr	r3, [r4, #12]
 8007bd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007bd2:	1a5b      	subs	r3, r3, r1
 8007bd4:	4543      	cmp	r3, r8
 8007bd6:	dcf0      	bgt.n	8007bba <_printf_float+0x442>
 8007bd8:	e6fa      	b.n	80079d0 <_printf_float+0x258>
 8007bda:	f04f 0800 	mov.w	r8, #0
 8007bde:	f104 0919 	add.w	r9, r4, #25
 8007be2:	e7f4      	b.n	8007bce <_printf_float+0x456>

08007be4 <_printf_common>:
 8007be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007be8:	4616      	mov	r6, r2
 8007bea:	4699      	mov	r9, r3
 8007bec:	688a      	ldr	r2, [r1, #8]
 8007bee:	690b      	ldr	r3, [r1, #16]
 8007bf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	bfb8      	it	lt
 8007bf8:	4613      	movlt	r3, r2
 8007bfa:	6033      	str	r3, [r6, #0]
 8007bfc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c00:	4607      	mov	r7, r0
 8007c02:	460c      	mov	r4, r1
 8007c04:	b10a      	cbz	r2, 8007c0a <_printf_common+0x26>
 8007c06:	3301      	adds	r3, #1
 8007c08:	6033      	str	r3, [r6, #0]
 8007c0a:	6823      	ldr	r3, [r4, #0]
 8007c0c:	0699      	lsls	r1, r3, #26
 8007c0e:	bf42      	ittt	mi
 8007c10:	6833      	ldrmi	r3, [r6, #0]
 8007c12:	3302      	addmi	r3, #2
 8007c14:	6033      	strmi	r3, [r6, #0]
 8007c16:	6825      	ldr	r5, [r4, #0]
 8007c18:	f015 0506 	ands.w	r5, r5, #6
 8007c1c:	d106      	bne.n	8007c2c <_printf_common+0x48>
 8007c1e:	f104 0a19 	add.w	sl, r4, #25
 8007c22:	68e3      	ldr	r3, [r4, #12]
 8007c24:	6832      	ldr	r2, [r6, #0]
 8007c26:	1a9b      	subs	r3, r3, r2
 8007c28:	42ab      	cmp	r3, r5
 8007c2a:	dc26      	bgt.n	8007c7a <_printf_common+0x96>
 8007c2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007c30:	1e13      	subs	r3, r2, #0
 8007c32:	6822      	ldr	r2, [r4, #0]
 8007c34:	bf18      	it	ne
 8007c36:	2301      	movne	r3, #1
 8007c38:	0692      	lsls	r2, r2, #26
 8007c3a:	d42b      	bmi.n	8007c94 <_printf_common+0xb0>
 8007c3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c40:	4649      	mov	r1, r9
 8007c42:	4638      	mov	r0, r7
 8007c44:	47c0      	blx	r8
 8007c46:	3001      	adds	r0, #1
 8007c48:	d01e      	beq.n	8007c88 <_printf_common+0xa4>
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	68e5      	ldr	r5, [r4, #12]
 8007c4e:	6832      	ldr	r2, [r6, #0]
 8007c50:	f003 0306 	and.w	r3, r3, #6
 8007c54:	2b04      	cmp	r3, #4
 8007c56:	bf08      	it	eq
 8007c58:	1aad      	subeq	r5, r5, r2
 8007c5a:	68a3      	ldr	r3, [r4, #8]
 8007c5c:	6922      	ldr	r2, [r4, #16]
 8007c5e:	bf0c      	ite	eq
 8007c60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c64:	2500      	movne	r5, #0
 8007c66:	4293      	cmp	r3, r2
 8007c68:	bfc4      	itt	gt
 8007c6a:	1a9b      	subgt	r3, r3, r2
 8007c6c:	18ed      	addgt	r5, r5, r3
 8007c6e:	2600      	movs	r6, #0
 8007c70:	341a      	adds	r4, #26
 8007c72:	42b5      	cmp	r5, r6
 8007c74:	d11a      	bne.n	8007cac <_printf_common+0xc8>
 8007c76:	2000      	movs	r0, #0
 8007c78:	e008      	b.n	8007c8c <_printf_common+0xa8>
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	4652      	mov	r2, sl
 8007c7e:	4649      	mov	r1, r9
 8007c80:	4638      	mov	r0, r7
 8007c82:	47c0      	blx	r8
 8007c84:	3001      	adds	r0, #1
 8007c86:	d103      	bne.n	8007c90 <_printf_common+0xac>
 8007c88:	f04f 30ff 	mov.w	r0, #4294967295
 8007c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c90:	3501      	adds	r5, #1
 8007c92:	e7c6      	b.n	8007c22 <_printf_common+0x3e>
 8007c94:	18e1      	adds	r1, r4, r3
 8007c96:	1c5a      	adds	r2, r3, #1
 8007c98:	2030      	movs	r0, #48	; 0x30
 8007c9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c9e:	4422      	add	r2, r4
 8007ca0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ca4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ca8:	3302      	adds	r3, #2
 8007caa:	e7c7      	b.n	8007c3c <_printf_common+0x58>
 8007cac:	2301      	movs	r3, #1
 8007cae:	4622      	mov	r2, r4
 8007cb0:	4649      	mov	r1, r9
 8007cb2:	4638      	mov	r0, r7
 8007cb4:	47c0      	blx	r8
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	d0e6      	beq.n	8007c88 <_printf_common+0xa4>
 8007cba:	3601      	adds	r6, #1
 8007cbc:	e7d9      	b.n	8007c72 <_printf_common+0x8e>
	...

08007cc0 <_printf_i>:
 8007cc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cc4:	7e0f      	ldrb	r7, [r1, #24]
 8007cc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007cc8:	2f78      	cmp	r7, #120	; 0x78
 8007cca:	4691      	mov	r9, r2
 8007ccc:	4680      	mov	r8, r0
 8007cce:	460c      	mov	r4, r1
 8007cd0:	469a      	mov	sl, r3
 8007cd2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007cd6:	d807      	bhi.n	8007ce8 <_printf_i+0x28>
 8007cd8:	2f62      	cmp	r7, #98	; 0x62
 8007cda:	d80a      	bhi.n	8007cf2 <_printf_i+0x32>
 8007cdc:	2f00      	cmp	r7, #0
 8007cde:	f000 80d8 	beq.w	8007e92 <_printf_i+0x1d2>
 8007ce2:	2f58      	cmp	r7, #88	; 0x58
 8007ce4:	f000 80a3 	beq.w	8007e2e <_printf_i+0x16e>
 8007ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007cf0:	e03a      	b.n	8007d68 <_printf_i+0xa8>
 8007cf2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007cf6:	2b15      	cmp	r3, #21
 8007cf8:	d8f6      	bhi.n	8007ce8 <_printf_i+0x28>
 8007cfa:	a101      	add	r1, pc, #4	; (adr r1, 8007d00 <_printf_i+0x40>)
 8007cfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d00:	08007d59 	.word	0x08007d59
 8007d04:	08007d6d 	.word	0x08007d6d
 8007d08:	08007ce9 	.word	0x08007ce9
 8007d0c:	08007ce9 	.word	0x08007ce9
 8007d10:	08007ce9 	.word	0x08007ce9
 8007d14:	08007ce9 	.word	0x08007ce9
 8007d18:	08007d6d 	.word	0x08007d6d
 8007d1c:	08007ce9 	.word	0x08007ce9
 8007d20:	08007ce9 	.word	0x08007ce9
 8007d24:	08007ce9 	.word	0x08007ce9
 8007d28:	08007ce9 	.word	0x08007ce9
 8007d2c:	08007e79 	.word	0x08007e79
 8007d30:	08007d9d 	.word	0x08007d9d
 8007d34:	08007e5b 	.word	0x08007e5b
 8007d38:	08007ce9 	.word	0x08007ce9
 8007d3c:	08007ce9 	.word	0x08007ce9
 8007d40:	08007e9b 	.word	0x08007e9b
 8007d44:	08007ce9 	.word	0x08007ce9
 8007d48:	08007d9d 	.word	0x08007d9d
 8007d4c:	08007ce9 	.word	0x08007ce9
 8007d50:	08007ce9 	.word	0x08007ce9
 8007d54:	08007e63 	.word	0x08007e63
 8007d58:	682b      	ldr	r3, [r5, #0]
 8007d5a:	1d1a      	adds	r2, r3, #4
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	602a      	str	r2, [r5, #0]
 8007d60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e0a3      	b.n	8007eb4 <_printf_i+0x1f4>
 8007d6c:	6820      	ldr	r0, [r4, #0]
 8007d6e:	6829      	ldr	r1, [r5, #0]
 8007d70:	0606      	lsls	r6, r0, #24
 8007d72:	f101 0304 	add.w	r3, r1, #4
 8007d76:	d50a      	bpl.n	8007d8e <_printf_i+0xce>
 8007d78:	680e      	ldr	r6, [r1, #0]
 8007d7a:	602b      	str	r3, [r5, #0]
 8007d7c:	2e00      	cmp	r6, #0
 8007d7e:	da03      	bge.n	8007d88 <_printf_i+0xc8>
 8007d80:	232d      	movs	r3, #45	; 0x2d
 8007d82:	4276      	negs	r6, r6
 8007d84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d88:	485e      	ldr	r0, [pc, #376]	; (8007f04 <_printf_i+0x244>)
 8007d8a:	230a      	movs	r3, #10
 8007d8c:	e019      	b.n	8007dc2 <_printf_i+0x102>
 8007d8e:	680e      	ldr	r6, [r1, #0]
 8007d90:	602b      	str	r3, [r5, #0]
 8007d92:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d96:	bf18      	it	ne
 8007d98:	b236      	sxthne	r6, r6
 8007d9a:	e7ef      	b.n	8007d7c <_printf_i+0xbc>
 8007d9c:	682b      	ldr	r3, [r5, #0]
 8007d9e:	6820      	ldr	r0, [r4, #0]
 8007da0:	1d19      	adds	r1, r3, #4
 8007da2:	6029      	str	r1, [r5, #0]
 8007da4:	0601      	lsls	r1, r0, #24
 8007da6:	d501      	bpl.n	8007dac <_printf_i+0xec>
 8007da8:	681e      	ldr	r6, [r3, #0]
 8007daa:	e002      	b.n	8007db2 <_printf_i+0xf2>
 8007dac:	0646      	lsls	r6, r0, #25
 8007dae:	d5fb      	bpl.n	8007da8 <_printf_i+0xe8>
 8007db0:	881e      	ldrh	r6, [r3, #0]
 8007db2:	4854      	ldr	r0, [pc, #336]	; (8007f04 <_printf_i+0x244>)
 8007db4:	2f6f      	cmp	r7, #111	; 0x6f
 8007db6:	bf0c      	ite	eq
 8007db8:	2308      	moveq	r3, #8
 8007dba:	230a      	movne	r3, #10
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007dc2:	6865      	ldr	r5, [r4, #4]
 8007dc4:	60a5      	str	r5, [r4, #8]
 8007dc6:	2d00      	cmp	r5, #0
 8007dc8:	bfa2      	ittt	ge
 8007dca:	6821      	ldrge	r1, [r4, #0]
 8007dcc:	f021 0104 	bicge.w	r1, r1, #4
 8007dd0:	6021      	strge	r1, [r4, #0]
 8007dd2:	b90e      	cbnz	r6, 8007dd8 <_printf_i+0x118>
 8007dd4:	2d00      	cmp	r5, #0
 8007dd6:	d04d      	beq.n	8007e74 <_printf_i+0x1b4>
 8007dd8:	4615      	mov	r5, r2
 8007dda:	fbb6 f1f3 	udiv	r1, r6, r3
 8007dde:	fb03 6711 	mls	r7, r3, r1, r6
 8007de2:	5dc7      	ldrb	r7, [r0, r7]
 8007de4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007de8:	4637      	mov	r7, r6
 8007dea:	42bb      	cmp	r3, r7
 8007dec:	460e      	mov	r6, r1
 8007dee:	d9f4      	bls.n	8007dda <_printf_i+0x11a>
 8007df0:	2b08      	cmp	r3, #8
 8007df2:	d10b      	bne.n	8007e0c <_printf_i+0x14c>
 8007df4:	6823      	ldr	r3, [r4, #0]
 8007df6:	07de      	lsls	r6, r3, #31
 8007df8:	d508      	bpl.n	8007e0c <_printf_i+0x14c>
 8007dfa:	6923      	ldr	r3, [r4, #16]
 8007dfc:	6861      	ldr	r1, [r4, #4]
 8007dfe:	4299      	cmp	r1, r3
 8007e00:	bfde      	ittt	le
 8007e02:	2330      	movle	r3, #48	; 0x30
 8007e04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007e0c:	1b52      	subs	r2, r2, r5
 8007e0e:	6122      	str	r2, [r4, #16]
 8007e10:	f8cd a000 	str.w	sl, [sp]
 8007e14:	464b      	mov	r3, r9
 8007e16:	aa03      	add	r2, sp, #12
 8007e18:	4621      	mov	r1, r4
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	f7ff fee2 	bl	8007be4 <_printf_common>
 8007e20:	3001      	adds	r0, #1
 8007e22:	d14c      	bne.n	8007ebe <_printf_i+0x1fe>
 8007e24:	f04f 30ff 	mov.w	r0, #4294967295
 8007e28:	b004      	add	sp, #16
 8007e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e2e:	4835      	ldr	r0, [pc, #212]	; (8007f04 <_printf_i+0x244>)
 8007e30:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007e34:	6829      	ldr	r1, [r5, #0]
 8007e36:	6823      	ldr	r3, [r4, #0]
 8007e38:	f851 6b04 	ldr.w	r6, [r1], #4
 8007e3c:	6029      	str	r1, [r5, #0]
 8007e3e:	061d      	lsls	r5, r3, #24
 8007e40:	d514      	bpl.n	8007e6c <_printf_i+0x1ac>
 8007e42:	07df      	lsls	r7, r3, #31
 8007e44:	bf44      	itt	mi
 8007e46:	f043 0320 	orrmi.w	r3, r3, #32
 8007e4a:	6023      	strmi	r3, [r4, #0]
 8007e4c:	b91e      	cbnz	r6, 8007e56 <_printf_i+0x196>
 8007e4e:	6823      	ldr	r3, [r4, #0]
 8007e50:	f023 0320 	bic.w	r3, r3, #32
 8007e54:	6023      	str	r3, [r4, #0]
 8007e56:	2310      	movs	r3, #16
 8007e58:	e7b0      	b.n	8007dbc <_printf_i+0xfc>
 8007e5a:	6823      	ldr	r3, [r4, #0]
 8007e5c:	f043 0320 	orr.w	r3, r3, #32
 8007e60:	6023      	str	r3, [r4, #0]
 8007e62:	2378      	movs	r3, #120	; 0x78
 8007e64:	4828      	ldr	r0, [pc, #160]	; (8007f08 <_printf_i+0x248>)
 8007e66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007e6a:	e7e3      	b.n	8007e34 <_printf_i+0x174>
 8007e6c:	0659      	lsls	r1, r3, #25
 8007e6e:	bf48      	it	mi
 8007e70:	b2b6      	uxthmi	r6, r6
 8007e72:	e7e6      	b.n	8007e42 <_printf_i+0x182>
 8007e74:	4615      	mov	r5, r2
 8007e76:	e7bb      	b.n	8007df0 <_printf_i+0x130>
 8007e78:	682b      	ldr	r3, [r5, #0]
 8007e7a:	6826      	ldr	r6, [r4, #0]
 8007e7c:	6961      	ldr	r1, [r4, #20]
 8007e7e:	1d18      	adds	r0, r3, #4
 8007e80:	6028      	str	r0, [r5, #0]
 8007e82:	0635      	lsls	r5, r6, #24
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	d501      	bpl.n	8007e8c <_printf_i+0x1cc>
 8007e88:	6019      	str	r1, [r3, #0]
 8007e8a:	e002      	b.n	8007e92 <_printf_i+0x1d2>
 8007e8c:	0670      	lsls	r0, r6, #25
 8007e8e:	d5fb      	bpl.n	8007e88 <_printf_i+0x1c8>
 8007e90:	8019      	strh	r1, [r3, #0]
 8007e92:	2300      	movs	r3, #0
 8007e94:	6123      	str	r3, [r4, #16]
 8007e96:	4615      	mov	r5, r2
 8007e98:	e7ba      	b.n	8007e10 <_printf_i+0x150>
 8007e9a:	682b      	ldr	r3, [r5, #0]
 8007e9c:	1d1a      	adds	r2, r3, #4
 8007e9e:	602a      	str	r2, [r5, #0]
 8007ea0:	681d      	ldr	r5, [r3, #0]
 8007ea2:	6862      	ldr	r2, [r4, #4]
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	f7f8 f9ba 	bl	8000220 <memchr>
 8007eac:	b108      	cbz	r0, 8007eb2 <_printf_i+0x1f2>
 8007eae:	1b40      	subs	r0, r0, r5
 8007eb0:	6060      	str	r0, [r4, #4]
 8007eb2:	6863      	ldr	r3, [r4, #4]
 8007eb4:	6123      	str	r3, [r4, #16]
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ebc:	e7a8      	b.n	8007e10 <_printf_i+0x150>
 8007ebe:	6923      	ldr	r3, [r4, #16]
 8007ec0:	462a      	mov	r2, r5
 8007ec2:	4649      	mov	r1, r9
 8007ec4:	4640      	mov	r0, r8
 8007ec6:	47d0      	blx	sl
 8007ec8:	3001      	adds	r0, #1
 8007eca:	d0ab      	beq.n	8007e24 <_printf_i+0x164>
 8007ecc:	6823      	ldr	r3, [r4, #0]
 8007ece:	079b      	lsls	r3, r3, #30
 8007ed0:	d413      	bmi.n	8007efa <_printf_i+0x23a>
 8007ed2:	68e0      	ldr	r0, [r4, #12]
 8007ed4:	9b03      	ldr	r3, [sp, #12]
 8007ed6:	4298      	cmp	r0, r3
 8007ed8:	bfb8      	it	lt
 8007eda:	4618      	movlt	r0, r3
 8007edc:	e7a4      	b.n	8007e28 <_printf_i+0x168>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	4632      	mov	r2, r6
 8007ee2:	4649      	mov	r1, r9
 8007ee4:	4640      	mov	r0, r8
 8007ee6:	47d0      	blx	sl
 8007ee8:	3001      	adds	r0, #1
 8007eea:	d09b      	beq.n	8007e24 <_printf_i+0x164>
 8007eec:	3501      	adds	r5, #1
 8007eee:	68e3      	ldr	r3, [r4, #12]
 8007ef0:	9903      	ldr	r1, [sp, #12]
 8007ef2:	1a5b      	subs	r3, r3, r1
 8007ef4:	42ab      	cmp	r3, r5
 8007ef6:	dcf2      	bgt.n	8007ede <_printf_i+0x21e>
 8007ef8:	e7eb      	b.n	8007ed2 <_printf_i+0x212>
 8007efa:	2500      	movs	r5, #0
 8007efc:	f104 0619 	add.w	r6, r4, #25
 8007f00:	e7f5      	b.n	8007eee <_printf_i+0x22e>
 8007f02:	bf00      	nop
 8007f04:	0800c870 	.word	0x0800c870
 8007f08:	0800c881 	.word	0x0800c881

08007f0c <_scanf_float>:
 8007f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f10:	b087      	sub	sp, #28
 8007f12:	4617      	mov	r7, r2
 8007f14:	9303      	str	r3, [sp, #12]
 8007f16:	688b      	ldr	r3, [r1, #8]
 8007f18:	1e5a      	subs	r2, r3, #1
 8007f1a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007f1e:	bf83      	ittte	hi
 8007f20:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007f24:	195b      	addhi	r3, r3, r5
 8007f26:	9302      	strhi	r3, [sp, #8]
 8007f28:	2300      	movls	r3, #0
 8007f2a:	bf86      	itte	hi
 8007f2c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007f30:	608b      	strhi	r3, [r1, #8]
 8007f32:	9302      	strls	r3, [sp, #8]
 8007f34:	680b      	ldr	r3, [r1, #0]
 8007f36:	468b      	mov	fp, r1
 8007f38:	2500      	movs	r5, #0
 8007f3a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007f3e:	f84b 3b1c 	str.w	r3, [fp], #28
 8007f42:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007f46:	4680      	mov	r8, r0
 8007f48:	460c      	mov	r4, r1
 8007f4a:	465e      	mov	r6, fp
 8007f4c:	46aa      	mov	sl, r5
 8007f4e:	46a9      	mov	r9, r5
 8007f50:	9501      	str	r5, [sp, #4]
 8007f52:	68a2      	ldr	r2, [r4, #8]
 8007f54:	b152      	cbz	r2, 8007f6c <_scanf_float+0x60>
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	2b4e      	cmp	r3, #78	; 0x4e
 8007f5c:	d864      	bhi.n	8008028 <_scanf_float+0x11c>
 8007f5e:	2b40      	cmp	r3, #64	; 0x40
 8007f60:	d83c      	bhi.n	8007fdc <_scanf_float+0xd0>
 8007f62:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007f66:	b2c8      	uxtb	r0, r1
 8007f68:	280e      	cmp	r0, #14
 8007f6a:	d93a      	bls.n	8007fe2 <_scanf_float+0xd6>
 8007f6c:	f1b9 0f00 	cmp.w	r9, #0
 8007f70:	d003      	beq.n	8007f7a <_scanf_float+0x6e>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f78:	6023      	str	r3, [r4, #0]
 8007f7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f7e:	f1ba 0f01 	cmp.w	sl, #1
 8007f82:	f200 8113 	bhi.w	80081ac <_scanf_float+0x2a0>
 8007f86:	455e      	cmp	r6, fp
 8007f88:	f200 8105 	bhi.w	8008196 <_scanf_float+0x28a>
 8007f8c:	2501      	movs	r5, #1
 8007f8e:	4628      	mov	r0, r5
 8007f90:	b007      	add	sp, #28
 8007f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f96:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007f9a:	2a0d      	cmp	r2, #13
 8007f9c:	d8e6      	bhi.n	8007f6c <_scanf_float+0x60>
 8007f9e:	a101      	add	r1, pc, #4	; (adr r1, 8007fa4 <_scanf_float+0x98>)
 8007fa0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007fa4:	080080e3 	.word	0x080080e3
 8007fa8:	08007f6d 	.word	0x08007f6d
 8007fac:	08007f6d 	.word	0x08007f6d
 8007fb0:	08007f6d 	.word	0x08007f6d
 8007fb4:	08008143 	.word	0x08008143
 8007fb8:	0800811b 	.word	0x0800811b
 8007fbc:	08007f6d 	.word	0x08007f6d
 8007fc0:	08007f6d 	.word	0x08007f6d
 8007fc4:	080080f1 	.word	0x080080f1
 8007fc8:	08007f6d 	.word	0x08007f6d
 8007fcc:	08007f6d 	.word	0x08007f6d
 8007fd0:	08007f6d 	.word	0x08007f6d
 8007fd4:	08007f6d 	.word	0x08007f6d
 8007fd8:	080080a9 	.word	0x080080a9
 8007fdc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007fe0:	e7db      	b.n	8007f9a <_scanf_float+0x8e>
 8007fe2:	290e      	cmp	r1, #14
 8007fe4:	d8c2      	bhi.n	8007f6c <_scanf_float+0x60>
 8007fe6:	a001      	add	r0, pc, #4	; (adr r0, 8007fec <_scanf_float+0xe0>)
 8007fe8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007fec:	0800809b 	.word	0x0800809b
 8007ff0:	08007f6d 	.word	0x08007f6d
 8007ff4:	0800809b 	.word	0x0800809b
 8007ff8:	0800812f 	.word	0x0800812f
 8007ffc:	08007f6d 	.word	0x08007f6d
 8008000:	08008049 	.word	0x08008049
 8008004:	08008085 	.word	0x08008085
 8008008:	08008085 	.word	0x08008085
 800800c:	08008085 	.word	0x08008085
 8008010:	08008085 	.word	0x08008085
 8008014:	08008085 	.word	0x08008085
 8008018:	08008085 	.word	0x08008085
 800801c:	08008085 	.word	0x08008085
 8008020:	08008085 	.word	0x08008085
 8008024:	08008085 	.word	0x08008085
 8008028:	2b6e      	cmp	r3, #110	; 0x6e
 800802a:	d809      	bhi.n	8008040 <_scanf_float+0x134>
 800802c:	2b60      	cmp	r3, #96	; 0x60
 800802e:	d8b2      	bhi.n	8007f96 <_scanf_float+0x8a>
 8008030:	2b54      	cmp	r3, #84	; 0x54
 8008032:	d077      	beq.n	8008124 <_scanf_float+0x218>
 8008034:	2b59      	cmp	r3, #89	; 0x59
 8008036:	d199      	bne.n	8007f6c <_scanf_float+0x60>
 8008038:	2d07      	cmp	r5, #7
 800803a:	d197      	bne.n	8007f6c <_scanf_float+0x60>
 800803c:	2508      	movs	r5, #8
 800803e:	e029      	b.n	8008094 <_scanf_float+0x188>
 8008040:	2b74      	cmp	r3, #116	; 0x74
 8008042:	d06f      	beq.n	8008124 <_scanf_float+0x218>
 8008044:	2b79      	cmp	r3, #121	; 0x79
 8008046:	e7f6      	b.n	8008036 <_scanf_float+0x12a>
 8008048:	6821      	ldr	r1, [r4, #0]
 800804a:	05c8      	lsls	r0, r1, #23
 800804c:	d51a      	bpl.n	8008084 <_scanf_float+0x178>
 800804e:	9b02      	ldr	r3, [sp, #8]
 8008050:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008054:	6021      	str	r1, [r4, #0]
 8008056:	f109 0901 	add.w	r9, r9, #1
 800805a:	b11b      	cbz	r3, 8008064 <_scanf_float+0x158>
 800805c:	3b01      	subs	r3, #1
 800805e:	3201      	adds	r2, #1
 8008060:	9302      	str	r3, [sp, #8]
 8008062:	60a2      	str	r2, [r4, #8]
 8008064:	68a3      	ldr	r3, [r4, #8]
 8008066:	3b01      	subs	r3, #1
 8008068:	60a3      	str	r3, [r4, #8]
 800806a:	6923      	ldr	r3, [r4, #16]
 800806c:	3301      	adds	r3, #1
 800806e:	6123      	str	r3, [r4, #16]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	3b01      	subs	r3, #1
 8008074:	2b00      	cmp	r3, #0
 8008076:	607b      	str	r3, [r7, #4]
 8008078:	f340 8084 	ble.w	8008184 <_scanf_float+0x278>
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	3301      	adds	r3, #1
 8008080:	603b      	str	r3, [r7, #0]
 8008082:	e766      	b.n	8007f52 <_scanf_float+0x46>
 8008084:	eb1a 0f05 	cmn.w	sl, r5
 8008088:	f47f af70 	bne.w	8007f6c <_scanf_float+0x60>
 800808c:	6822      	ldr	r2, [r4, #0]
 800808e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008092:	6022      	str	r2, [r4, #0]
 8008094:	f806 3b01 	strb.w	r3, [r6], #1
 8008098:	e7e4      	b.n	8008064 <_scanf_float+0x158>
 800809a:	6822      	ldr	r2, [r4, #0]
 800809c:	0610      	lsls	r0, r2, #24
 800809e:	f57f af65 	bpl.w	8007f6c <_scanf_float+0x60>
 80080a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080a6:	e7f4      	b.n	8008092 <_scanf_float+0x186>
 80080a8:	f1ba 0f00 	cmp.w	sl, #0
 80080ac:	d10e      	bne.n	80080cc <_scanf_float+0x1c0>
 80080ae:	f1b9 0f00 	cmp.w	r9, #0
 80080b2:	d10e      	bne.n	80080d2 <_scanf_float+0x1c6>
 80080b4:	6822      	ldr	r2, [r4, #0]
 80080b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80080ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80080be:	d108      	bne.n	80080d2 <_scanf_float+0x1c6>
 80080c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80080c4:	6022      	str	r2, [r4, #0]
 80080c6:	f04f 0a01 	mov.w	sl, #1
 80080ca:	e7e3      	b.n	8008094 <_scanf_float+0x188>
 80080cc:	f1ba 0f02 	cmp.w	sl, #2
 80080d0:	d055      	beq.n	800817e <_scanf_float+0x272>
 80080d2:	2d01      	cmp	r5, #1
 80080d4:	d002      	beq.n	80080dc <_scanf_float+0x1d0>
 80080d6:	2d04      	cmp	r5, #4
 80080d8:	f47f af48 	bne.w	8007f6c <_scanf_float+0x60>
 80080dc:	3501      	adds	r5, #1
 80080de:	b2ed      	uxtb	r5, r5
 80080e0:	e7d8      	b.n	8008094 <_scanf_float+0x188>
 80080e2:	f1ba 0f01 	cmp.w	sl, #1
 80080e6:	f47f af41 	bne.w	8007f6c <_scanf_float+0x60>
 80080ea:	f04f 0a02 	mov.w	sl, #2
 80080ee:	e7d1      	b.n	8008094 <_scanf_float+0x188>
 80080f0:	b97d      	cbnz	r5, 8008112 <_scanf_float+0x206>
 80080f2:	f1b9 0f00 	cmp.w	r9, #0
 80080f6:	f47f af3c 	bne.w	8007f72 <_scanf_float+0x66>
 80080fa:	6822      	ldr	r2, [r4, #0]
 80080fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008100:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008104:	f47f af39 	bne.w	8007f7a <_scanf_float+0x6e>
 8008108:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800810c:	6022      	str	r2, [r4, #0]
 800810e:	2501      	movs	r5, #1
 8008110:	e7c0      	b.n	8008094 <_scanf_float+0x188>
 8008112:	2d03      	cmp	r5, #3
 8008114:	d0e2      	beq.n	80080dc <_scanf_float+0x1d0>
 8008116:	2d05      	cmp	r5, #5
 8008118:	e7de      	b.n	80080d8 <_scanf_float+0x1cc>
 800811a:	2d02      	cmp	r5, #2
 800811c:	f47f af26 	bne.w	8007f6c <_scanf_float+0x60>
 8008120:	2503      	movs	r5, #3
 8008122:	e7b7      	b.n	8008094 <_scanf_float+0x188>
 8008124:	2d06      	cmp	r5, #6
 8008126:	f47f af21 	bne.w	8007f6c <_scanf_float+0x60>
 800812a:	2507      	movs	r5, #7
 800812c:	e7b2      	b.n	8008094 <_scanf_float+0x188>
 800812e:	6822      	ldr	r2, [r4, #0]
 8008130:	0591      	lsls	r1, r2, #22
 8008132:	f57f af1b 	bpl.w	8007f6c <_scanf_float+0x60>
 8008136:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800813a:	6022      	str	r2, [r4, #0]
 800813c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008140:	e7a8      	b.n	8008094 <_scanf_float+0x188>
 8008142:	6822      	ldr	r2, [r4, #0]
 8008144:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008148:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800814c:	d006      	beq.n	800815c <_scanf_float+0x250>
 800814e:	0550      	lsls	r0, r2, #21
 8008150:	f57f af0c 	bpl.w	8007f6c <_scanf_float+0x60>
 8008154:	f1b9 0f00 	cmp.w	r9, #0
 8008158:	f43f af0f 	beq.w	8007f7a <_scanf_float+0x6e>
 800815c:	0591      	lsls	r1, r2, #22
 800815e:	bf58      	it	pl
 8008160:	9901      	ldrpl	r1, [sp, #4]
 8008162:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008166:	bf58      	it	pl
 8008168:	eba9 0101 	subpl.w	r1, r9, r1
 800816c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008170:	bf58      	it	pl
 8008172:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008176:	6022      	str	r2, [r4, #0]
 8008178:	f04f 0900 	mov.w	r9, #0
 800817c:	e78a      	b.n	8008094 <_scanf_float+0x188>
 800817e:	f04f 0a03 	mov.w	sl, #3
 8008182:	e787      	b.n	8008094 <_scanf_float+0x188>
 8008184:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008188:	4639      	mov	r1, r7
 800818a:	4640      	mov	r0, r8
 800818c:	4798      	blx	r3
 800818e:	2800      	cmp	r0, #0
 8008190:	f43f aedf 	beq.w	8007f52 <_scanf_float+0x46>
 8008194:	e6ea      	b.n	8007f6c <_scanf_float+0x60>
 8008196:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800819a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800819e:	463a      	mov	r2, r7
 80081a0:	4640      	mov	r0, r8
 80081a2:	4798      	blx	r3
 80081a4:	6923      	ldr	r3, [r4, #16]
 80081a6:	3b01      	subs	r3, #1
 80081a8:	6123      	str	r3, [r4, #16]
 80081aa:	e6ec      	b.n	8007f86 <_scanf_float+0x7a>
 80081ac:	1e6b      	subs	r3, r5, #1
 80081ae:	2b06      	cmp	r3, #6
 80081b0:	d825      	bhi.n	80081fe <_scanf_float+0x2f2>
 80081b2:	2d02      	cmp	r5, #2
 80081b4:	d836      	bhi.n	8008224 <_scanf_float+0x318>
 80081b6:	455e      	cmp	r6, fp
 80081b8:	f67f aee8 	bls.w	8007f8c <_scanf_float+0x80>
 80081bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80081c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80081c4:	463a      	mov	r2, r7
 80081c6:	4640      	mov	r0, r8
 80081c8:	4798      	blx	r3
 80081ca:	6923      	ldr	r3, [r4, #16]
 80081cc:	3b01      	subs	r3, #1
 80081ce:	6123      	str	r3, [r4, #16]
 80081d0:	e7f1      	b.n	80081b6 <_scanf_float+0x2aa>
 80081d2:	9802      	ldr	r0, [sp, #8]
 80081d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80081d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80081dc:	9002      	str	r0, [sp, #8]
 80081de:	463a      	mov	r2, r7
 80081e0:	4640      	mov	r0, r8
 80081e2:	4798      	blx	r3
 80081e4:	6923      	ldr	r3, [r4, #16]
 80081e6:	3b01      	subs	r3, #1
 80081e8:	6123      	str	r3, [r4, #16]
 80081ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081ee:	fa5f fa8a 	uxtb.w	sl, sl
 80081f2:	f1ba 0f02 	cmp.w	sl, #2
 80081f6:	d1ec      	bne.n	80081d2 <_scanf_float+0x2c6>
 80081f8:	3d03      	subs	r5, #3
 80081fa:	b2ed      	uxtb	r5, r5
 80081fc:	1b76      	subs	r6, r6, r5
 80081fe:	6823      	ldr	r3, [r4, #0]
 8008200:	05da      	lsls	r2, r3, #23
 8008202:	d52f      	bpl.n	8008264 <_scanf_float+0x358>
 8008204:	055b      	lsls	r3, r3, #21
 8008206:	d510      	bpl.n	800822a <_scanf_float+0x31e>
 8008208:	455e      	cmp	r6, fp
 800820a:	f67f aebf 	bls.w	8007f8c <_scanf_float+0x80>
 800820e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008212:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008216:	463a      	mov	r2, r7
 8008218:	4640      	mov	r0, r8
 800821a:	4798      	blx	r3
 800821c:	6923      	ldr	r3, [r4, #16]
 800821e:	3b01      	subs	r3, #1
 8008220:	6123      	str	r3, [r4, #16]
 8008222:	e7f1      	b.n	8008208 <_scanf_float+0x2fc>
 8008224:	46aa      	mov	sl, r5
 8008226:	9602      	str	r6, [sp, #8]
 8008228:	e7df      	b.n	80081ea <_scanf_float+0x2de>
 800822a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800822e:	6923      	ldr	r3, [r4, #16]
 8008230:	2965      	cmp	r1, #101	; 0x65
 8008232:	f103 33ff 	add.w	r3, r3, #4294967295
 8008236:	f106 35ff 	add.w	r5, r6, #4294967295
 800823a:	6123      	str	r3, [r4, #16]
 800823c:	d00c      	beq.n	8008258 <_scanf_float+0x34c>
 800823e:	2945      	cmp	r1, #69	; 0x45
 8008240:	d00a      	beq.n	8008258 <_scanf_float+0x34c>
 8008242:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008246:	463a      	mov	r2, r7
 8008248:	4640      	mov	r0, r8
 800824a:	4798      	blx	r3
 800824c:	6923      	ldr	r3, [r4, #16]
 800824e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008252:	3b01      	subs	r3, #1
 8008254:	1eb5      	subs	r5, r6, #2
 8008256:	6123      	str	r3, [r4, #16]
 8008258:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800825c:	463a      	mov	r2, r7
 800825e:	4640      	mov	r0, r8
 8008260:	4798      	blx	r3
 8008262:	462e      	mov	r6, r5
 8008264:	6825      	ldr	r5, [r4, #0]
 8008266:	f015 0510 	ands.w	r5, r5, #16
 800826a:	d159      	bne.n	8008320 <_scanf_float+0x414>
 800826c:	7035      	strb	r5, [r6, #0]
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008278:	d11b      	bne.n	80082b2 <_scanf_float+0x3a6>
 800827a:	9b01      	ldr	r3, [sp, #4]
 800827c:	454b      	cmp	r3, r9
 800827e:	eba3 0209 	sub.w	r2, r3, r9
 8008282:	d123      	bne.n	80082cc <_scanf_float+0x3c0>
 8008284:	2200      	movs	r2, #0
 8008286:	4659      	mov	r1, fp
 8008288:	4640      	mov	r0, r8
 800828a:	f000 ff3f 	bl	800910c <_strtod_r>
 800828e:	6822      	ldr	r2, [r4, #0]
 8008290:	9b03      	ldr	r3, [sp, #12]
 8008292:	f012 0f02 	tst.w	r2, #2
 8008296:	ec57 6b10 	vmov	r6, r7, d0
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	d021      	beq.n	80082e2 <_scanf_float+0x3d6>
 800829e:	9903      	ldr	r1, [sp, #12]
 80082a0:	1d1a      	adds	r2, r3, #4
 80082a2:	600a      	str	r2, [r1, #0]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	e9c3 6700 	strd	r6, r7, [r3]
 80082aa:	68e3      	ldr	r3, [r4, #12]
 80082ac:	3301      	adds	r3, #1
 80082ae:	60e3      	str	r3, [r4, #12]
 80082b0:	e66d      	b.n	8007f8e <_scanf_float+0x82>
 80082b2:	9b04      	ldr	r3, [sp, #16]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d0e5      	beq.n	8008284 <_scanf_float+0x378>
 80082b8:	9905      	ldr	r1, [sp, #20]
 80082ba:	230a      	movs	r3, #10
 80082bc:	462a      	mov	r2, r5
 80082be:	3101      	adds	r1, #1
 80082c0:	4640      	mov	r0, r8
 80082c2:	f000 ffab 	bl	800921c <_strtol_r>
 80082c6:	9b04      	ldr	r3, [sp, #16]
 80082c8:	9e05      	ldr	r6, [sp, #20]
 80082ca:	1ac2      	subs	r2, r0, r3
 80082cc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80082d0:	429e      	cmp	r6, r3
 80082d2:	bf28      	it	cs
 80082d4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80082d8:	4912      	ldr	r1, [pc, #72]	; (8008324 <_scanf_float+0x418>)
 80082da:	4630      	mov	r0, r6
 80082dc:	f000 f860 	bl	80083a0 <siprintf>
 80082e0:	e7d0      	b.n	8008284 <_scanf_float+0x378>
 80082e2:	9903      	ldr	r1, [sp, #12]
 80082e4:	f012 0f04 	tst.w	r2, #4
 80082e8:	f103 0204 	add.w	r2, r3, #4
 80082ec:	600a      	str	r2, [r1, #0]
 80082ee:	d1d9      	bne.n	80082a4 <_scanf_float+0x398>
 80082f0:	f8d3 8000 	ldr.w	r8, [r3]
 80082f4:	ee10 2a10 	vmov	r2, s0
 80082f8:	ee10 0a10 	vmov	r0, s0
 80082fc:	463b      	mov	r3, r7
 80082fe:	4639      	mov	r1, r7
 8008300:	f7f8 fc34 	bl	8000b6c <__aeabi_dcmpun>
 8008304:	b128      	cbz	r0, 8008312 <_scanf_float+0x406>
 8008306:	4808      	ldr	r0, [pc, #32]	; (8008328 <_scanf_float+0x41c>)
 8008308:	f000 f810 	bl	800832c <nanf>
 800830c:	ed88 0a00 	vstr	s0, [r8]
 8008310:	e7cb      	b.n	80082aa <_scanf_float+0x39e>
 8008312:	4630      	mov	r0, r6
 8008314:	4639      	mov	r1, r7
 8008316:	f7f8 fc87 	bl	8000c28 <__aeabi_d2f>
 800831a:	f8c8 0000 	str.w	r0, [r8]
 800831e:	e7c4      	b.n	80082aa <_scanf_float+0x39e>
 8008320:	2500      	movs	r5, #0
 8008322:	e634      	b.n	8007f8e <_scanf_float+0x82>
 8008324:	0800c892 	.word	0x0800c892
 8008328:	0800ccb3 	.word	0x0800ccb3

0800832c <nanf>:
 800832c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008334 <nanf+0x8>
 8008330:	4770      	bx	lr
 8008332:	bf00      	nop
 8008334:	7fc00000 	.word	0x7fc00000

08008338 <sniprintf>:
 8008338:	b40c      	push	{r2, r3}
 800833a:	b530      	push	{r4, r5, lr}
 800833c:	4b17      	ldr	r3, [pc, #92]	; (800839c <sniprintf+0x64>)
 800833e:	1e0c      	subs	r4, r1, #0
 8008340:	681d      	ldr	r5, [r3, #0]
 8008342:	b09d      	sub	sp, #116	; 0x74
 8008344:	da08      	bge.n	8008358 <sniprintf+0x20>
 8008346:	238b      	movs	r3, #139	; 0x8b
 8008348:	602b      	str	r3, [r5, #0]
 800834a:	f04f 30ff 	mov.w	r0, #4294967295
 800834e:	b01d      	add	sp, #116	; 0x74
 8008350:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008354:	b002      	add	sp, #8
 8008356:	4770      	bx	lr
 8008358:	f44f 7302 	mov.w	r3, #520	; 0x208
 800835c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008360:	bf14      	ite	ne
 8008362:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008366:	4623      	moveq	r3, r4
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	9307      	str	r3, [sp, #28]
 800836c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008370:	9002      	str	r0, [sp, #8]
 8008372:	9006      	str	r0, [sp, #24]
 8008374:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008378:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800837a:	ab21      	add	r3, sp, #132	; 0x84
 800837c:	a902      	add	r1, sp, #8
 800837e:	4628      	mov	r0, r5
 8008380:	9301      	str	r3, [sp, #4]
 8008382:	f002 ffad 	bl	800b2e0 <_svfiprintf_r>
 8008386:	1c43      	adds	r3, r0, #1
 8008388:	bfbc      	itt	lt
 800838a:	238b      	movlt	r3, #139	; 0x8b
 800838c:	602b      	strlt	r3, [r5, #0]
 800838e:	2c00      	cmp	r4, #0
 8008390:	d0dd      	beq.n	800834e <sniprintf+0x16>
 8008392:	9b02      	ldr	r3, [sp, #8]
 8008394:	2200      	movs	r2, #0
 8008396:	701a      	strb	r2, [r3, #0]
 8008398:	e7d9      	b.n	800834e <sniprintf+0x16>
 800839a:	bf00      	nop
 800839c:	20000010 	.word	0x20000010

080083a0 <siprintf>:
 80083a0:	b40e      	push	{r1, r2, r3}
 80083a2:	b500      	push	{lr}
 80083a4:	b09c      	sub	sp, #112	; 0x70
 80083a6:	ab1d      	add	r3, sp, #116	; 0x74
 80083a8:	9002      	str	r0, [sp, #8]
 80083aa:	9006      	str	r0, [sp, #24]
 80083ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083b0:	4809      	ldr	r0, [pc, #36]	; (80083d8 <siprintf+0x38>)
 80083b2:	9107      	str	r1, [sp, #28]
 80083b4:	9104      	str	r1, [sp, #16]
 80083b6:	4909      	ldr	r1, [pc, #36]	; (80083dc <siprintf+0x3c>)
 80083b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80083bc:	9105      	str	r1, [sp, #20]
 80083be:	6800      	ldr	r0, [r0, #0]
 80083c0:	9301      	str	r3, [sp, #4]
 80083c2:	a902      	add	r1, sp, #8
 80083c4:	f002 ff8c 	bl	800b2e0 <_svfiprintf_r>
 80083c8:	9b02      	ldr	r3, [sp, #8]
 80083ca:	2200      	movs	r2, #0
 80083cc:	701a      	strb	r2, [r3, #0]
 80083ce:	b01c      	add	sp, #112	; 0x70
 80083d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083d4:	b003      	add	sp, #12
 80083d6:	4770      	bx	lr
 80083d8:	20000010 	.word	0x20000010
 80083dc:	ffff0208 	.word	0xffff0208

080083e0 <siscanf>:
 80083e0:	b40e      	push	{r1, r2, r3}
 80083e2:	b510      	push	{r4, lr}
 80083e4:	b09f      	sub	sp, #124	; 0x7c
 80083e6:	ac21      	add	r4, sp, #132	; 0x84
 80083e8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80083ec:	f854 2b04 	ldr.w	r2, [r4], #4
 80083f0:	9201      	str	r2, [sp, #4]
 80083f2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80083f6:	9004      	str	r0, [sp, #16]
 80083f8:	9008      	str	r0, [sp, #32]
 80083fa:	f7f7 ff09 	bl	8000210 <strlen>
 80083fe:	4b0c      	ldr	r3, [pc, #48]	; (8008430 <siscanf+0x50>)
 8008400:	9005      	str	r0, [sp, #20]
 8008402:	9009      	str	r0, [sp, #36]	; 0x24
 8008404:	930d      	str	r3, [sp, #52]	; 0x34
 8008406:	480b      	ldr	r0, [pc, #44]	; (8008434 <siscanf+0x54>)
 8008408:	9a01      	ldr	r2, [sp, #4]
 800840a:	6800      	ldr	r0, [r0, #0]
 800840c:	9403      	str	r4, [sp, #12]
 800840e:	2300      	movs	r3, #0
 8008410:	9311      	str	r3, [sp, #68]	; 0x44
 8008412:	9316      	str	r3, [sp, #88]	; 0x58
 8008414:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008418:	f8ad 301e 	strh.w	r3, [sp, #30]
 800841c:	a904      	add	r1, sp, #16
 800841e:	4623      	mov	r3, r4
 8008420:	f003 f8b8 	bl	800b594 <__ssvfiscanf_r>
 8008424:	b01f      	add	sp, #124	; 0x7c
 8008426:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800842a:	b003      	add	sp, #12
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	0800845b 	.word	0x0800845b
 8008434:	20000010 	.word	0x20000010

08008438 <__sread>:
 8008438:	b510      	push	{r4, lr}
 800843a:	460c      	mov	r4, r1
 800843c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008440:	f003 fb72 	bl	800bb28 <_read_r>
 8008444:	2800      	cmp	r0, #0
 8008446:	bfab      	itete	ge
 8008448:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800844a:	89a3      	ldrhlt	r3, [r4, #12]
 800844c:	181b      	addge	r3, r3, r0
 800844e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008452:	bfac      	ite	ge
 8008454:	6563      	strge	r3, [r4, #84]	; 0x54
 8008456:	81a3      	strhlt	r3, [r4, #12]
 8008458:	bd10      	pop	{r4, pc}

0800845a <__seofread>:
 800845a:	2000      	movs	r0, #0
 800845c:	4770      	bx	lr

0800845e <__swrite>:
 800845e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008462:	461f      	mov	r7, r3
 8008464:	898b      	ldrh	r3, [r1, #12]
 8008466:	05db      	lsls	r3, r3, #23
 8008468:	4605      	mov	r5, r0
 800846a:	460c      	mov	r4, r1
 800846c:	4616      	mov	r6, r2
 800846e:	d505      	bpl.n	800847c <__swrite+0x1e>
 8008470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008474:	2302      	movs	r3, #2
 8008476:	2200      	movs	r2, #0
 8008478:	f002 f8e4 	bl	800a644 <_lseek_r>
 800847c:	89a3      	ldrh	r3, [r4, #12]
 800847e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008482:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008486:	81a3      	strh	r3, [r4, #12]
 8008488:	4632      	mov	r2, r6
 800848a:	463b      	mov	r3, r7
 800848c:	4628      	mov	r0, r5
 800848e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008492:	f000 bec5 	b.w	8009220 <_write_r>

08008496 <__sseek>:
 8008496:	b510      	push	{r4, lr}
 8008498:	460c      	mov	r4, r1
 800849a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800849e:	f002 f8d1 	bl	800a644 <_lseek_r>
 80084a2:	1c43      	adds	r3, r0, #1
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	bf15      	itete	ne
 80084a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80084aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80084ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80084b2:	81a3      	strheq	r3, [r4, #12]
 80084b4:	bf18      	it	ne
 80084b6:	81a3      	strhne	r3, [r4, #12]
 80084b8:	bd10      	pop	{r4, pc}

080084ba <__sclose>:
 80084ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084be:	f000 bec1 	b.w	8009244 <_close_r>

080084c2 <sulp>:
 80084c2:	b570      	push	{r4, r5, r6, lr}
 80084c4:	4604      	mov	r4, r0
 80084c6:	460d      	mov	r5, r1
 80084c8:	ec45 4b10 	vmov	d0, r4, r5
 80084cc:	4616      	mov	r6, r2
 80084ce:	f002 fc65 	bl	800ad9c <__ulp>
 80084d2:	ec51 0b10 	vmov	r0, r1, d0
 80084d6:	b17e      	cbz	r6, 80084f8 <sulp+0x36>
 80084d8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80084dc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	dd09      	ble.n	80084f8 <sulp+0x36>
 80084e4:	051b      	lsls	r3, r3, #20
 80084e6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80084ea:	2400      	movs	r4, #0
 80084ec:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80084f0:	4622      	mov	r2, r4
 80084f2:	462b      	mov	r3, r5
 80084f4:	f7f8 f8a0 	bl	8000638 <__aeabi_dmul>
 80084f8:	bd70      	pop	{r4, r5, r6, pc}
 80084fa:	0000      	movs	r0, r0
 80084fc:	0000      	movs	r0, r0
	...

08008500 <_strtod_l>:
 8008500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008504:	ed2d 8b02 	vpush	{d8}
 8008508:	b09d      	sub	sp, #116	; 0x74
 800850a:	461f      	mov	r7, r3
 800850c:	2300      	movs	r3, #0
 800850e:	9318      	str	r3, [sp, #96]	; 0x60
 8008510:	4ba2      	ldr	r3, [pc, #648]	; (800879c <_strtod_l+0x29c>)
 8008512:	9213      	str	r2, [sp, #76]	; 0x4c
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	9305      	str	r3, [sp, #20]
 8008518:	4604      	mov	r4, r0
 800851a:	4618      	mov	r0, r3
 800851c:	4688      	mov	r8, r1
 800851e:	f7f7 fe77 	bl	8000210 <strlen>
 8008522:	f04f 0a00 	mov.w	sl, #0
 8008526:	4605      	mov	r5, r0
 8008528:	f04f 0b00 	mov.w	fp, #0
 800852c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008530:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008532:	781a      	ldrb	r2, [r3, #0]
 8008534:	2a2b      	cmp	r2, #43	; 0x2b
 8008536:	d04e      	beq.n	80085d6 <_strtod_l+0xd6>
 8008538:	d83b      	bhi.n	80085b2 <_strtod_l+0xb2>
 800853a:	2a0d      	cmp	r2, #13
 800853c:	d834      	bhi.n	80085a8 <_strtod_l+0xa8>
 800853e:	2a08      	cmp	r2, #8
 8008540:	d834      	bhi.n	80085ac <_strtod_l+0xac>
 8008542:	2a00      	cmp	r2, #0
 8008544:	d03e      	beq.n	80085c4 <_strtod_l+0xc4>
 8008546:	2300      	movs	r3, #0
 8008548:	930a      	str	r3, [sp, #40]	; 0x28
 800854a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800854c:	7833      	ldrb	r3, [r6, #0]
 800854e:	2b30      	cmp	r3, #48	; 0x30
 8008550:	f040 80b0 	bne.w	80086b4 <_strtod_l+0x1b4>
 8008554:	7873      	ldrb	r3, [r6, #1]
 8008556:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800855a:	2b58      	cmp	r3, #88	; 0x58
 800855c:	d168      	bne.n	8008630 <_strtod_l+0x130>
 800855e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008560:	9301      	str	r3, [sp, #4]
 8008562:	ab18      	add	r3, sp, #96	; 0x60
 8008564:	9702      	str	r7, [sp, #8]
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	4a8d      	ldr	r2, [pc, #564]	; (80087a0 <_strtod_l+0x2a0>)
 800856a:	ab19      	add	r3, sp, #100	; 0x64
 800856c:	a917      	add	r1, sp, #92	; 0x5c
 800856e:	4620      	mov	r0, r4
 8008570:	f001 fd5c 	bl	800a02c <__gethex>
 8008574:	f010 0707 	ands.w	r7, r0, #7
 8008578:	4605      	mov	r5, r0
 800857a:	d005      	beq.n	8008588 <_strtod_l+0x88>
 800857c:	2f06      	cmp	r7, #6
 800857e:	d12c      	bne.n	80085da <_strtod_l+0xda>
 8008580:	3601      	adds	r6, #1
 8008582:	2300      	movs	r3, #0
 8008584:	9617      	str	r6, [sp, #92]	; 0x5c
 8008586:	930a      	str	r3, [sp, #40]	; 0x28
 8008588:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800858a:	2b00      	cmp	r3, #0
 800858c:	f040 8590 	bne.w	80090b0 <_strtod_l+0xbb0>
 8008590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008592:	b1eb      	cbz	r3, 80085d0 <_strtod_l+0xd0>
 8008594:	4652      	mov	r2, sl
 8008596:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800859a:	ec43 2b10 	vmov	d0, r2, r3
 800859e:	b01d      	add	sp, #116	; 0x74
 80085a0:	ecbd 8b02 	vpop	{d8}
 80085a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085a8:	2a20      	cmp	r2, #32
 80085aa:	d1cc      	bne.n	8008546 <_strtod_l+0x46>
 80085ac:	3301      	adds	r3, #1
 80085ae:	9317      	str	r3, [sp, #92]	; 0x5c
 80085b0:	e7be      	b.n	8008530 <_strtod_l+0x30>
 80085b2:	2a2d      	cmp	r2, #45	; 0x2d
 80085b4:	d1c7      	bne.n	8008546 <_strtod_l+0x46>
 80085b6:	2201      	movs	r2, #1
 80085b8:	920a      	str	r2, [sp, #40]	; 0x28
 80085ba:	1c5a      	adds	r2, r3, #1
 80085bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80085be:	785b      	ldrb	r3, [r3, #1]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1c2      	bne.n	800854a <_strtod_l+0x4a>
 80085c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80085c6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f040 856e 	bne.w	80090ac <_strtod_l+0xbac>
 80085d0:	4652      	mov	r2, sl
 80085d2:	465b      	mov	r3, fp
 80085d4:	e7e1      	b.n	800859a <_strtod_l+0x9a>
 80085d6:	2200      	movs	r2, #0
 80085d8:	e7ee      	b.n	80085b8 <_strtod_l+0xb8>
 80085da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80085dc:	b13a      	cbz	r2, 80085ee <_strtod_l+0xee>
 80085de:	2135      	movs	r1, #53	; 0x35
 80085e0:	a81a      	add	r0, sp, #104	; 0x68
 80085e2:	f002 fce6 	bl	800afb2 <__copybits>
 80085e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085e8:	4620      	mov	r0, r4
 80085ea:	f002 f8a5 	bl	800a738 <_Bfree>
 80085ee:	3f01      	subs	r7, #1
 80085f0:	2f04      	cmp	r7, #4
 80085f2:	d806      	bhi.n	8008602 <_strtod_l+0x102>
 80085f4:	e8df f007 	tbb	[pc, r7]
 80085f8:	1714030a 	.word	0x1714030a
 80085fc:	0a          	.byte	0x0a
 80085fd:	00          	.byte	0x00
 80085fe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008602:	0728      	lsls	r0, r5, #28
 8008604:	d5c0      	bpl.n	8008588 <_strtod_l+0x88>
 8008606:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800860a:	e7bd      	b.n	8008588 <_strtod_l+0x88>
 800860c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008610:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008612:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008616:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800861a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800861e:	e7f0      	b.n	8008602 <_strtod_l+0x102>
 8008620:	f8df b180 	ldr.w	fp, [pc, #384]	; 80087a4 <_strtod_l+0x2a4>
 8008624:	e7ed      	b.n	8008602 <_strtod_l+0x102>
 8008626:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800862a:	f04f 3aff 	mov.w	sl, #4294967295
 800862e:	e7e8      	b.n	8008602 <_strtod_l+0x102>
 8008630:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008632:	1c5a      	adds	r2, r3, #1
 8008634:	9217      	str	r2, [sp, #92]	; 0x5c
 8008636:	785b      	ldrb	r3, [r3, #1]
 8008638:	2b30      	cmp	r3, #48	; 0x30
 800863a:	d0f9      	beq.n	8008630 <_strtod_l+0x130>
 800863c:	2b00      	cmp	r3, #0
 800863e:	d0a3      	beq.n	8008588 <_strtod_l+0x88>
 8008640:	2301      	movs	r3, #1
 8008642:	f04f 0900 	mov.w	r9, #0
 8008646:	9304      	str	r3, [sp, #16]
 8008648:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800864a:	9308      	str	r3, [sp, #32]
 800864c:	f8cd 901c 	str.w	r9, [sp, #28]
 8008650:	464f      	mov	r7, r9
 8008652:	220a      	movs	r2, #10
 8008654:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008656:	7806      	ldrb	r6, [r0, #0]
 8008658:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800865c:	b2d9      	uxtb	r1, r3
 800865e:	2909      	cmp	r1, #9
 8008660:	d92a      	bls.n	80086b8 <_strtod_l+0x1b8>
 8008662:	9905      	ldr	r1, [sp, #20]
 8008664:	462a      	mov	r2, r5
 8008666:	f003 fac3 	bl	800bbf0 <strncmp>
 800866a:	b398      	cbz	r0, 80086d4 <_strtod_l+0x1d4>
 800866c:	2000      	movs	r0, #0
 800866e:	4632      	mov	r2, r6
 8008670:	463d      	mov	r5, r7
 8008672:	9005      	str	r0, [sp, #20]
 8008674:	4603      	mov	r3, r0
 8008676:	2a65      	cmp	r2, #101	; 0x65
 8008678:	d001      	beq.n	800867e <_strtod_l+0x17e>
 800867a:	2a45      	cmp	r2, #69	; 0x45
 800867c:	d118      	bne.n	80086b0 <_strtod_l+0x1b0>
 800867e:	b91d      	cbnz	r5, 8008688 <_strtod_l+0x188>
 8008680:	9a04      	ldr	r2, [sp, #16]
 8008682:	4302      	orrs	r2, r0
 8008684:	d09e      	beq.n	80085c4 <_strtod_l+0xc4>
 8008686:	2500      	movs	r5, #0
 8008688:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800868c:	f108 0201 	add.w	r2, r8, #1
 8008690:	9217      	str	r2, [sp, #92]	; 0x5c
 8008692:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008696:	2a2b      	cmp	r2, #43	; 0x2b
 8008698:	d075      	beq.n	8008786 <_strtod_l+0x286>
 800869a:	2a2d      	cmp	r2, #45	; 0x2d
 800869c:	d07b      	beq.n	8008796 <_strtod_l+0x296>
 800869e:	f04f 0c00 	mov.w	ip, #0
 80086a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80086a6:	2909      	cmp	r1, #9
 80086a8:	f240 8082 	bls.w	80087b0 <_strtod_l+0x2b0>
 80086ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80086b0:	2600      	movs	r6, #0
 80086b2:	e09d      	b.n	80087f0 <_strtod_l+0x2f0>
 80086b4:	2300      	movs	r3, #0
 80086b6:	e7c4      	b.n	8008642 <_strtod_l+0x142>
 80086b8:	2f08      	cmp	r7, #8
 80086ba:	bfd8      	it	le
 80086bc:	9907      	ldrle	r1, [sp, #28]
 80086be:	f100 0001 	add.w	r0, r0, #1
 80086c2:	bfda      	itte	le
 80086c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80086c8:	9307      	strle	r3, [sp, #28]
 80086ca:	fb02 3909 	mlagt	r9, r2, r9, r3
 80086ce:	3701      	adds	r7, #1
 80086d0:	9017      	str	r0, [sp, #92]	; 0x5c
 80086d2:	e7bf      	b.n	8008654 <_strtod_l+0x154>
 80086d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086d6:	195a      	adds	r2, r3, r5
 80086d8:	9217      	str	r2, [sp, #92]	; 0x5c
 80086da:	5d5a      	ldrb	r2, [r3, r5]
 80086dc:	2f00      	cmp	r7, #0
 80086de:	d037      	beq.n	8008750 <_strtod_l+0x250>
 80086e0:	9005      	str	r0, [sp, #20]
 80086e2:	463d      	mov	r5, r7
 80086e4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80086e8:	2b09      	cmp	r3, #9
 80086ea:	d912      	bls.n	8008712 <_strtod_l+0x212>
 80086ec:	2301      	movs	r3, #1
 80086ee:	e7c2      	b.n	8008676 <_strtod_l+0x176>
 80086f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086f2:	1c5a      	adds	r2, r3, #1
 80086f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80086f6:	785a      	ldrb	r2, [r3, #1]
 80086f8:	3001      	adds	r0, #1
 80086fa:	2a30      	cmp	r2, #48	; 0x30
 80086fc:	d0f8      	beq.n	80086f0 <_strtod_l+0x1f0>
 80086fe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008702:	2b08      	cmp	r3, #8
 8008704:	f200 84d9 	bhi.w	80090ba <_strtod_l+0xbba>
 8008708:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800870a:	9005      	str	r0, [sp, #20]
 800870c:	2000      	movs	r0, #0
 800870e:	9308      	str	r3, [sp, #32]
 8008710:	4605      	mov	r5, r0
 8008712:	3a30      	subs	r2, #48	; 0x30
 8008714:	f100 0301 	add.w	r3, r0, #1
 8008718:	d014      	beq.n	8008744 <_strtod_l+0x244>
 800871a:	9905      	ldr	r1, [sp, #20]
 800871c:	4419      	add	r1, r3
 800871e:	9105      	str	r1, [sp, #20]
 8008720:	462b      	mov	r3, r5
 8008722:	eb00 0e05 	add.w	lr, r0, r5
 8008726:	210a      	movs	r1, #10
 8008728:	4573      	cmp	r3, lr
 800872a:	d113      	bne.n	8008754 <_strtod_l+0x254>
 800872c:	182b      	adds	r3, r5, r0
 800872e:	2b08      	cmp	r3, #8
 8008730:	f105 0501 	add.w	r5, r5, #1
 8008734:	4405      	add	r5, r0
 8008736:	dc1c      	bgt.n	8008772 <_strtod_l+0x272>
 8008738:	9907      	ldr	r1, [sp, #28]
 800873a:	230a      	movs	r3, #10
 800873c:	fb03 2301 	mla	r3, r3, r1, r2
 8008740:	9307      	str	r3, [sp, #28]
 8008742:	2300      	movs	r3, #0
 8008744:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008746:	1c51      	adds	r1, r2, #1
 8008748:	9117      	str	r1, [sp, #92]	; 0x5c
 800874a:	7852      	ldrb	r2, [r2, #1]
 800874c:	4618      	mov	r0, r3
 800874e:	e7c9      	b.n	80086e4 <_strtod_l+0x1e4>
 8008750:	4638      	mov	r0, r7
 8008752:	e7d2      	b.n	80086fa <_strtod_l+0x1fa>
 8008754:	2b08      	cmp	r3, #8
 8008756:	dc04      	bgt.n	8008762 <_strtod_l+0x262>
 8008758:	9e07      	ldr	r6, [sp, #28]
 800875a:	434e      	muls	r6, r1
 800875c:	9607      	str	r6, [sp, #28]
 800875e:	3301      	adds	r3, #1
 8008760:	e7e2      	b.n	8008728 <_strtod_l+0x228>
 8008762:	f103 0c01 	add.w	ip, r3, #1
 8008766:	f1bc 0f10 	cmp.w	ip, #16
 800876a:	bfd8      	it	le
 800876c:	fb01 f909 	mulle.w	r9, r1, r9
 8008770:	e7f5      	b.n	800875e <_strtod_l+0x25e>
 8008772:	2d10      	cmp	r5, #16
 8008774:	bfdc      	itt	le
 8008776:	230a      	movle	r3, #10
 8008778:	fb03 2909 	mlale	r9, r3, r9, r2
 800877c:	e7e1      	b.n	8008742 <_strtod_l+0x242>
 800877e:	2300      	movs	r3, #0
 8008780:	9305      	str	r3, [sp, #20]
 8008782:	2301      	movs	r3, #1
 8008784:	e77c      	b.n	8008680 <_strtod_l+0x180>
 8008786:	f04f 0c00 	mov.w	ip, #0
 800878a:	f108 0202 	add.w	r2, r8, #2
 800878e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008790:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008794:	e785      	b.n	80086a2 <_strtod_l+0x1a2>
 8008796:	f04f 0c01 	mov.w	ip, #1
 800879a:	e7f6      	b.n	800878a <_strtod_l+0x28a>
 800879c:	0800cae0 	.word	0x0800cae0
 80087a0:	0800c898 	.word	0x0800c898
 80087a4:	7ff00000 	.word	0x7ff00000
 80087a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80087aa:	1c51      	adds	r1, r2, #1
 80087ac:	9117      	str	r1, [sp, #92]	; 0x5c
 80087ae:	7852      	ldrb	r2, [r2, #1]
 80087b0:	2a30      	cmp	r2, #48	; 0x30
 80087b2:	d0f9      	beq.n	80087a8 <_strtod_l+0x2a8>
 80087b4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80087b8:	2908      	cmp	r1, #8
 80087ba:	f63f af79 	bhi.w	80086b0 <_strtod_l+0x1b0>
 80087be:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80087c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80087c4:	9206      	str	r2, [sp, #24]
 80087c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80087c8:	1c51      	adds	r1, r2, #1
 80087ca:	9117      	str	r1, [sp, #92]	; 0x5c
 80087cc:	7852      	ldrb	r2, [r2, #1]
 80087ce:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80087d2:	2e09      	cmp	r6, #9
 80087d4:	d937      	bls.n	8008846 <_strtod_l+0x346>
 80087d6:	9e06      	ldr	r6, [sp, #24]
 80087d8:	1b89      	subs	r1, r1, r6
 80087da:	2908      	cmp	r1, #8
 80087dc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80087e0:	dc02      	bgt.n	80087e8 <_strtod_l+0x2e8>
 80087e2:	4576      	cmp	r6, lr
 80087e4:	bfa8      	it	ge
 80087e6:	4676      	movge	r6, lr
 80087e8:	f1bc 0f00 	cmp.w	ip, #0
 80087ec:	d000      	beq.n	80087f0 <_strtod_l+0x2f0>
 80087ee:	4276      	negs	r6, r6
 80087f0:	2d00      	cmp	r5, #0
 80087f2:	d14d      	bne.n	8008890 <_strtod_l+0x390>
 80087f4:	9904      	ldr	r1, [sp, #16]
 80087f6:	4301      	orrs	r1, r0
 80087f8:	f47f aec6 	bne.w	8008588 <_strtod_l+0x88>
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	f47f aee1 	bne.w	80085c4 <_strtod_l+0xc4>
 8008802:	2a69      	cmp	r2, #105	; 0x69
 8008804:	d027      	beq.n	8008856 <_strtod_l+0x356>
 8008806:	dc24      	bgt.n	8008852 <_strtod_l+0x352>
 8008808:	2a49      	cmp	r2, #73	; 0x49
 800880a:	d024      	beq.n	8008856 <_strtod_l+0x356>
 800880c:	2a4e      	cmp	r2, #78	; 0x4e
 800880e:	f47f aed9 	bne.w	80085c4 <_strtod_l+0xc4>
 8008812:	499f      	ldr	r1, [pc, #636]	; (8008a90 <_strtod_l+0x590>)
 8008814:	a817      	add	r0, sp, #92	; 0x5c
 8008816:	f001 fe61 	bl	800a4dc <__match>
 800881a:	2800      	cmp	r0, #0
 800881c:	f43f aed2 	beq.w	80085c4 <_strtod_l+0xc4>
 8008820:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	2b28      	cmp	r3, #40	; 0x28
 8008826:	d12d      	bne.n	8008884 <_strtod_l+0x384>
 8008828:	499a      	ldr	r1, [pc, #616]	; (8008a94 <_strtod_l+0x594>)
 800882a:	aa1a      	add	r2, sp, #104	; 0x68
 800882c:	a817      	add	r0, sp, #92	; 0x5c
 800882e:	f001 fe69 	bl	800a504 <__hexnan>
 8008832:	2805      	cmp	r0, #5
 8008834:	d126      	bne.n	8008884 <_strtod_l+0x384>
 8008836:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008838:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800883c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008840:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008844:	e6a0      	b.n	8008588 <_strtod_l+0x88>
 8008846:	210a      	movs	r1, #10
 8008848:	fb01 2e0e 	mla	lr, r1, lr, r2
 800884c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008850:	e7b9      	b.n	80087c6 <_strtod_l+0x2c6>
 8008852:	2a6e      	cmp	r2, #110	; 0x6e
 8008854:	e7db      	b.n	800880e <_strtod_l+0x30e>
 8008856:	4990      	ldr	r1, [pc, #576]	; (8008a98 <_strtod_l+0x598>)
 8008858:	a817      	add	r0, sp, #92	; 0x5c
 800885a:	f001 fe3f 	bl	800a4dc <__match>
 800885e:	2800      	cmp	r0, #0
 8008860:	f43f aeb0 	beq.w	80085c4 <_strtod_l+0xc4>
 8008864:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008866:	498d      	ldr	r1, [pc, #564]	; (8008a9c <_strtod_l+0x59c>)
 8008868:	3b01      	subs	r3, #1
 800886a:	a817      	add	r0, sp, #92	; 0x5c
 800886c:	9317      	str	r3, [sp, #92]	; 0x5c
 800886e:	f001 fe35 	bl	800a4dc <__match>
 8008872:	b910      	cbnz	r0, 800887a <_strtod_l+0x37a>
 8008874:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008876:	3301      	adds	r3, #1
 8008878:	9317      	str	r3, [sp, #92]	; 0x5c
 800887a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008aac <_strtod_l+0x5ac>
 800887e:	f04f 0a00 	mov.w	sl, #0
 8008882:	e681      	b.n	8008588 <_strtod_l+0x88>
 8008884:	4886      	ldr	r0, [pc, #536]	; (8008aa0 <_strtod_l+0x5a0>)
 8008886:	f003 f963 	bl	800bb50 <nan>
 800888a:	ec5b ab10 	vmov	sl, fp, d0
 800888e:	e67b      	b.n	8008588 <_strtod_l+0x88>
 8008890:	9b05      	ldr	r3, [sp, #20]
 8008892:	9807      	ldr	r0, [sp, #28]
 8008894:	1af3      	subs	r3, r6, r3
 8008896:	2f00      	cmp	r7, #0
 8008898:	bf08      	it	eq
 800889a:	462f      	moveq	r7, r5
 800889c:	2d10      	cmp	r5, #16
 800889e:	9306      	str	r3, [sp, #24]
 80088a0:	46a8      	mov	r8, r5
 80088a2:	bfa8      	it	ge
 80088a4:	f04f 0810 	movge.w	r8, #16
 80088a8:	f7f7 fe4c 	bl	8000544 <__aeabi_ui2d>
 80088ac:	2d09      	cmp	r5, #9
 80088ae:	4682      	mov	sl, r0
 80088b0:	468b      	mov	fp, r1
 80088b2:	dd13      	ble.n	80088dc <_strtod_l+0x3dc>
 80088b4:	4b7b      	ldr	r3, [pc, #492]	; (8008aa4 <_strtod_l+0x5a4>)
 80088b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80088ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80088be:	f7f7 febb 	bl	8000638 <__aeabi_dmul>
 80088c2:	4682      	mov	sl, r0
 80088c4:	4648      	mov	r0, r9
 80088c6:	468b      	mov	fp, r1
 80088c8:	f7f7 fe3c 	bl	8000544 <__aeabi_ui2d>
 80088cc:	4602      	mov	r2, r0
 80088ce:	460b      	mov	r3, r1
 80088d0:	4650      	mov	r0, sl
 80088d2:	4659      	mov	r1, fp
 80088d4:	f7f7 fcfa 	bl	80002cc <__adddf3>
 80088d8:	4682      	mov	sl, r0
 80088da:	468b      	mov	fp, r1
 80088dc:	2d0f      	cmp	r5, #15
 80088de:	dc38      	bgt.n	8008952 <_strtod_l+0x452>
 80088e0:	9b06      	ldr	r3, [sp, #24]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	f43f ae50 	beq.w	8008588 <_strtod_l+0x88>
 80088e8:	dd24      	ble.n	8008934 <_strtod_l+0x434>
 80088ea:	2b16      	cmp	r3, #22
 80088ec:	dc0b      	bgt.n	8008906 <_strtod_l+0x406>
 80088ee:	496d      	ldr	r1, [pc, #436]	; (8008aa4 <_strtod_l+0x5a4>)
 80088f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80088f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088f8:	4652      	mov	r2, sl
 80088fa:	465b      	mov	r3, fp
 80088fc:	f7f7 fe9c 	bl	8000638 <__aeabi_dmul>
 8008900:	4682      	mov	sl, r0
 8008902:	468b      	mov	fp, r1
 8008904:	e640      	b.n	8008588 <_strtod_l+0x88>
 8008906:	9a06      	ldr	r2, [sp, #24]
 8008908:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800890c:	4293      	cmp	r3, r2
 800890e:	db20      	blt.n	8008952 <_strtod_l+0x452>
 8008910:	4c64      	ldr	r4, [pc, #400]	; (8008aa4 <_strtod_l+0x5a4>)
 8008912:	f1c5 050f 	rsb	r5, r5, #15
 8008916:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800891a:	4652      	mov	r2, sl
 800891c:	465b      	mov	r3, fp
 800891e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008922:	f7f7 fe89 	bl	8000638 <__aeabi_dmul>
 8008926:	9b06      	ldr	r3, [sp, #24]
 8008928:	1b5d      	subs	r5, r3, r5
 800892a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800892e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008932:	e7e3      	b.n	80088fc <_strtod_l+0x3fc>
 8008934:	9b06      	ldr	r3, [sp, #24]
 8008936:	3316      	adds	r3, #22
 8008938:	db0b      	blt.n	8008952 <_strtod_l+0x452>
 800893a:	9b05      	ldr	r3, [sp, #20]
 800893c:	1b9e      	subs	r6, r3, r6
 800893e:	4b59      	ldr	r3, [pc, #356]	; (8008aa4 <_strtod_l+0x5a4>)
 8008940:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008944:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008948:	4650      	mov	r0, sl
 800894a:	4659      	mov	r1, fp
 800894c:	f7f7 ff9e 	bl	800088c <__aeabi_ddiv>
 8008950:	e7d6      	b.n	8008900 <_strtod_l+0x400>
 8008952:	9b06      	ldr	r3, [sp, #24]
 8008954:	eba5 0808 	sub.w	r8, r5, r8
 8008958:	4498      	add	r8, r3
 800895a:	f1b8 0f00 	cmp.w	r8, #0
 800895e:	dd74      	ble.n	8008a4a <_strtod_l+0x54a>
 8008960:	f018 030f 	ands.w	r3, r8, #15
 8008964:	d00a      	beq.n	800897c <_strtod_l+0x47c>
 8008966:	494f      	ldr	r1, [pc, #316]	; (8008aa4 <_strtod_l+0x5a4>)
 8008968:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800896c:	4652      	mov	r2, sl
 800896e:	465b      	mov	r3, fp
 8008970:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008974:	f7f7 fe60 	bl	8000638 <__aeabi_dmul>
 8008978:	4682      	mov	sl, r0
 800897a:	468b      	mov	fp, r1
 800897c:	f038 080f 	bics.w	r8, r8, #15
 8008980:	d04f      	beq.n	8008a22 <_strtod_l+0x522>
 8008982:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008986:	dd22      	ble.n	80089ce <_strtod_l+0x4ce>
 8008988:	2500      	movs	r5, #0
 800898a:	462e      	mov	r6, r5
 800898c:	9507      	str	r5, [sp, #28]
 800898e:	9505      	str	r5, [sp, #20]
 8008990:	2322      	movs	r3, #34	; 0x22
 8008992:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008aac <_strtod_l+0x5ac>
 8008996:	6023      	str	r3, [r4, #0]
 8008998:	f04f 0a00 	mov.w	sl, #0
 800899c:	9b07      	ldr	r3, [sp, #28]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f43f adf2 	beq.w	8008588 <_strtod_l+0x88>
 80089a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80089a6:	4620      	mov	r0, r4
 80089a8:	f001 fec6 	bl	800a738 <_Bfree>
 80089ac:	9905      	ldr	r1, [sp, #20]
 80089ae:	4620      	mov	r0, r4
 80089b0:	f001 fec2 	bl	800a738 <_Bfree>
 80089b4:	4631      	mov	r1, r6
 80089b6:	4620      	mov	r0, r4
 80089b8:	f001 febe 	bl	800a738 <_Bfree>
 80089bc:	9907      	ldr	r1, [sp, #28]
 80089be:	4620      	mov	r0, r4
 80089c0:	f001 feba 	bl	800a738 <_Bfree>
 80089c4:	4629      	mov	r1, r5
 80089c6:	4620      	mov	r0, r4
 80089c8:	f001 feb6 	bl	800a738 <_Bfree>
 80089cc:	e5dc      	b.n	8008588 <_strtod_l+0x88>
 80089ce:	4b36      	ldr	r3, [pc, #216]	; (8008aa8 <_strtod_l+0x5a8>)
 80089d0:	9304      	str	r3, [sp, #16]
 80089d2:	2300      	movs	r3, #0
 80089d4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80089d8:	4650      	mov	r0, sl
 80089da:	4659      	mov	r1, fp
 80089dc:	4699      	mov	r9, r3
 80089de:	f1b8 0f01 	cmp.w	r8, #1
 80089e2:	dc21      	bgt.n	8008a28 <_strtod_l+0x528>
 80089e4:	b10b      	cbz	r3, 80089ea <_strtod_l+0x4ea>
 80089e6:	4682      	mov	sl, r0
 80089e8:	468b      	mov	fp, r1
 80089ea:	4b2f      	ldr	r3, [pc, #188]	; (8008aa8 <_strtod_l+0x5a8>)
 80089ec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80089f0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80089f4:	4652      	mov	r2, sl
 80089f6:	465b      	mov	r3, fp
 80089f8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80089fc:	f7f7 fe1c 	bl	8000638 <__aeabi_dmul>
 8008a00:	4b2a      	ldr	r3, [pc, #168]	; (8008aac <_strtod_l+0x5ac>)
 8008a02:	460a      	mov	r2, r1
 8008a04:	400b      	ands	r3, r1
 8008a06:	492a      	ldr	r1, [pc, #168]	; (8008ab0 <_strtod_l+0x5b0>)
 8008a08:	428b      	cmp	r3, r1
 8008a0a:	4682      	mov	sl, r0
 8008a0c:	d8bc      	bhi.n	8008988 <_strtod_l+0x488>
 8008a0e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008a12:	428b      	cmp	r3, r1
 8008a14:	bf86      	itte	hi
 8008a16:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008ab4 <_strtod_l+0x5b4>
 8008a1a:	f04f 3aff 	movhi.w	sl, #4294967295
 8008a1e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008a22:	2300      	movs	r3, #0
 8008a24:	9304      	str	r3, [sp, #16]
 8008a26:	e084      	b.n	8008b32 <_strtod_l+0x632>
 8008a28:	f018 0f01 	tst.w	r8, #1
 8008a2c:	d005      	beq.n	8008a3a <_strtod_l+0x53a>
 8008a2e:	9b04      	ldr	r3, [sp, #16]
 8008a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a34:	f7f7 fe00 	bl	8000638 <__aeabi_dmul>
 8008a38:	2301      	movs	r3, #1
 8008a3a:	9a04      	ldr	r2, [sp, #16]
 8008a3c:	3208      	adds	r2, #8
 8008a3e:	f109 0901 	add.w	r9, r9, #1
 8008a42:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008a46:	9204      	str	r2, [sp, #16]
 8008a48:	e7c9      	b.n	80089de <_strtod_l+0x4de>
 8008a4a:	d0ea      	beq.n	8008a22 <_strtod_l+0x522>
 8008a4c:	f1c8 0800 	rsb	r8, r8, #0
 8008a50:	f018 020f 	ands.w	r2, r8, #15
 8008a54:	d00a      	beq.n	8008a6c <_strtod_l+0x56c>
 8008a56:	4b13      	ldr	r3, [pc, #76]	; (8008aa4 <_strtod_l+0x5a4>)
 8008a58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a5c:	4650      	mov	r0, sl
 8008a5e:	4659      	mov	r1, fp
 8008a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a64:	f7f7 ff12 	bl	800088c <__aeabi_ddiv>
 8008a68:	4682      	mov	sl, r0
 8008a6a:	468b      	mov	fp, r1
 8008a6c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008a70:	d0d7      	beq.n	8008a22 <_strtod_l+0x522>
 8008a72:	f1b8 0f1f 	cmp.w	r8, #31
 8008a76:	dd1f      	ble.n	8008ab8 <_strtod_l+0x5b8>
 8008a78:	2500      	movs	r5, #0
 8008a7a:	462e      	mov	r6, r5
 8008a7c:	9507      	str	r5, [sp, #28]
 8008a7e:	9505      	str	r5, [sp, #20]
 8008a80:	2322      	movs	r3, #34	; 0x22
 8008a82:	f04f 0a00 	mov.w	sl, #0
 8008a86:	f04f 0b00 	mov.w	fp, #0
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	e786      	b.n	800899c <_strtod_l+0x49c>
 8008a8e:	bf00      	nop
 8008a90:	0800c86d 	.word	0x0800c86d
 8008a94:	0800c8ac 	.word	0x0800c8ac
 8008a98:	0800c865 	.word	0x0800c865
 8008a9c:	0800c9ec 	.word	0x0800c9ec
 8008aa0:	0800ccb3 	.word	0x0800ccb3
 8008aa4:	0800cb78 	.word	0x0800cb78
 8008aa8:	0800cb50 	.word	0x0800cb50
 8008aac:	7ff00000 	.word	0x7ff00000
 8008ab0:	7ca00000 	.word	0x7ca00000
 8008ab4:	7fefffff 	.word	0x7fefffff
 8008ab8:	f018 0310 	ands.w	r3, r8, #16
 8008abc:	bf18      	it	ne
 8008abe:	236a      	movne	r3, #106	; 0x6a
 8008ac0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008e70 <_strtod_l+0x970>
 8008ac4:	9304      	str	r3, [sp, #16]
 8008ac6:	4650      	mov	r0, sl
 8008ac8:	4659      	mov	r1, fp
 8008aca:	2300      	movs	r3, #0
 8008acc:	f018 0f01 	tst.w	r8, #1
 8008ad0:	d004      	beq.n	8008adc <_strtod_l+0x5dc>
 8008ad2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008ad6:	f7f7 fdaf 	bl	8000638 <__aeabi_dmul>
 8008ada:	2301      	movs	r3, #1
 8008adc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008ae0:	f109 0908 	add.w	r9, r9, #8
 8008ae4:	d1f2      	bne.n	8008acc <_strtod_l+0x5cc>
 8008ae6:	b10b      	cbz	r3, 8008aec <_strtod_l+0x5ec>
 8008ae8:	4682      	mov	sl, r0
 8008aea:	468b      	mov	fp, r1
 8008aec:	9b04      	ldr	r3, [sp, #16]
 8008aee:	b1c3      	cbz	r3, 8008b22 <_strtod_l+0x622>
 8008af0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008af4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	4659      	mov	r1, fp
 8008afc:	dd11      	ble.n	8008b22 <_strtod_l+0x622>
 8008afe:	2b1f      	cmp	r3, #31
 8008b00:	f340 8124 	ble.w	8008d4c <_strtod_l+0x84c>
 8008b04:	2b34      	cmp	r3, #52	; 0x34
 8008b06:	bfde      	ittt	le
 8008b08:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008b0c:	f04f 33ff 	movle.w	r3, #4294967295
 8008b10:	fa03 f202 	lslle.w	r2, r3, r2
 8008b14:	f04f 0a00 	mov.w	sl, #0
 8008b18:	bfcc      	ite	gt
 8008b1a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008b1e:	ea02 0b01 	andle.w	fp, r2, r1
 8008b22:	2200      	movs	r2, #0
 8008b24:	2300      	movs	r3, #0
 8008b26:	4650      	mov	r0, sl
 8008b28:	4659      	mov	r1, fp
 8008b2a:	f7f7 ffed 	bl	8000b08 <__aeabi_dcmpeq>
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	d1a2      	bne.n	8008a78 <_strtod_l+0x578>
 8008b32:	9b07      	ldr	r3, [sp, #28]
 8008b34:	9300      	str	r3, [sp, #0]
 8008b36:	9908      	ldr	r1, [sp, #32]
 8008b38:	462b      	mov	r3, r5
 8008b3a:	463a      	mov	r2, r7
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f001 fe63 	bl	800a808 <__s2b>
 8008b42:	9007      	str	r0, [sp, #28]
 8008b44:	2800      	cmp	r0, #0
 8008b46:	f43f af1f 	beq.w	8008988 <_strtod_l+0x488>
 8008b4a:	9b05      	ldr	r3, [sp, #20]
 8008b4c:	1b9e      	subs	r6, r3, r6
 8008b4e:	9b06      	ldr	r3, [sp, #24]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	bfb4      	ite	lt
 8008b54:	4633      	movlt	r3, r6
 8008b56:	2300      	movge	r3, #0
 8008b58:	930c      	str	r3, [sp, #48]	; 0x30
 8008b5a:	9b06      	ldr	r3, [sp, #24]
 8008b5c:	2500      	movs	r5, #0
 8008b5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008b62:	9312      	str	r3, [sp, #72]	; 0x48
 8008b64:	462e      	mov	r6, r5
 8008b66:	9b07      	ldr	r3, [sp, #28]
 8008b68:	4620      	mov	r0, r4
 8008b6a:	6859      	ldr	r1, [r3, #4]
 8008b6c:	f001 fda4 	bl	800a6b8 <_Balloc>
 8008b70:	9005      	str	r0, [sp, #20]
 8008b72:	2800      	cmp	r0, #0
 8008b74:	f43f af0c 	beq.w	8008990 <_strtod_l+0x490>
 8008b78:	9b07      	ldr	r3, [sp, #28]
 8008b7a:	691a      	ldr	r2, [r3, #16]
 8008b7c:	3202      	adds	r2, #2
 8008b7e:	f103 010c 	add.w	r1, r3, #12
 8008b82:	0092      	lsls	r2, r2, #2
 8008b84:	300c      	adds	r0, #12
 8008b86:	f001 fd89 	bl	800a69c <memcpy>
 8008b8a:	ec4b ab10 	vmov	d0, sl, fp
 8008b8e:	aa1a      	add	r2, sp, #104	; 0x68
 8008b90:	a919      	add	r1, sp, #100	; 0x64
 8008b92:	4620      	mov	r0, r4
 8008b94:	f002 f97e 	bl	800ae94 <__d2b>
 8008b98:	ec4b ab18 	vmov	d8, sl, fp
 8008b9c:	9018      	str	r0, [sp, #96]	; 0x60
 8008b9e:	2800      	cmp	r0, #0
 8008ba0:	f43f aef6 	beq.w	8008990 <_strtod_l+0x490>
 8008ba4:	2101      	movs	r1, #1
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f001 fec8 	bl	800a93c <__i2b>
 8008bac:	4606      	mov	r6, r0
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	f43f aeee 	beq.w	8008990 <_strtod_l+0x490>
 8008bb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008bb6:	9904      	ldr	r1, [sp, #16]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	bfab      	itete	ge
 8008bbc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008bbe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008bc0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008bc2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008bc6:	bfac      	ite	ge
 8008bc8:	eb03 0902 	addge.w	r9, r3, r2
 8008bcc:	1ad7      	sublt	r7, r2, r3
 8008bce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008bd0:	eba3 0801 	sub.w	r8, r3, r1
 8008bd4:	4490      	add	r8, r2
 8008bd6:	4ba1      	ldr	r3, [pc, #644]	; (8008e5c <_strtod_l+0x95c>)
 8008bd8:	f108 38ff 	add.w	r8, r8, #4294967295
 8008bdc:	4598      	cmp	r8, r3
 8008bde:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008be2:	f280 80c7 	bge.w	8008d74 <_strtod_l+0x874>
 8008be6:	eba3 0308 	sub.w	r3, r3, r8
 8008bea:	2b1f      	cmp	r3, #31
 8008bec:	eba2 0203 	sub.w	r2, r2, r3
 8008bf0:	f04f 0101 	mov.w	r1, #1
 8008bf4:	f300 80b1 	bgt.w	8008d5a <_strtod_l+0x85a>
 8008bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bfc:	930d      	str	r3, [sp, #52]	; 0x34
 8008bfe:	2300      	movs	r3, #0
 8008c00:	9308      	str	r3, [sp, #32]
 8008c02:	eb09 0802 	add.w	r8, r9, r2
 8008c06:	9b04      	ldr	r3, [sp, #16]
 8008c08:	45c1      	cmp	r9, r8
 8008c0a:	4417      	add	r7, r2
 8008c0c:	441f      	add	r7, r3
 8008c0e:	464b      	mov	r3, r9
 8008c10:	bfa8      	it	ge
 8008c12:	4643      	movge	r3, r8
 8008c14:	42bb      	cmp	r3, r7
 8008c16:	bfa8      	it	ge
 8008c18:	463b      	movge	r3, r7
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	bfc2      	ittt	gt
 8008c1e:	eba8 0803 	subgt.w	r8, r8, r3
 8008c22:	1aff      	subgt	r7, r7, r3
 8008c24:	eba9 0903 	subgt.w	r9, r9, r3
 8008c28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	dd17      	ble.n	8008c5e <_strtod_l+0x75e>
 8008c2e:	4631      	mov	r1, r6
 8008c30:	461a      	mov	r2, r3
 8008c32:	4620      	mov	r0, r4
 8008c34:	f001 ff42 	bl	800aabc <__pow5mult>
 8008c38:	4606      	mov	r6, r0
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	f43f aea8 	beq.w	8008990 <_strtod_l+0x490>
 8008c40:	4601      	mov	r1, r0
 8008c42:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008c44:	4620      	mov	r0, r4
 8008c46:	f001 fe8f 	bl	800a968 <__multiply>
 8008c4a:	900b      	str	r0, [sp, #44]	; 0x2c
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	f43f ae9f 	beq.w	8008990 <_strtod_l+0x490>
 8008c52:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008c54:	4620      	mov	r0, r4
 8008c56:	f001 fd6f 	bl	800a738 <_Bfree>
 8008c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c5c:	9318      	str	r3, [sp, #96]	; 0x60
 8008c5e:	f1b8 0f00 	cmp.w	r8, #0
 8008c62:	f300 808c 	bgt.w	8008d7e <_strtod_l+0x87e>
 8008c66:	9b06      	ldr	r3, [sp, #24]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	dd08      	ble.n	8008c7e <_strtod_l+0x77e>
 8008c6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c6e:	9905      	ldr	r1, [sp, #20]
 8008c70:	4620      	mov	r0, r4
 8008c72:	f001 ff23 	bl	800aabc <__pow5mult>
 8008c76:	9005      	str	r0, [sp, #20]
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	f43f ae89 	beq.w	8008990 <_strtod_l+0x490>
 8008c7e:	2f00      	cmp	r7, #0
 8008c80:	dd08      	ble.n	8008c94 <_strtod_l+0x794>
 8008c82:	9905      	ldr	r1, [sp, #20]
 8008c84:	463a      	mov	r2, r7
 8008c86:	4620      	mov	r0, r4
 8008c88:	f001 ff72 	bl	800ab70 <__lshift>
 8008c8c:	9005      	str	r0, [sp, #20]
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	f43f ae7e 	beq.w	8008990 <_strtod_l+0x490>
 8008c94:	f1b9 0f00 	cmp.w	r9, #0
 8008c98:	dd08      	ble.n	8008cac <_strtod_l+0x7ac>
 8008c9a:	4631      	mov	r1, r6
 8008c9c:	464a      	mov	r2, r9
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	f001 ff66 	bl	800ab70 <__lshift>
 8008ca4:	4606      	mov	r6, r0
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	f43f ae72 	beq.w	8008990 <_strtod_l+0x490>
 8008cac:	9a05      	ldr	r2, [sp, #20]
 8008cae:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f001 ffe9 	bl	800ac88 <__mdiff>
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	f43f ae69 	beq.w	8008990 <_strtod_l+0x490>
 8008cbe:	68c3      	ldr	r3, [r0, #12]
 8008cc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	60c3      	str	r3, [r0, #12]
 8008cc6:	4631      	mov	r1, r6
 8008cc8:	f001 ffc2 	bl	800ac50 <__mcmp>
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	da60      	bge.n	8008d92 <_strtod_l+0x892>
 8008cd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cd2:	ea53 030a 	orrs.w	r3, r3, sl
 8008cd6:	f040 8082 	bne.w	8008dde <_strtod_l+0x8de>
 8008cda:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d17d      	bne.n	8008dde <_strtod_l+0x8de>
 8008ce2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008ce6:	0d1b      	lsrs	r3, r3, #20
 8008ce8:	051b      	lsls	r3, r3, #20
 8008cea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008cee:	d976      	bls.n	8008dde <_strtod_l+0x8de>
 8008cf0:	696b      	ldr	r3, [r5, #20]
 8008cf2:	b913      	cbnz	r3, 8008cfa <_strtod_l+0x7fa>
 8008cf4:	692b      	ldr	r3, [r5, #16]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	dd71      	ble.n	8008dde <_strtod_l+0x8de>
 8008cfa:	4629      	mov	r1, r5
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	4620      	mov	r0, r4
 8008d00:	f001 ff36 	bl	800ab70 <__lshift>
 8008d04:	4631      	mov	r1, r6
 8008d06:	4605      	mov	r5, r0
 8008d08:	f001 ffa2 	bl	800ac50 <__mcmp>
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	dd66      	ble.n	8008dde <_strtod_l+0x8de>
 8008d10:	9904      	ldr	r1, [sp, #16]
 8008d12:	4a53      	ldr	r2, [pc, #332]	; (8008e60 <_strtod_l+0x960>)
 8008d14:	465b      	mov	r3, fp
 8008d16:	2900      	cmp	r1, #0
 8008d18:	f000 8081 	beq.w	8008e1e <_strtod_l+0x91e>
 8008d1c:	ea02 010b 	and.w	r1, r2, fp
 8008d20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008d24:	dc7b      	bgt.n	8008e1e <_strtod_l+0x91e>
 8008d26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008d2a:	f77f aea9 	ble.w	8008a80 <_strtod_l+0x580>
 8008d2e:	4b4d      	ldr	r3, [pc, #308]	; (8008e64 <_strtod_l+0x964>)
 8008d30:	4650      	mov	r0, sl
 8008d32:	4659      	mov	r1, fp
 8008d34:	2200      	movs	r2, #0
 8008d36:	f7f7 fc7f 	bl	8000638 <__aeabi_dmul>
 8008d3a:	460b      	mov	r3, r1
 8008d3c:	4303      	orrs	r3, r0
 8008d3e:	bf08      	it	eq
 8008d40:	2322      	moveq	r3, #34	; 0x22
 8008d42:	4682      	mov	sl, r0
 8008d44:	468b      	mov	fp, r1
 8008d46:	bf08      	it	eq
 8008d48:	6023      	streq	r3, [r4, #0]
 8008d4a:	e62b      	b.n	80089a4 <_strtod_l+0x4a4>
 8008d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d50:	fa02 f303 	lsl.w	r3, r2, r3
 8008d54:	ea03 0a0a 	and.w	sl, r3, sl
 8008d58:	e6e3      	b.n	8008b22 <_strtod_l+0x622>
 8008d5a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008d5e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008d62:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008d66:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008d6a:	fa01 f308 	lsl.w	r3, r1, r8
 8008d6e:	9308      	str	r3, [sp, #32]
 8008d70:	910d      	str	r1, [sp, #52]	; 0x34
 8008d72:	e746      	b.n	8008c02 <_strtod_l+0x702>
 8008d74:	2300      	movs	r3, #0
 8008d76:	9308      	str	r3, [sp, #32]
 8008d78:	2301      	movs	r3, #1
 8008d7a:	930d      	str	r3, [sp, #52]	; 0x34
 8008d7c:	e741      	b.n	8008c02 <_strtod_l+0x702>
 8008d7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008d80:	4642      	mov	r2, r8
 8008d82:	4620      	mov	r0, r4
 8008d84:	f001 fef4 	bl	800ab70 <__lshift>
 8008d88:	9018      	str	r0, [sp, #96]	; 0x60
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	f47f af6b 	bne.w	8008c66 <_strtod_l+0x766>
 8008d90:	e5fe      	b.n	8008990 <_strtod_l+0x490>
 8008d92:	465f      	mov	r7, fp
 8008d94:	d16e      	bne.n	8008e74 <_strtod_l+0x974>
 8008d96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d9c:	b342      	cbz	r2, 8008df0 <_strtod_l+0x8f0>
 8008d9e:	4a32      	ldr	r2, [pc, #200]	; (8008e68 <_strtod_l+0x968>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d128      	bne.n	8008df6 <_strtod_l+0x8f6>
 8008da4:	9b04      	ldr	r3, [sp, #16]
 8008da6:	4651      	mov	r1, sl
 8008da8:	b1eb      	cbz	r3, 8008de6 <_strtod_l+0x8e6>
 8008daa:	4b2d      	ldr	r3, [pc, #180]	; (8008e60 <_strtod_l+0x960>)
 8008dac:	403b      	ands	r3, r7
 8008dae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008db2:	f04f 32ff 	mov.w	r2, #4294967295
 8008db6:	d819      	bhi.n	8008dec <_strtod_l+0x8ec>
 8008db8:	0d1b      	lsrs	r3, r3, #20
 8008dba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc2:	4299      	cmp	r1, r3
 8008dc4:	d117      	bne.n	8008df6 <_strtod_l+0x8f6>
 8008dc6:	4b29      	ldr	r3, [pc, #164]	; (8008e6c <_strtod_l+0x96c>)
 8008dc8:	429f      	cmp	r7, r3
 8008dca:	d102      	bne.n	8008dd2 <_strtod_l+0x8d2>
 8008dcc:	3101      	adds	r1, #1
 8008dce:	f43f addf 	beq.w	8008990 <_strtod_l+0x490>
 8008dd2:	4b23      	ldr	r3, [pc, #140]	; (8008e60 <_strtod_l+0x960>)
 8008dd4:	403b      	ands	r3, r7
 8008dd6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008dda:	f04f 0a00 	mov.w	sl, #0
 8008dde:	9b04      	ldr	r3, [sp, #16]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1a4      	bne.n	8008d2e <_strtod_l+0x82e>
 8008de4:	e5de      	b.n	80089a4 <_strtod_l+0x4a4>
 8008de6:	f04f 33ff 	mov.w	r3, #4294967295
 8008dea:	e7ea      	b.n	8008dc2 <_strtod_l+0x8c2>
 8008dec:	4613      	mov	r3, r2
 8008dee:	e7e8      	b.n	8008dc2 <_strtod_l+0x8c2>
 8008df0:	ea53 030a 	orrs.w	r3, r3, sl
 8008df4:	d08c      	beq.n	8008d10 <_strtod_l+0x810>
 8008df6:	9b08      	ldr	r3, [sp, #32]
 8008df8:	b1db      	cbz	r3, 8008e32 <_strtod_l+0x932>
 8008dfa:	423b      	tst	r3, r7
 8008dfc:	d0ef      	beq.n	8008dde <_strtod_l+0x8de>
 8008dfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e00:	9a04      	ldr	r2, [sp, #16]
 8008e02:	4650      	mov	r0, sl
 8008e04:	4659      	mov	r1, fp
 8008e06:	b1c3      	cbz	r3, 8008e3a <_strtod_l+0x93a>
 8008e08:	f7ff fb5b 	bl	80084c2 <sulp>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	460b      	mov	r3, r1
 8008e10:	ec51 0b18 	vmov	r0, r1, d8
 8008e14:	f7f7 fa5a 	bl	80002cc <__adddf3>
 8008e18:	4682      	mov	sl, r0
 8008e1a:	468b      	mov	fp, r1
 8008e1c:	e7df      	b.n	8008dde <_strtod_l+0x8de>
 8008e1e:	4013      	ands	r3, r2
 8008e20:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008e24:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008e28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008e2c:	f04f 3aff 	mov.w	sl, #4294967295
 8008e30:	e7d5      	b.n	8008dde <_strtod_l+0x8de>
 8008e32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e34:	ea13 0f0a 	tst.w	r3, sl
 8008e38:	e7e0      	b.n	8008dfc <_strtod_l+0x8fc>
 8008e3a:	f7ff fb42 	bl	80084c2 <sulp>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	460b      	mov	r3, r1
 8008e42:	ec51 0b18 	vmov	r0, r1, d8
 8008e46:	f7f7 fa3f 	bl	80002c8 <__aeabi_dsub>
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	4682      	mov	sl, r0
 8008e50:	468b      	mov	fp, r1
 8008e52:	f7f7 fe59 	bl	8000b08 <__aeabi_dcmpeq>
 8008e56:	2800      	cmp	r0, #0
 8008e58:	d0c1      	beq.n	8008dde <_strtod_l+0x8de>
 8008e5a:	e611      	b.n	8008a80 <_strtod_l+0x580>
 8008e5c:	fffffc02 	.word	0xfffffc02
 8008e60:	7ff00000 	.word	0x7ff00000
 8008e64:	39500000 	.word	0x39500000
 8008e68:	000fffff 	.word	0x000fffff
 8008e6c:	7fefffff 	.word	0x7fefffff
 8008e70:	0800c8c0 	.word	0x0800c8c0
 8008e74:	4631      	mov	r1, r6
 8008e76:	4628      	mov	r0, r5
 8008e78:	f002 f868 	bl	800af4c <__ratio>
 8008e7c:	ec59 8b10 	vmov	r8, r9, d0
 8008e80:	ee10 0a10 	vmov	r0, s0
 8008e84:	2200      	movs	r2, #0
 8008e86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	f7f7 fe50 	bl	8000b30 <__aeabi_dcmple>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	d07a      	beq.n	8008f8a <_strtod_l+0xa8a>
 8008e94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d04a      	beq.n	8008f30 <_strtod_l+0xa30>
 8008e9a:	4b95      	ldr	r3, [pc, #596]	; (80090f0 <_strtod_l+0xbf0>)
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ea2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80090f0 <_strtod_l+0xbf0>
 8008ea6:	f04f 0800 	mov.w	r8, #0
 8008eaa:	4b92      	ldr	r3, [pc, #584]	; (80090f4 <_strtod_l+0xbf4>)
 8008eac:	403b      	ands	r3, r7
 8008eae:	930d      	str	r3, [sp, #52]	; 0x34
 8008eb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008eb2:	4b91      	ldr	r3, [pc, #580]	; (80090f8 <_strtod_l+0xbf8>)
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	f040 80b0 	bne.w	800901a <_strtod_l+0xb1a>
 8008eba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ebe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008ec2:	ec4b ab10 	vmov	d0, sl, fp
 8008ec6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008eca:	f001 ff67 	bl	800ad9c <__ulp>
 8008ece:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ed2:	ec53 2b10 	vmov	r2, r3, d0
 8008ed6:	f7f7 fbaf 	bl	8000638 <__aeabi_dmul>
 8008eda:	4652      	mov	r2, sl
 8008edc:	465b      	mov	r3, fp
 8008ede:	f7f7 f9f5 	bl	80002cc <__adddf3>
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	4983      	ldr	r1, [pc, #524]	; (80090f4 <_strtod_l+0xbf4>)
 8008ee6:	4a85      	ldr	r2, [pc, #532]	; (80090fc <_strtod_l+0xbfc>)
 8008ee8:	4019      	ands	r1, r3
 8008eea:	4291      	cmp	r1, r2
 8008eec:	4682      	mov	sl, r0
 8008eee:	d960      	bls.n	8008fb2 <_strtod_l+0xab2>
 8008ef0:	ee18 3a90 	vmov	r3, s17
 8008ef4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d104      	bne.n	8008f06 <_strtod_l+0xa06>
 8008efc:	ee18 3a10 	vmov	r3, s16
 8008f00:	3301      	adds	r3, #1
 8008f02:	f43f ad45 	beq.w	8008990 <_strtod_l+0x490>
 8008f06:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009108 <_strtod_l+0xc08>
 8008f0a:	f04f 3aff 	mov.w	sl, #4294967295
 8008f0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008f10:	4620      	mov	r0, r4
 8008f12:	f001 fc11 	bl	800a738 <_Bfree>
 8008f16:	9905      	ldr	r1, [sp, #20]
 8008f18:	4620      	mov	r0, r4
 8008f1a:	f001 fc0d 	bl	800a738 <_Bfree>
 8008f1e:	4631      	mov	r1, r6
 8008f20:	4620      	mov	r0, r4
 8008f22:	f001 fc09 	bl	800a738 <_Bfree>
 8008f26:	4629      	mov	r1, r5
 8008f28:	4620      	mov	r0, r4
 8008f2a:	f001 fc05 	bl	800a738 <_Bfree>
 8008f2e:	e61a      	b.n	8008b66 <_strtod_l+0x666>
 8008f30:	f1ba 0f00 	cmp.w	sl, #0
 8008f34:	d11b      	bne.n	8008f6e <_strtod_l+0xa6e>
 8008f36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f3a:	b9f3      	cbnz	r3, 8008f7a <_strtod_l+0xa7a>
 8008f3c:	4b6c      	ldr	r3, [pc, #432]	; (80090f0 <_strtod_l+0xbf0>)
 8008f3e:	2200      	movs	r2, #0
 8008f40:	4640      	mov	r0, r8
 8008f42:	4649      	mov	r1, r9
 8008f44:	f7f7 fdea 	bl	8000b1c <__aeabi_dcmplt>
 8008f48:	b9d0      	cbnz	r0, 8008f80 <_strtod_l+0xa80>
 8008f4a:	4640      	mov	r0, r8
 8008f4c:	4649      	mov	r1, r9
 8008f4e:	4b6c      	ldr	r3, [pc, #432]	; (8009100 <_strtod_l+0xc00>)
 8008f50:	2200      	movs	r2, #0
 8008f52:	f7f7 fb71 	bl	8000638 <__aeabi_dmul>
 8008f56:	4680      	mov	r8, r0
 8008f58:	4689      	mov	r9, r1
 8008f5a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008f5e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008f62:	9315      	str	r3, [sp, #84]	; 0x54
 8008f64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008f68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008f6c:	e79d      	b.n	8008eaa <_strtod_l+0x9aa>
 8008f6e:	f1ba 0f01 	cmp.w	sl, #1
 8008f72:	d102      	bne.n	8008f7a <_strtod_l+0xa7a>
 8008f74:	2f00      	cmp	r7, #0
 8008f76:	f43f ad83 	beq.w	8008a80 <_strtod_l+0x580>
 8008f7a:	4b62      	ldr	r3, [pc, #392]	; (8009104 <_strtod_l+0xc04>)
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	e78e      	b.n	8008e9e <_strtod_l+0x99e>
 8008f80:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009100 <_strtod_l+0xc00>
 8008f84:	f04f 0800 	mov.w	r8, #0
 8008f88:	e7e7      	b.n	8008f5a <_strtod_l+0xa5a>
 8008f8a:	4b5d      	ldr	r3, [pc, #372]	; (8009100 <_strtod_l+0xc00>)
 8008f8c:	4640      	mov	r0, r8
 8008f8e:	4649      	mov	r1, r9
 8008f90:	2200      	movs	r2, #0
 8008f92:	f7f7 fb51 	bl	8000638 <__aeabi_dmul>
 8008f96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f98:	4680      	mov	r8, r0
 8008f9a:	4689      	mov	r9, r1
 8008f9c:	b933      	cbnz	r3, 8008fac <_strtod_l+0xaac>
 8008f9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008fa2:	900e      	str	r0, [sp, #56]	; 0x38
 8008fa4:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fa6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008faa:	e7dd      	b.n	8008f68 <_strtod_l+0xa68>
 8008fac:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008fb0:	e7f9      	b.n	8008fa6 <_strtod_l+0xaa6>
 8008fb2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008fb6:	9b04      	ldr	r3, [sp, #16]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1a8      	bne.n	8008f0e <_strtod_l+0xa0e>
 8008fbc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008fc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008fc2:	0d1b      	lsrs	r3, r3, #20
 8008fc4:	051b      	lsls	r3, r3, #20
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d1a1      	bne.n	8008f0e <_strtod_l+0xa0e>
 8008fca:	4640      	mov	r0, r8
 8008fcc:	4649      	mov	r1, r9
 8008fce:	f7f7 fe93 	bl	8000cf8 <__aeabi_d2lz>
 8008fd2:	f7f7 fb03 	bl	80005dc <__aeabi_l2d>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	460b      	mov	r3, r1
 8008fda:	4640      	mov	r0, r8
 8008fdc:	4649      	mov	r1, r9
 8008fde:	f7f7 f973 	bl	80002c8 <__aeabi_dsub>
 8008fe2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fe4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008fe8:	ea43 030a 	orr.w	r3, r3, sl
 8008fec:	4313      	orrs	r3, r2
 8008fee:	4680      	mov	r8, r0
 8008ff0:	4689      	mov	r9, r1
 8008ff2:	d055      	beq.n	80090a0 <_strtod_l+0xba0>
 8008ff4:	a336      	add	r3, pc, #216	; (adr r3, 80090d0 <_strtod_l+0xbd0>)
 8008ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffa:	f7f7 fd8f 	bl	8000b1c <__aeabi_dcmplt>
 8008ffe:	2800      	cmp	r0, #0
 8009000:	f47f acd0 	bne.w	80089a4 <_strtod_l+0x4a4>
 8009004:	a334      	add	r3, pc, #208	; (adr r3, 80090d8 <_strtod_l+0xbd8>)
 8009006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800900a:	4640      	mov	r0, r8
 800900c:	4649      	mov	r1, r9
 800900e:	f7f7 fda3 	bl	8000b58 <__aeabi_dcmpgt>
 8009012:	2800      	cmp	r0, #0
 8009014:	f43f af7b 	beq.w	8008f0e <_strtod_l+0xa0e>
 8009018:	e4c4      	b.n	80089a4 <_strtod_l+0x4a4>
 800901a:	9b04      	ldr	r3, [sp, #16]
 800901c:	b333      	cbz	r3, 800906c <_strtod_l+0xb6c>
 800901e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009020:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009024:	d822      	bhi.n	800906c <_strtod_l+0xb6c>
 8009026:	a32e      	add	r3, pc, #184	; (adr r3, 80090e0 <_strtod_l+0xbe0>)
 8009028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800902c:	4640      	mov	r0, r8
 800902e:	4649      	mov	r1, r9
 8009030:	f7f7 fd7e 	bl	8000b30 <__aeabi_dcmple>
 8009034:	b1a0      	cbz	r0, 8009060 <_strtod_l+0xb60>
 8009036:	4649      	mov	r1, r9
 8009038:	4640      	mov	r0, r8
 800903a:	f7f7 fdd5 	bl	8000be8 <__aeabi_d2uiz>
 800903e:	2801      	cmp	r0, #1
 8009040:	bf38      	it	cc
 8009042:	2001      	movcc	r0, #1
 8009044:	f7f7 fa7e 	bl	8000544 <__aeabi_ui2d>
 8009048:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800904a:	4680      	mov	r8, r0
 800904c:	4689      	mov	r9, r1
 800904e:	bb23      	cbnz	r3, 800909a <_strtod_l+0xb9a>
 8009050:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009054:	9010      	str	r0, [sp, #64]	; 0x40
 8009056:	9311      	str	r3, [sp, #68]	; 0x44
 8009058:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800905c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009062:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009064:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009068:	1a9b      	subs	r3, r3, r2
 800906a:	9309      	str	r3, [sp, #36]	; 0x24
 800906c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009070:	eeb0 0a48 	vmov.f32	s0, s16
 8009074:	eef0 0a68 	vmov.f32	s1, s17
 8009078:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800907c:	f001 fe8e 	bl	800ad9c <__ulp>
 8009080:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009084:	ec53 2b10 	vmov	r2, r3, d0
 8009088:	f7f7 fad6 	bl	8000638 <__aeabi_dmul>
 800908c:	ec53 2b18 	vmov	r2, r3, d8
 8009090:	f7f7 f91c 	bl	80002cc <__adddf3>
 8009094:	4682      	mov	sl, r0
 8009096:	468b      	mov	fp, r1
 8009098:	e78d      	b.n	8008fb6 <_strtod_l+0xab6>
 800909a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800909e:	e7db      	b.n	8009058 <_strtod_l+0xb58>
 80090a0:	a311      	add	r3, pc, #68	; (adr r3, 80090e8 <_strtod_l+0xbe8>)
 80090a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a6:	f7f7 fd39 	bl	8000b1c <__aeabi_dcmplt>
 80090aa:	e7b2      	b.n	8009012 <_strtod_l+0xb12>
 80090ac:	2300      	movs	r3, #0
 80090ae:	930a      	str	r3, [sp, #40]	; 0x28
 80090b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80090b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090b4:	6013      	str	r3, [r2, #0]
 80090b6:	f7ff ba6b 	b.w	8008590 <_strtod_l+0x90>
 80090ba:	2a65      	cmp	r2, #101	; 0x65
 80090bc:	f43f ab5f 	beq.w	800877e <_strtod_l+0x27e>
 80090c0:	2a45      	cmp	r2, #69	; 0x45
 80090c2:	f43f ab5c 	beq.w	800877e <_strtod_l+0x27e>
 80090c6:	2301      	movs	r3, #1
 80090c8:	f7ff bb94 	b.w	80087f4 <_strtod_l+0x2f4>
 80090cc:	f3af 8000 	nop.w
 80090d0:	94a03595 	.word	0x94a03595
 80090d4:	3fdfffff 	.word	0x3fdfffff
 80090d8:	35afe535 	.word	0x35afe535
 80090dc:	3fe00000 	.word	0x3fe00000
 80090e0:	ffc00000 	.word	0xffc00000
 80090e4:	41dfffff 	.word	0x41dfffff
 80090e8:	94a03595 	.word	0x94a03595
 80090ec:	3fcfffff 	.word	0x3fcfffff
 80090f0:	3ff00000 	.word	0x3ff00000
 80090f4:	7ff00000 	.word	0x7ff00000
 80090f8:	7fe00000 	.word	0x7fe00000
 80090fc:	7c9fffff 	.word	0x7c9fffff
 8009100:	3fe00000 	.word	0x3fe00000
 8009104:	bff00000 	.word	0xbff00000
 8009108:	7fefffff 	.word	0x7fefffff

0800910c <_strtod_r>:
 800910c:	4b01      	ldr	r3, [pc, #4]	; (8009114 <_strtod_r+0x8>)
 800910e:	f7ff b9f7 	b.w	8008500 <_strtod_l>
 8009112:	bf00      	nop
 8009114:	20000078 	.word	0x20000078

08009118 <_strtol_l.constprop.0>:
 8009118:	2b01      	cmp	r3, #1
 800911a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800911e:	d001      	beq.n	8009124 <_strtol_l.constprop.0+0xc>
 8009120:	2b24      	cmp	r3, #36	; 0x24
 8009122:	d906      	bls.n	8009132 <_strtol_l.constprop.0+0x1a>
 8009124:	f7fe fa56 	bl	80075d4 <__errno>
 8009128:	2316      	movs	r3, #22
 800912a:	6003      	str	r3, [r0, #0]
 800912c:	2000      	movs	r0, #0
 800912e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009132:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009218 <_strtol_l.constprop.0+0x100>
 8009136:	460d      	mov	r5, r1
 8009138:	462e      	mov	r6, r5
 800913a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800913e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009142:	f017 0708 	ands.w	r7, r7, #8
 8009146:	d1f7      	bne.n	8009138 <_strtol_l.constprop.0+0x20>
 8009148:	2c2d      	cmp	r4, #45	; 0x2d
 800914a:	d132      	bne.n	80091b2 <_strtol_l.constprop.0+0x9a>
 800914c:	782c      	ldrb	r4, [r5, #0]
 800914e:	2701      	movs	r7, #1
 8009150:	1cb5      	adds	r5, r6, #2
 8009152:	2b00      	cmp	r3, #0
 8009154:	d05b      	beq.n	800920e <_strtol_l.constprop.0+0xf6>
 8009156:	2b10      	cmp	r3, #16
 8009158:	d109      	bne.n	800916e <_strtol_l.constprop.0+0x56>
 800915a:	2c30      	cmp	r4, #48	; 0x30
 800915c:	d107      	bne.n	800916e <_strtol_l.constprop.0+0x56>
 800915e:	782c      	ldrb	r4, [r5, #0]
 8009160:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009164:	2c58      	cmp	r4, #88	; 0x58
 8009166:	d14d      	bne.n	8009204 <_strtol_l.constprop.0+0xec>
 8009168:	786c      	ldrb	r4, [r5, #1]
 800916a:	2310      	movs	r3, #16
 800916c:	3502      	adds	r5, #2
 800916e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009172:	f108 38ff 	add.w	r8, r8, #4294967295
 8009176:	f04f 0c00 	mov.w	ip, #0
 800917a:	fbb8 f9f3 	udiv	r9, r8, r3
 800917e:	4666      	mov	r6, ip
 8009180:	fb03 8a19 	mls	sl, r3, r9, r8
 8009184:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009188:	f1be 0f09 	cmp.w	lr, #9
 800918c:	d816      	bhi.n	80091bc <_strtol_l.constprop.0+0xa4>
 800918e:	4674      	mov	r4, lr
 8009190:	42a3      	cmp	r3, r4
 8009192:	dd24      	ble.n	80091de <_strtol_l.constprop.0+0xc6>
 8009194:	f1bc 0f00 	cmp.w	ip, #0
 8009198:	db1e      	blt.n	80091d8 <_strtol_l.constprop.0+0xc0>
 800919a:	45b1      	cmp	r9, r6
 800919c:	d31c      	bcc.n	80091d8 <_strtol_l.constprop.0+0xc0>
 800919e:	d101      	bne.n	80091a4 <_strtol_l.constprop.0+0x8c>
 80091a0:	45a2      	cmp	sl, r4
 80091a2:	db19      	blt.n	80091d8 <_strtol_l.constprop.0+0xc0>
 80091a4:	fb06 4603 	mla	r6, r6, r3, r4
 80091a8:	f04f 0c01 	mov.w	ip, #1
 80091ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091b0:	e7e8      	b.n	8009184 <_strtol_l.constprop.0+0x6c>
 80091b2:	2c2b      	cmp	r4, #43	; 0x2b
 80091b4:	bf04      	itt	eq
 80091b6:	782c      	ldrbeq	r4, [r5, #0]
 80091b8:	1cb5      	addeq	r5, r6, #2
 80091ba:	e7ca      	b.n	8009152 <_strtol_l.constprop.0+0x3a>
 80091bc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80091c0:	f1be 0f19 	cmp.w	lr, #25
 80091c4:	d801      	bhi.n	80091ca <_strtol_l.constprop.0+0xb2>
 80091c6:	3c37      	subs	r4, #55	; 0x37
 80091c8:	e7e2      	b.n	8009190 <_strtol_l.constprop.0+0x78>
 80091ca:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80091ce:	f1be 0f19 	cmp.w	lr, #25
 80091d2:	d804      	bhi.n	80091de <_strtol_l.constprop.0+0xc6>
 80091d4:	3c57      	subs	r4, #87	; 0x57
 80091d6:	e7db      	b.n	8009190 <_strtol_l.constprop.0+0x78>
 80091d8:	f04f 3cff 	mov.w	ip, #4294967295
 80091dc:	e7e6      	b.n	80091ac <_strtol_l.constprop.0+0x94>
 80091de:	f1bc 0f00 	cmp.w	ip, #0
 80091e2:	da05      	bge.n	80091f0 <_strtol_l.constprop.0+0xd8>
 80091e4:	2322      	movs	r3, #34	; 0x22
 80091e6:	6003      	str	r3, [r0, #0]
 80091e8:	4646      	mov	r6, r8
 80091ea:	b942      	cbnz	r2, 80091fe <_strtol_l.constprop.0+0xe6>
 80091ec:	4630      	mov	r0, r6
 80091ee:	e79e      	b.n	800912e <_strtol_l.constprop.0+0x16>
 80091f0:	b107      	cbz	r7, 80091f4 <_strtol_l.constprop.0+0xdc>
 80091f2:	4276      	negs	r6, r6
 80091f4:	2a00      	cmp	r2, #0
 80091f6:	d0f9      	beq.n	80091ec <_strtol_l.constprop.0+0xd4>
 80091f8:	f1bc 0f00 	cmp.w	ip, #0
 80091fc:	d000      	beq.n	8009200 <_strtol_l.constprop.0+0xe8>
 80091fe:	1e69      	subs	r1, r5, #1
 8009200:	6011      	str	r1, [r2, #0]
 8009202:	e7f3      	b.n	80091ec <_strtol_l.constprop.0+0xd4>
 8009204:	2430      	movs	r4, #48	; 0x30
 8009206:	2b00      	cmp	r3, #0
 8009208:	d1b1      	bne.n	800916e <_strtol_l.constprop.0+0x56>
 800920a:	2308      	movs	r3, #8
 800920c:	e7af      	b.n	800916e <_strtol_l.constprop.0+0x56>
 800920e:	2c30      	cmp	r4, #48	; 0x30
 8009210:	d0a5      	beq.n	800915e <_strtol_l.constprop.0+0x46>
 8009212:	230a      	movs	r3, #10
 8009214:	e7ab      	b.n	800916e <_strtol_l.constprop.0+0x56>
 8009216:	bf00      	nop
 8009218:	0800c8e9 	.word	0x0800c8e9

0800921c <_strtol_r>:
 800921c:	f7ff bf7c 	b.w	8009118 <_strtol_l.constprop.0>

08009220 <_write_r>:
 8009220:	b538      	push	{r3, r4, r5, lr}
 8009222:	4d07      	ldr	r5, [pc, #28]	; (8009240 <_write_r+0x20>)
 8009224:	4604      	mov	r4, r0
 8009226:	4608      	mov	r0, r1
 8009228:	4611      	mov	r1, r2
 800922a:	2200      	movs	r2, #0
 800922c:	602a      	str	r2, [r5, #0]
 800922e:	461a      	mov	r2, r3
 8009230:	f7f8 ff19 	bl	8002066 <_write>
 8009234:	1c43      	adds	r3, r0, #1
 8009236:	d102      	bne.n	800923e <_write_r+0x1e>
 8009238:	682b      	ldr	r3, [r5, #0]
 800923a:	b103      	cbz	r3, 800923e <_write_r+0x1e>
 800923c:	6023      	str	r3, [r4, #0]
 800923e:	bd38      	pop	{r3, r4, r5, pc}
 8009240:	200005bc 	.word	0x200005bc

08009244 <_close_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4d06      	ldr	r5, [pc, #24]	; (8009260 <_close_r+0x1c>)
 8009248:	2300      	movs	r3, #0
 800924a:	4604      	mov	r4, r0
 800924c:	4608      	mov	r0, r1
 800924e:	602b      	str	r3, [r5, #0]
 8009250:	f7f8 ff25 	bl	800209e <_close>
 8009254:	1c43      	adds	r3, r0, #1
 8009256:	d102      	bne.n	800925e <_close_r+0x1a>
 8009258:	682b      	ldr	r3, [r5, #0]
 800925a:	b103      	cbz	r3, 800925e <_close_r+0x1a>
 800925c:	6023      	str	r3, [r4, #0]
 800925e:	bd38      	pop	{r3, r4, r5, pc}
 8009260:	200005bc 	.word	0x200005bc

08009264 <quorem>:
 8009264:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009268:	6903      	ldr	r3, [r0, #16]
 800926a:	690c      	ldr	r4, [r1, #16]
 800926c:	42a3      	cmp	r3, r4
 800926e:	4607      	mov	r7, r0
 8009270:	f2c0 8081 	blt.w	8009376 <quorem+0x112>
 8009274:	3c01      	subs	r4, #1
 8009276:	f101 0814 	add.w	r8, r1, #20
 800927a:	f100 0514 	add.w	r5, r0, #20
 800927e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009282:	9301      	str	r3, [sp, #4]
 8009284:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009288:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800928c:	3301      	adds	r3, #1
 800928e:	429a      	cmp	r2, r3
 8009290:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009294:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009298:	fbb2 f6f3 	udiv	r6, r2, r3
 800929c:	d331      	bcc.n	8009302 <quorem+0x9e>
 800929e:	f04f 0e00 	mov.w	lr, #0
 80092a2:	4640      	mov	r0, r8
 80092a4:	46ac      	mov	ip, r5
 80092a6:	46f2      	mov	sl, lr
 80092a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80092ac:	b293      	uxth	r3, r2
 80092ae:	fb06 e303 	mla	r3, r6, r3, lr
 80092b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80092b6:	b29b      	uxth	r3, r3
 80092b8:	ebaa 0303 	sub.w	r3, sl, r3
 80092bc:	f8dc a000 	ldr.w	sl, [ip]
 80092c0:	0c12      	lsrs	r2, r2, #16
 80092c2:	fa13 f38a 	uxtah	r3, r3, sl
 80092c6:	fb06 e202 	mla	r2, r6, r2, lr
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	9b00      	ldr	r3, [sp, #0]
 80092ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80092d2:	b292      	uxth	r2, r2
 80092d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80092d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80092dc:	f8bd 3000 	ldrh.w	r3, [sp]
 80092e0:	4581      	cmp	r9, r0
 80092e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092e6:	f84c 3b04 	str.w	r3, [ip], #4
 80092ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80092ee:	d2db      	bcs.n	80092a8 <quorem+0x44>
 80092f0:	f855 300b 	ldr.w	r3, [r5, fp]
 80092f4:	b92b      	cbnz	r3, 8009302 <quorem+0x9e>
 80092f6:	9b01      	ldr	r3, [sp, #4]
 80092f8:	3b04      	subs	r3, #4
 80092fa:	429d      	cmp	r5, r3
 80092fc:	461a      	mov	r2, r3
 80092fe:	d32e      	bcc.n	800935e <quorem+0xfa>
 8009300:	613c      	str	r4, [r7, #16]
 8009302:	4638      	mov	r0, r7
 8009304:	f001 fca4 	bl	800ac50 <__mcmp>
 8009308:	2800      	cmp	r0, #0
 800930a:	db24      	blt.n	8009356 <quorem+0xf2>
 800930c:	3601      	adds	r6, #1
 800930e:	4628      	mov	r0, r5
 8009310:	f04f 0c00 	mov.w	ip, #0
 8009314:	f858 2b04 	ldr.w	r2, [r8], #4
 8009318:	f8d0 e000 	ldr.w	lr, [r0]
 800931c:	b293      	uxth	r3, r2
 800931e:	ebac 0303 	sub.w	r3, ip, r3
 8009322:	0c12      	lsrs	r2, r2, #16
 8009324:	fa13 f38e 	uxtah	r3, r3, lr
 8009328:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800932c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009330:	b29b      	uxth	r3, r3
 8009332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009336:	45c1      	cmp	r9, r8
 8009338:	f840 3b04 	str.w	r3, [r0], #4
 800933c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009340:	d2e8      	bcs.n	8009314 <quorem+0xb0>
 8009342:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009346:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800934a:	b922      	cbnz	r2, 8009356 <quorem+0xf2>
 800934c:	3b04      	subs	r3, #4
 800934e:	429d      	cmp	r5, r3
 8009350:	461a      	mov	r2, r3
 8009352:	d30a      	bcc.n	800936a <quorem+0x106>
 8009354:	613c      	str	r4, [r7, #16]
 8009356:	4630      	mov	r0, r6
 8009358:	b003      	add	sp, #12
 800935a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800935e:	6812      	ldr	r2, [r2, #0]
 8009360:	3b04      	subs	r3, #4
 8009362:	2a00      	cmp	r2, #0
 8009364:	d1cc      	bne.n	8009300 <quorem+0x9c>
 8009366:	3c01      	subs	r4, #1
 8009368:	e7c7      	b.n	80092fa <quorem+0x96>
 800936a:	6812      	ldr	r2, [r2, #0]
 800936c:	3b04      	subs	r3, #4
 800936e:	2a00      	cmp	r2, #0
 8009370:	d1f0      	bne.n	8009354 <quorem+0xf0>
 8009372:	3c01      	subs	r4, #1
 8009374:	e7eb      	b.n	800934e <quorem+0xea>
 8009376:	2000      	movs	r0, #0
 8009378:	e7ee      	b.n	8009358 <quorem+0xf4>
 800937a:	0000      	movs	r0, r0
 800937c:	0000      	movs	r0, r0
	...

08009380 <_dtoa_r>:
 8009380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009384:	ed2d 8b04 	vpush	{d8-d9}
 8009388:	ec57 6b10 	vmov	r6, r7, d0
 800938c:	b093      	sub	sp, #76	; 0x4c
 800938e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009390:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009394:	9106      	str	r1, [sp, #24]
 8009396:	ee10 aa10 	vmov	sl, s0
 800939a:	4604      	mov	r4, r0
 800939c:	9209      	str	r2, [sp, #36]	; 0x24
 800939e:	930c      	str	r3, [sp, #48]	; 0x30
 80093a0:	46bb      	mov	fp, r7
 80093a2:	b975      	cbnz	r5, 80093c2 <_dtoa_r+0x42>
 80093a4:	2010      	movs	r0, #16
 80093a6:	f001 f95f 	bl	800a668 <malloc>
 80093aa:	4602      	mov	r2, r0
 80093ac:	6260      	str	r0, [r4, #36]	; 0x24
 80093ae:	b920      	cbnz	r0, 80093ba <_dtoa_r+0x3a>
 80093b0:	4ba7      	ldr	r3, [pc, #668]	; (8009650 <_dtoa_r+0x2d0>)
 80093b2:	21ea      	movs	r1, #234	; 0xea
 80093b4:	48a7      	ldr	r0, [pc, #668]	; (8009654 <_dtoa_r+0x2d4>)
 80093b6:	f002 fceb 	bl	800bd90 <__assert_func>
 80093ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80093be:	6005      	str	r5, [r0, #0]
 80093c0:	60c5      	str	r5, [r0, #12]
 80093c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093c4:	6819      	ldr	r1, [r3, #0]
 80093c6:	b151      	cbz	r1, 80093de <_dtoa_r+0x5e>
 80093c8:	685a      	ldr	r2, [r3, #4]
 80093ca:	604a      	str	r2, [r1, #4]
 80093cc:	2301      	movs	r3, #1
 80093ce:	4093      	lsls	r3, r2
 80093d0:	608b      	str	r3, [r1, #8]
 80093d2:	4620      	mov	r0, r4
 80093d4:	f001 f9b0 	bl	800a738 <_Bfree>
 80093d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093da:	2200      	movs	r2, #0
 80093dc:	601a      	str	r2, [r3, #0]
 80093de:	1e3b      	subs	r3, r7, #0
 80093e0:	bfaa      	itet	ge
 80093e2:	2300      	movge	r3, #0
 80093e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80093e8:	f8c8 3000 	strge.w	r3, [r8]
 80093ec:	4b9a      	ldr	r3, [pc, #616]	; (8009658 <_dtoa_r+0x2d8>)
 80093ee:	bfbc      	itt	lt
 80093f0:	2201      	movlt	r2, #1
 80093f2:	f8c8 2000 	strlt.w	r2, [r8]
 80093f6:	ea33 030b 	bics.w	r3, r3, fp
 80093fa:	d11b      	bne.n	8009434 <_dtoa_r+0xb4>
 80093fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093fe:	f242 730f 	movw	r3, #9999	; 0x270f
 8009402:	6013      	str	r3, [r2, #0]
 8009404:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009408:	4333      	orrs	r3, r6
 800940a:	f000 8592 	beq.w	8009f32 <_dtoa_r+0xbb2>
 800940e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009410:	b963      	cbnz	r3, 800942c <_dtoa_r+0xac>
 8009412:	4b92      	ldr	r3, [pc, #584]	; (800965c <_dtoa_r+0x2dc>)
 8009414:	e022      	b.n	800945c <_dtoa_r+0xdc>
 8009416:	4b92      	ldr	r3, [pc, #584]	; (8009660 <_dtoa_r+0x2e0>)
 8009418:	9301      	str	r3, [sp, #4]
 800941a:	3308      	adds	r3, #8
 800941c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800941e:	6013      	str	r3, [r2, #0]
 8009420:	9801      	ldr	r0, [sp, #4]
 8009422:	b013      	add	sp, #76	; 0x4c
 8009424:	ecbd 8b04 	vpop	{d8-d9}
 8009428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800942c:	4b8b      	ldr	r3, [pc, #556]	; (800965c <_dtoa_r+0x2dc>)
 800942e:	9301      	str	r3, [sp, #4]
 8009430:	3303      	adds	r3, #3
 8009432:	e7f3      	b.n	800941c <_dtoa_r+0x9c>
 8009434:	2200      	movs	r2, #0
 8009436:	2300      	movs	r3, #0
 8009438:	4650      	mov	r0, sl
 800943a:	4659      	mov	r1, fp
 800943c:	f7f7 fb64 	bl	8000b08 <__aeabi_dcmpeq>
 8009440:	ec4b ab19 	vmov	d9, sl, fp
 8009444:	4680      	mov	r8, r0
 8009446:	b158      	cbz	r0, 8009460 <_dtoa_r+0xe0>
 8009448:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800944a:	2301      	movs	r3, #1
 800944c:	6013      	str	r3, [r2, #0]
 800944e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009450:	2b00      	cmp	r3, #0
 8009452:	f000 856b 	beq.w	8009f2c <_dtoa_r+0xbac>
 8009456:	4883      	ldr	r0, [pc, #524]	; (8009664 <_dtoa_r+0x2e4>)
 8009458:	6018      	str	r0, [r3, #0]
 800945a:	1e43      	subs	r3, r0, #1
 800945c:	9301      	str	r3, [sp, #4]
 800945e:	e7df      	b.n	8009420 <_dtoa_r+0xa0>
 8009460:	ec4b ab10 	vmov	d0, sl, fp
 8009464:	aa10      	add	r2, sp, #64	; 0x40
 8009466:	a911      	add	r1, sp, #68	; 0x44
 8009468:	4620      	mov	r0, r4
 800946a:	f001 fd13 	bl	800ae94 <__d2b>
 800946e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009472:	ee08 0a10 	vmov	s16, r0
 8009476:	2d00      	cmp	r5, #0
 8009478:	f000 8084 	beq.w	8009584 <_dtoa_r+0x204>
 800947c:	ee19 3a90 	vmov	r3, s19
 8009480:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009484:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009488:	4656      	mov	r6, sl
 800948a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800948e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009492:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009496:	4b74      	ldr	r3, [pc, #464]	; (8009668 <_dtoa_r+0x2e8>)
 8009498:	2200      	movs	r2, #0
 800949a:	4630      	mov	r0, r6
 800949c:	4639      	mov	r1, r7
 800949e:	f7f6 ff13 	bl	80002c8 <__aeabi_dsub>
 80094a2:	a365      	add	r3, pc, #404	; (adr r3, 8009638 <_dtoa_r+0x2b8>)
 80094a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a8:	f7f7 f8c6 	bl	8000638 <__aeabi_dmul>
 80094ac:	a364      	add	r3, pc, #400	; (adr r3, 8009640 <_dtoa_r+0x2c0>)
 80094ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b2:	f7f6 ff0b 	bl	80002cc <__adddf3>
 80094b6:	4606      	mov	r6, r0
 80094b8:	4628      	mov	r0, r5
 80094ba:	460f      	mov	r7, r1
 80094bc:	f7f7 f852 	bl	8000564 <__aeabi_i2d>
 80094c0:	a361      	add	r3, pc, #388	; (adr r3, 8009648 <_dtoa_r+0x2c8>)
 80094c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c6:	f7f7 f8b7 	bl	8000638 <__aeabi_dmul>
 80094ca:	4602      	mov	r2, r0
 80094cc:	460b      	mov	r3, r1
 80094ce:	4630      	mov	r0, r6
 80094d0:	4639      	mov	r1, r7
 80094d2:	f7f6 fefb 	bl	80002cc <__adddf3>
 80094d6:	4606      	mov	r6, r0
 80094d8:	460f      	mov	r7, r1
 80094da:	f7f7 fb5d 	bl	8000b98 <__aeabi_d2iz>
 80094de:	2200      	movs	r2, #0
 80094e0:	9000      	str	r0, [sp, #0]
 80094e2:	2300      	movs	r3, #0
 80094e4:	4630      	mov	r0, r6
 80094e6:	4639      	mov	r1, r7
 80094e8:	f7f7 fb18 	bl	8000b1c <__aeabi_dcmplt>
 80094ec:	b150      	cbz	r0, 8009504 <_dtoa_r+0x184>
 80094ee:	9800      	ldr	r0, [sp, #0]
 80094f0:	f7f7 f838 	bl	8000564 <__aeabi_i2d>
 80094f4:	4632      	mov	r2, r6
 80094f6:	463b      	mov	r3, r7
 80094f8:	f7f7 fb06 	bl	8000b08 <__aeabi_dcmpeq>
 80094fc:	b910      	cbnz	r0, 8009504 <_dtoa_r+0x184>
 80094fe:	9b00      	ldr	r3, [sp, #0]
 8009500:	3b01      	subs	r3, #1
 8009502:	9300      	str	r3, [sp, #0]
 8009504:	9b00      	ldr	r3, [sp, #0]
 8009506:	2b16      	cmp	r3, #22
 8009508:	d85a      	bhi.n	80095c0 <_dtoa_r+0x240>
 800950a:	9a00      	ldr	r2, [sp, #0]
 800950c:	4b57      	ldr	r3, [pc, #348]	; (800966c <_dtoa_r+0x2ec>)
 800950e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009516:	ec51 0b19 	vmov	r0, r1, d9
 800951a:	f7f7 faff 	bl	8000b1c <__aeabi_dcmplt>
 800951e:	2800      	cmp	r0, #0
 8009520:	d050      	beq.n	80095c4 <_dtoa_r+0x244>
 8009522:	9b00      	ldr	r3, [sp, #0]
 8009524:	3b01      	subs	r3, #1
 8009526:	9300      	str	r3, [sp, #0]
 8009528:	2300      	movs	r3, #0
 800952a:	930b      	str	r3, [sp, #44]	; 0x2c
 800952c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800952e:	1b5d      	subs	r5, r3, r5
 8009530:	1e6b      	subs	r3, r5, #1
 8009532:	9305      	str	r3, [sp, #20]
 8009534:	bf45      	ittet	mi
 8009536:	f1c5 0301 	rsbmi	r3, r5, #1
 800953a:	9304      	strmi	r3, [sp, #16]
 800953c:	2300      	movpl	r3, #0
 800953e:	2300      	movmi	r3, #0
 8009540:	bf4c      	ite	mi
 8009542:	9305      	strmi	r3, [sp, #20]
 8009544:	9304      	strpl	r3, [sp, #16]
 8009546:	9b00      	ldr	r3, [sp, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	db3d      	blt.n	80095c8 <_dtoa_r+0x248>
 800954c:	9b05      	ldr	r3, [sp, #20]
 800954e:	9a00      	ldr	r2, [sp, #0]
 8009550:	920a      	str	r2, [sp, #40]	; 0x28
 8009552:	4413      	add	r3, r2
 8009554:	9305      	str	r3, [sp, #20]
 8009556:	2300      	movs	r3, #0
 8009558:	9307      	str	r3, [sp, #28]
 800955a:	9b06      	ldr	r3, [sp, #24]
 800955c:	2b09      	cmp	r3, #9
 800955e:	f200 8089 	bhi.w	8009674 <_dtoa_r+0x2f4>
 8009562:	2b05      	cmp	r3, #5
 8009564:	bfc4      	itt	gt
 8009566:	3b04      	subgt	r3, #4
 8009568:	9306      	strgt	r3, [sp, #24]
 800956a:	9b06      	ldr	r3, [sp, #24]
 800956c:	f1a3 0302 	sub.w	r3, r3, #2
 8009570:	bfcc      	ite	gt
 8009572:	2500      	movgt	r5, #0
 8009574:	2501      	movle	r5, #1
 8009576:	2b03      	cmp	r3, #3
 8009578:	f200 8087 	bhi.w	800968a <_dtoa_r+0x30a>
 800957c:	e8df f003 	tbb	[pc, r3]
 8009580:	59383a2d 	.word	0x59383a2d
 8009584:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009588:	441d      	add	r5, r3
 800958a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800958e:	2b20      	cmp	r3, #32
 8009590:	bfc1      	itttt	gt
 8009592:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009596:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800959a:	fa0b f303 	lslgt.w	r3, fp, r3
 800959e:	fa26 f000 	lsrgt.w	r0, r6, r0
 80095a2:	bfda      	itte	le
 80095a4:	f1c3 0320 	rsble	r3, r3, #32
 80095a8:	fa06 f003 	lslle.w	r0, r6, r3
 80095ac:	4318      	orrgt	r0, r3
 80095ae:	f7f6 ffc9 	bl	8000544 <__aeabi_ui2d>
 80095b2:	2301      	movs	r3, #1
 80095b4:	4606      	mov	r6, r0
 80095b6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80095ba:	3d01      	subs	r5, #1
 80095bc:	930e      	str	r3, [sp, #56]	; 0x38
 80095be:	e76a      	b.n	8009496 <_dtoa_r+0x116>
 80095c0:	2301      	movs	r3, #1
 80095c2:	e7b2      	b.n	800952a <_dtoa_r+0x1aa>
 80095c4:	900b      	str	r0, [sp, #44]	; 0x2c
 80095c6:	e7b1      	b.n	800952c <_dtoa_r+0x1ac>
 80095c8:	9b04      	ldr	r3, [sp, #16]
 80095ca:	9a00      	ldr	r2, [sp, #0]
 80095cc:	1a9b      	subs	r3, r3, r2
 80095ce:	9304      	str	r3, [sp, #16]
 80095d0:	4253      	negs	r3, r2
 80095d2:	9307      	str	r3, [sp, #28]
 80095d4:	2300      	movs	r3, #0
 80095d6:	930a      	str	r3, [sp, #40]	; 0x28
 80095d8:	e7bf      	b.n	800955a <_dtoa_r+0x1da>
 80095da:	2300      	movs	r3, #0
 80095dc:	9308      	str	r3, [sp, #32]
 80095de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	dc55      	bgt.n	8009690 <_dtoa_r+0x310>
 80095e4:	2301      	movs	r3, #1
 80095e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80095ea:	461a      	mov	r2, r3
 80095ec:	9209      	str	r2, [sp, #36]	; 0x24
 80095ee:	e00c      	b.n	800960a <_dtoa_r+0x28a>
 80095f0:	2301      	movs	r3, #1
 80095f2:	e7f3      	b.n	80095dc <_dtoa_r+0x25c>
 80095f4:	2300      	movs	r3, #0
 80095f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095f8:	9308      	str	r3, [sp, #32]
 80095fa:	9b00      	ldr	r3, [sp, #0]
 80095fc:	4413      	add	r3, r2
 80095fe:	9302      	str	r3, [sp, #8]
 8009600:	3301      	adds	r3, #1
 8009602:	2b01      	cmp	r3, #1
 8009604:	9303      	str	r3, [sp, #12]
 8009606:	bfb8      	it	lt
 8009608:	2301      	movlt	r3, #1
 800960a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800960c:	2200      	movs	r2, #0
 800960e:	6042      	str	r2, [r0, #4]
 8009610:	2204      	movs	r2, #4
 8009612:	f102 0614 	add.w	r6, r2, #20
 8009616:	429e      	cmp	r6, r3
 8009618:	6841      	ldr	r1, [r0, #4]
 800961a:	d93d      	bls.n	8009698 <_dtoa_r+0x318>
 800961c:	4620      	mov	r0, r4
 800961e:	f001 f84b 	bl	800a6b8 <_Balloc>
 8009622:	9001      	str	r0, [sp, #4]
 8009624:	2800      	cmp	r0, #0
 8009626:	d13b      	bne.n	80096a0 <_dtoa_r+0x320>
 8009628:	4b11      	ldr	r3, [pc, #68]	; (8009670 <_dtoa_r+0x2f0>)
 800962a:	4602      	mov	r2, r0
 800962c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009630:	e6c0      	b.n	80093b4 <_dtoa_r+0x34>
 8009632:	2301      	movs	r3, #1
 8009634:	e7df      	b.n	80095f6 <_dtoa_r+0x276>
 8009636:	bf00      	nop
 8009638:	636f4361 	.word	0x636f4361
 800963c:	3fd287a7 	.word	0x3fd287a7
 8009640:	8b60c8b3 	.word	0x8b60c8b3
 8009644:	3fc68a28 	.word	0x3fc68a28
 8009648:	509f79fb 	.word	0x509f79fb
 800964c:	3fd34413 	.word	0x3fd34413
 8009650:	0800c9f6 	.word	0x0800c9f6
 8009654:	0800ca0d 	.word	0x0800ca0d
 8009658:	7ff00000 	.word	0x7ff00000
 800965c:	0800c9f2 	.word	0x0800c9f2
 8009660:	0800c9e9 	.word	0x0800c9e9
 8009664:	0800cc62 	.word	0x0800cc62
 8009668:	3ff80000 	.word	0x3ff80000
 800966c:	0800cb78 	.word	0x0800cb78
 8009670:	0800ca68 	.word	0x0800ca68
 8009674:	2501      	movs	r5, #1
 8009676:	2300      	movs	r3, #0
 8009678:	9306      	str	r3, [sp, #24]
 800967a:	9508      	str	r5, [sp, #32]
 800967c:	f04f 33ff 	mov.w	r3, #4294967295
 8009680:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009684:	2200      	movs	r2, #0
 8009686:	2312      	movs	r3, #18
 8009688:	e7b0      	b.n	80095ec <_dtoa_r+0x26c>
 800968a:	2301      	movs	r3, #1
 800968c:	9308      	str	r3, [sp, #32]
 800968e:	e7f5      	b.n	800967c <_dtoa_r+0x2fc>
 8009690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009692:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009696:	e7b8      	b.n	800960a <_dtoa_r+0x28a>
 8009698:	3101      	adds	r1, #1
 800969a:	6041      	str	r1, [r0, #4]
 800969c:	0052      	lsls	r2, r2, #1
 800969e:	e7b8      	b.n	8009612 <_dtoa_r+0x292>
 80096a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096a2:	9a01      	ldr	r2, [sp, #4]
 80096a4:	601a      	str	r2, [r3, #0]
 80096a6:	9b03      	ldr	r3, [sp, #12]
 80096a8:	2b0e      	cmp	r3, #14
 80096aa:	f200 809d 	bhi.w	80097e8 <_dtoa_r+0x468>
 80096ae:	2d00      	cmp	r5, #0
 80096b0:	f000 809a 	beq.w	80097e8 <_dtoa_r+0x468>
 80096b4:	9b00      	ldr	r3, [sp, #0]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	dd32      	ble.n	8009720 <_dtoa_r+0x3a0>
 80096ba:	4ab7      	ldr	r2, [pc, #732]	; (8009998 <_dtoa_r+0x618>)
 80096bc:	f003 030f 	and.w	r3, r3, #15
 80096c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80096c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096c8:	9b00      	ldr	r3, [sp, #0]
 80096ca:	05d8      	lsls	r0, r3, #23
 80096cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80096d0:	d516      	bpl.n	8009700 <_dtoa_r+0x380>
 80096d2:	4bb2      	ldr	r3, [pc, #712]	; (800999c <_dtoa_r+0x61c>)
 80096d4:	ec51 0b19 	vmov	r0, r1, d9
 80096d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096dc:	f7f7 f8d6 	bl	800088c <__aeabi_ddiv>
 80096e0:	f007 070f 	and.w	r7, r7, #15
 80096e4:	4682      	mov	sl, r0
 80096e6:	468b      	mov	fp, r1
 80096e8:	2503      	movs	r5, #3
 80096ea:	4eac      	ldr	r6, [pc, #688]	; (800999c <_dtoa_r+0x61c>)
 80096ec:	b957      	cbnz	r7, 8009704 <_dtoa_r+0x384>
 80096ee:	4642      	mov	r2, r8
 80096f0:	464b      	mov	r3, r9
 80096f2:	4650      	mov	r0, sl
 80096f4:	4659      	mov	r1, fp
 80096f6:	f7f7 f8c9 	bl	800088c <__aeabi_ddiv>
 80096fa:	4682      	mov	sl, r0
 80096fc:	468b      	mov	fp, r1
 80096fe:	e028      	b.n	8009752 <_dtoa_r+0x3d2>
 8009700:	2502      	movs	r5, #2
 8009702:	e7f2      	b.n	80096ea <_dtoa_r+0x36a>
 8009704:	07f9      	lsls	r1, r7, #31
 8009706:	d508      	bpl.n	800971a <_dtoa_r+0x39a>
 8009708:	4640      	mov	r0, r8
 800970a:	4649      	mov	r1, r9
 800970c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009710:	f7f6 ff92 	bl	8000638 <__aeabi_dmul>
 8009714:	3501      	adds	r5, #1
 8009716:	4680      	mov	r8, r0
 8009718:	4689      	mov	r9, r1
 800971a:	107f      	asrs	r7, r7, #1
 800971c:	3608      	adds	r6, #8
 800971e:	e7e5      	b.n	80096ec <_dtoa_r+0x36c>
 8009720:	f000 809b 	beq.w	800985a <_dtoa_r+0x4da>
 8009724:	9b00      	ldr	r3, [sp, #0]
 8009726:	4f9d      	ldr	r7, [pc, #628]	; (800999c <_dtoa_r+0x61c>)
 8009728:	425e      	negs	r6, r3
 800972a:	4b9b      	ldr	r3, [pc, #620]	; (8009998 <_dtoa_r+0x618>)
 800972c:	f006 020f 	and.w	r2, r6, #15
 8009730:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009738:	ec51 0b19 	vmov	r0, r1, d9
 800973c:	f7f6 ff7c 	bl	8000638 <__aeabi_dmul>
 8009740:	1136      	asrs	r6, r6, #4
 8009742:	4682      	mov	sl, r0
 8009744:	468b      	mov	fp, r1
 8009746:	2300      	movs	r3, #0
 8009748:	2502      	movs	r5, #2
 800974a:	2e00      	cmp	r6, #0
 800974c:	d17a      	bne.n	8009844 <_dtoa_r+0x4c4>
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1d3      	bne.n	80096fa <_dtoa_r+0x37a>
 8009752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 8082 	beq.w	800985e <_dtoa_r+0x4de>
 800975a:	4b91      	ldr	r3, [pc, #580]	; (80099a0 <_dtoa_r+0x620>)
 800975c:	2200      	movs	r2, #0
 800975e:	4650      	mov	r0, sl
 8009760:	4659      	mov	r1, fp
 8009762:	f7f7 f9db 	bl	8000b1c <__aeabi_dcmplt>
 8009766:	2800      	cmp	r0, #0
 8009768:	d079      	beq.n	800985e <_dtoa_r+0x4de>
 800976a:	9b03      	ldr	r3, [sp, #12]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d076      	beq.n	800985e <_dtoa_r+0x4de>
 8009770:	9b02      	ldr	r3, [sp, #8]
 8009772:	2b00      	cmp	r3, #0
 8009774:	dd36      	ble.n	80097e4 <_dtoa_r+0x464>
 8009776:	9b00      	ldr	r3, [sp, #0]
 8009778:	4650      	mov	r0, sl
 800977a:	4659      	mov	r1, fp
 800977c:	1e5f      	subs	r7, r3, #1
 800977e:	2200      	movs	r2, #0
 8009780:	4b88      	ldr	r3, [pc, #544]	; (80099a4 <_dtoa_r+0x624>)
 8009782:	f7f6 ff59 	bl	8000638 <__aeabi_dmul>
 8009786:	9e02      	ldr	r6, [sp, #8]
 8009788:	4682      	mov	sl, r0
 800978a:	468b      	mov	fp, r1
 800978c:	3501      	adds	r5, #1
 800978e:	4628      	mov	r0, r5
 8009790:	f7f6 fee8 	bl	8000564 <__aeabi_i2d>
 8009794:	4652      	mov	r2, sl
 8009796:	465b      	mov	r3, fp
 8009798:	f7f6 ff4e 	bl	8000638 <__aeabi_dmul>
 800979c:	4b82      	ldr	r3, [pc, #520]	; (80099a8 <_dtoa_r+0x628>)
 800979e:	2200      	movs	r2, #0
 80097a0:	f7f6 fd94 	bl	80002cc <__adddf3>
 80097a4:	46d0      	mov	r8, sl
 80097a6:	46d9      	mov	r9, fp
 80097a8:	4682      	mov	sl, r0
 80097aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80097ae:	2e00      	cmp	r6, #0
 80097b0:	d158      	bne.n	8009864 <_dtoa_r+0x4e4>
 80097b2:	4b7e      	ldr	r3, [pc, #504]	; (80099ac <_dtoa_r+0x62c>)
 80097b4:	2200      	movs	r2, #0
 80097b6:	4640      	mov	r0, r8
 80097b8:	4649      	mov	r1, r9
 80097ba:	f7f6 fd85 	bl	80002c8 <__aeabi_dsub>
 80097be:	4652      	mov	r2, sl
 80097c0:	465b      	mov	r3, fp
 80097c2:	4680      	mov	r8, r0
 80097c4:	4689      	mov	r9, r1
 80097c6:	f7f7 f9c7 	bl	8000b58 <__aeabi_dcmpgt>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	f040 8295 	bne.w	8009cfa <_dtoa_r+0x97a>
 80097d0:	4652      	mov	r2, sl
 80097d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80097d6:	4640      	mov	r0, r8
 80097d8:	4649      	mov	r1, r9
 80097da:	f7f7 f99f 	bl	8000b1c <__aeabi_dcmplt>
 80097de:	2800      	cmp	r0, #0
 80097e0:	f040 8289 	bne.w	8009cf6 <_dtoa_r+0x976>
 80097e4:	ec5b ab19 	vmov	sl, fp, d9
 80097e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f2c0 8148 	blt.w	8009a80 <_dtoa_r+0x700>
 80097f0:	9a00      	ldr	r2, [sp, #0]
 80097f2:	2a0e      	cmp	r2, #14
 80097f4:	f300 8144 	bgt.w	8009a80 <_dtoa_r+0x700>
 80097f8:	4b67      	ldr	r3, [pc, #412]	; (8009998 <_dtoa_r+0x618>)
 80097fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009804:	2b00      	cmp	r3, #0
 8009806:	f280 80d5 	bge.w	80099b4 <_dtoa_r+0x634>
 800980a:	9b03      	ldr	r3, [sp, #12]
 800980c:	2b00      	cmp	r3, #0
 800980e:	f300 80d1 	bgt.w	80099b4 <_dtoa_r+0x634>
 8009812:	f040 826f 	bne.w	8009cf4 <_dtoa_r+0x974>
 8009816:	4b65      	ldr	r3, [pc, #404]	; (80099ac <_dtoa_r+0x62c>)
 8009818:	2200      	movs	r2, #0
 800981a:	4640      	mov	r0, r8
 800981c:	4649      	mov	r1, r9
 800981e:	f7f6 ff0b 	bl	8000638 <__aeabi_dmul>
 8009822:	4652      	mov	r2, sl
 8009824:	465b      	mov	r3, fp
 8009826:	f7f7 f98d 	bl	8000b44 <__aeabi_dcmpge>
 800982a:	9e03      	ldr	r6, [sp, #12]
 800982c:	4637      	mov	r7, r6
 800982e:	2800      	cmp	r0, #0
 8009830:	f040 8245 	bne.w	8009cbe <_dtoa_r+0x93e>
 8009834:	9d01      	ldr	r5, [sp, #4]
 8009836:	2331      	movs	r3, #49	; 0x31
 8009838:	f805 3b01 	strb.w	r3, [r5], #1
 800983c:	9b00      	ldr	r3, [sp, #0]
 800983e:	3301      	adds	r3, #1
 8009840:	9300      	str	r3, [sp, #0]
 8009842:	e240      	b.n	8009cc6 <_dtoa_r+0x946>
 8009844:	07f2      	lsls	r2, r6, #31
 8009846:	d505      	bpl.n	8009854 <_dtoa_r+0x4d4>
 8009848:	e9d7 2300 	ldrd	r2, r3, [r7]
 800984c:	f7f6 fef4 	bl	8000638 <__aeabi_dmul>
 8009850:	3501      	adds	r5, #1
 8009852:	2301      	movs	r3, #1
 8009854:	1076      	asrs	r6, r6, #1
 8009856:	3708      	adds	r7, #8
 8009858:	e777      	b.n	800974a <_dtoa_r+0x3ca>
 800985a:	2502      	movs	r5, #2
 800985c:	e779      	b.n	8009752 <_dtoa_r+0x3d2>
 800985e:	9f00      	ldr	r7, [sp, #0]
 8009860:	9e03      	ldr	r6, [sp, #12]
 8009862:	e794      	b.n	800978e <_dtoa_r+0x40e>
 8009864:	9901      	ldr	r1, [sp, #4]
 8009866:	4b4c      	ldr	r3, [pc, #304]	; (8009998 <_dtoa_r+0x618>)
 8009868:	4431      	add	r1, r6
 800986a:	910d      	str	r1, [sp, #52]	; 0x34
 800986c:	9908      	ldr	r1, [sp, #32]
 800986e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009872:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009876:	2900      	cmp	r1, #0
 8009878:	d043      	beq.n	8009902 <_dtoa_r+0x582>
 800987a:	494d      	ldr	r1, [pc, #308]	; (80099b0 <_dtoa_r+0x630>)
 800987c:	2000      	movs	r0, #0
 800987e:	f7f7 f805 	bl	800088c <__aeabi_ddiv>
 8009882:	4652      	mov	r2, sl
 8009884:	465b      	mov	r3, fp
 8009886:	f7f6 fd1f 	bl	80002c8 <__aeabi_dsub>
 800988a:	9d01      	ldr	r5, [sp, #4]
 800988c:	4682      	mov	sl, r0
 800988e:	468b      	mov	fp, r1
 8009890:	4649      	mov	r1, r9
 8009892:	4640      	mov	r0, r8
 8009894:	f7f7 f980 	bl	8000b98 <__aeabi_d2iz>
 8009898:	4606      	mov	r6, r0
 800989a:	f7f6 fe63 	bl	8000564 <__aeabi_i2d>
 800989e:	4602      	mov	r2, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	4640      	mov	r0, r8
 80098a4:	4649      	mov	r1, r9
 80098a6:	f7f6 fd0f 	bl	80002c8 <__aeabi_dsub>
 80098aa:	3630      	adds	r6, #48	; 0x30
 80098ac:	f805 6b01 	strb.w	r6, [r5], #1
 80098b0:	4652      	mov	r2, sl
 80098b2:	465b      	mov	r3, fp
 80098b4:	4680      	mov	r8, r0
 80098b6:	4689      	mov	r9, r1
 80098b8:	f7f7 f930 	bl	8000b1c <__aeabi_dcmplt>
 80098bc:	2800      	cmp	r0, #0
 80098be:	d163      	bne.n	8009988 <_dtoa_r+0x608>
 80098c0:	4642      	mov	r2, r8
 80098c2:	464b      	mov	r3, r9
 80098c4:	4936      	ldr	r1, [pc, #216]	; (80099a0 <_dtoa_r+0x620>)
 80098c6:	2000      	movs	r0, #0
 80098c8:	f7f6 fcfe 	bl	80002c8 <__aeabi_dsub>
 80098cc:	4652      	mov	r2, sl
 80098ce:	465b      	mov	r3, fp
 80098d0:	f7f7 f924 	bl	8000b1c <__aeabi_dcmplt>
 80098d4:	2800      	cmp	r0, #0
 80098d6:	f040 80b5 	bne.w	8009a44 <_dtoa_r+0x6c4>
 80098da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098dc:	429d      	cmp	r5, r3
 80098de:	d081      	beq.n	80097e4 <_dtoa_r+0x464>
 80098e0:	4b30      	ldr	r3, [pc, #192]	; (80099a4 <_dtoa_r+0x624>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	4650      	mov	r0, sl
 80098e6:	4659      	mov	r1, fp
 80098e8:	f7f6 fea6 	bl	8000638 <__aeabi_dmul>
 80098ec:	4b2d      	ldr	r3, [pc, #180]	; (80099a4 <_dtoa_r+0x624>)
 80098ee:	4682      	mov	sl, r0
 80098f0:	468b      	mov	fp, r1
 80098f2:	4640      	mov	r0, r8
 80098f4:	4649      	mov	r1, r9
 80098f6:	2200      	movs	r2, #0
 80098f8:	f7f6 fe9e 	bl	8000638 <__aeabi_dmul>
 80098fc:	4680      	mov	r8, r0
 80098fe:	4689      	mov	r9, r1
 8009900:	e7c6      	b.n	8009890 <_dtoa_r+0x510>
 8009902:	4650      	mov	r0, sl
 8009904:	4659      	mov	r1, fp
 8009906:	f7f6 fe97 	bl	8000638 <__aeabi_dmul>
 800990a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800990c:	9d01      	ldr	r5, [sp, #4]
 800990e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009910:	4682      	mov	sl, r0
 8009912:	468b      	mov	fp, r1
 8009914:	4649      	mov	r1, r9
 8009916:	4640      	mov	r0, r8
 8009918:	f7f7 f93e 	bl	8000b98 <__aeabi_d2iz>
 800991c:	4606      	mov	r6, r0
 800991e:	f7f6 fe21 	bl	8000564 <__aeabi_i2d>
 8009922:	3630      	adds	r6, #48	; 0x30
 8009924:	4602      	mov	r2, r0
 8009926:	460b      	mov	r3, r1
 8009928:	4640      	mov	r0, r8
 800992a:	4649      	mov	r1, r9
 800992c:	f7f6 fccc 	bl	80002c8 <__aeabi_dsub>
 8009930:	f805 6b01 	strb.w	r6, [r5], #1
 8009934:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009936:	429d      	cmp	r5, r3
 8009938:	4680      	mov	r8, r0
 800993a:	4689      	mov	r9, r1
 800993c:	f04f 0200 	mov.w	r2, #0
 8009940:	d124      	bne.n	800998c <_dtoa_r+0x60c>
 8009942:	4b1b      	ldr	r3, [pc, #108]	; (80099b0 <_dtoa_r+0x630>)
 8009944:	4650      	mov	r0, sl
 8009946:	4659      	mov	r1, fp
 8009948:	f7f6 fcc0 	bl	80002cc <__adddf3>
 800994c:	4602      	mov	r2, r0
 800994e:	460b      	mov	r3, r1
 8009950:	4640      	mov	r0, r8
 8009952:	4649      	mov	r1, r9
 8009954:	f7f7 f900 	bl	8000b58 <__aeabi_dcmpgt>
 8009958:	2800      	cmp	r0, #0
 800995a:	d173      	bne.n	8009a44 <_dtoa_r+0x6c4>
 800995c:	4652      	mov	r2, sl
 800995e:	465b      	mov	r3, fp
 8009960:	4913      	ldr	r1, [pc, #76]	; (80099b0 <_dtoa_r+0x630>)
 8009962:	2000      	movs	r0, #0
 8009964:	f7f6 fcb0 	bl	80002c8 <__aeabi_dsub>
 8009968:	4602      	mov	r2, r0
 800996a:	460b      	mov	r3, r1
 800996c:	4640      	mov	r0, r8
 800996e:	4649      	mov	r1, r9
 8009970:	f7f7 f8d4 	bl	8000b1c <__aeabi_dcmplt>
 8009974:	2800      	cmp	r0, #0
 8009976:	f43f af35 	beq.w	80097e4 <_dtoa_r+0x464>
 800997a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800997c:	1e6b      	subs	r3, r5, #1
 800997e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009980:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009984:	2b30      	cmp	r3, #48	; 0x30
 8009986:	d0f8      	beq.n	800997a <_dtoa_r+0x5fa>
 8009988:	9700      	str	r7, [sp, #0]
 800998a:	e049      	b.n	8009a20 <_dtoa_r+0x6a0>
 800998c:	4b05      	ldr	r3, [pc, #20]	; (80099a4 <_dtoa_r+0x624>)
 800998e:	f7f6 fe53 	bl	8000638 <__aeabi_dmul>
 8009992:	4680      	mov	r8, r0
 8009994:	4689      	mov	r9, r1
 8009996:	e7bd      	b.n	8009914 <_dtoa_r+0x594>
 8009998:	0800cb78 	.word	0x0800cb78
 800999c:	0800cb50 	.word	0x0800cb50
 80099a0:	3ff00000 	.word	0x3ff00000
 80099a4:	40240000 	.word	0x40240000
 80099a8:	401c0000 	.word	0x401c0000
 80099ac:	40140000 	.word	0x40140000
 80099b0:	3fe00000 	.word	0x3fe00000
 80099b4:	9d01      	ldr	r5, [sp, #4]
 80099b6:	4656      	mov	r6, sl
 80099b8:	465f      	mov	r7, fp
 80099ba:	4642      	mov	r2, r8
 80099bc:	464b      	mov	r3, r9
 80099be:	4630      	mov	r0, r6
 80099c0:	4639      	mov	r1, r7
 80099c2:	f7f6 ff63 	bl	800088c <__aeabi_ddiv>
 80099c6:	f7f7 f8e7 	bl	8000b98 <__aeabi_d2iz>
 80099ca:	4682      	mov	sl, r0
 80099cc:	f7f6 fdca 	bl	8000564 <__aeabi_i2d>
 80099d0:	4642      	mov	r2, r8
 80099d2:	464b      	mov	r3, r9
 80099d4:	f7f6 fe30 	bl	8000638 <__aeabi_dmul>
 80099d8:	4602      	mov	r2, r0
 80099da:	460b      	mov	r3, r1
 80099dc:	4630      	mov	r0, r6
 80099de:	4639      	mov	r1, r7
 80099e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80099e4:	f7f6 fc70 	bl	80002c8 <__aeabi_dsub>
 80099e8:	f805 6b01 	strb.w	r6, [r5], #1
 80099ec:	9e01      	ldr	r6, [sp, #4]
 80099ee:	9f03      	ldr	r7, [sp, #12]
 80099f0:	1bae      	subs	r6, r5, r6
 80099f2:	42b7      	cmp	r7, r6
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	d135      	bne.n	8009a66 <_dtoa_r+0x6e6>
 80099fa:	f7f6 fc67 	bl	80002cc <__adddf3>
 80099fe:	4642      	mov	r2, r8
 8009a00:	464b      	mov	r3, r9
 8009a02:	4606      	mov	r6, r0
 8009a04:	460f      	mov	r7, r1
 8009a06:	f7f7 f8a7 	bl	8000b58 <__aeabi_dcmpgt>
 8009a0a:	b9d0      	cbnz	r0, 8009a42 <_dtoa_r+0x6c2>
 8009a0c:	4642      	mov	r2, r8
 8009a0e:	464b      	mov	r3, r9
 8009a10:	4630      	mov	r0, r6
 8009a12:	4639      	mov	r1, r7
 8009a14:	f7f7 f878 	bl	8000b08 <__aeabi_dcmpeq>
 8009a18:	b110      	cbz	r0, 8009a20 <_dtoa_r+0x6a0>
 8009a1a:	f01a 0f01 	tst.w	sl, #1
 8009a1e:	d110      	bne.n	8009a42 <_dtoa_r+0x6c2>
 8009a20:	4620      	mov	r0, r4
 8009a22:	ee18 1a10 	vmov	r1, s16
 8009a26:	f000 fe87 	bl	800a738 <_Bfree>
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	9800      	ldr	r0, [sp, #0]
 8009a2e:	702b      	strb	r3, [r5, #0]
 8009a30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a32:	3001      	adds	r0, #1
 8009a34:	6018      	str	r0, [r3, #0]
 8009a36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	f43f acf1 	beq.w	8009420 <_dtoa_r+0xa0>
 8009a3e:	601d      	str	r5, [r3, #0]
 8009a40:	e4ee      	b.n	8009420 <_dtoa_r+0xa0>
 8009a42:	9f00      	ldr	r7, [sp, #0]
 8009a44:	462b      	mov	r3, r5
 8009a46:	461d      	mov	r5, r3
 8009a48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a4c:	2a39      	cmp	r2, #57	; 0x39
 8009a4e:	d106      	bne.n	8009a5e <_dtoa_r+0x6de>
 8009a50:	9a01      	ldr	r2, [sp, #4]
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d1f7      	bne.n	8009a46 <_dtoa_r+0x6c6>
 8009a56:	9901      	ldr	r1, [sp, #4]
 8009a58:	2230      	movs	r2, #48	; 0x30
 8009a5a:	3701      	adds	r7, #1
 8009a5c:	700a      	strb	r2, [r1, #0]
 8009a5e:	781a      	ldrb	r2, [r3, #0]
 8009a60:	3201      	adds	r2, #1
 8009a62:	701a      	strb	r2, [r3, #0]
 8009a64:	e790      	b.n	8009988 <_dtoa_r+0x608>
 8009a66:	4ba6      	ldr	r3, [pc, #664]	; (8009d00 <_dtoa_r+0x980>)
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f7f6 fde5 	bl	8000638 <__aeabi_dmul>
 8009a6e:	2200      	movs	r2, #0
 8009a70:	2300      	movs	r3, #0
 8009a72:	4606      	mov	r6, r0
 8009a74:	460f      	mov	r7, r1
 8009a76:	f7f7 f847 	bl	8000b08 <__aeabi_dcmpeq>
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	d09d      	beq.n	80099ba <_dtoa_r+0x63a>
 8009a7e:	e7cf      	b.n	8009a20 <_dtoa_r+0x6a0>
 8009a80:	9a08      	ldr	r2, [sp, #32]
 8009a82:	2a00      	cmp	r2, #0
 8009a84:	f000 80d7 	beq.w	8009c36 <_dtoa_r+0x8b6>
 8009a88:	9a06      	ldr	r2, [sp, #24]
 8009a8a:	2a01      	cmp	r2, #1
 8009a8c:	f300 80ba 	bgt.w	8009c04 <_dtoa_r+0x884>
 8009a90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a92:	2a00      	cmp	r2, #0
 8009a94:	f000 80b2 	beq.w	8009bfc <_dtoa_r+0x87c>
 8009a98:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009a9c:	9e07      	ldr	r6, [sp, #28]
 8009a9e:	9d04      	ldr	r5, [sp, #16]
 8009aa0:	9a04      	ldr	r2, [sp, #16]
 8009aa2:	441a      	add	r2, r3
 8009aa4:	9204      	str	r2, [sp, #16]
 8009aa6:	9a05      	ldr	r2, [sp, #20]
 8009aa8:	2101      	movs	r1, #1
 8009aaa:	441a      	add	r2, r3
 8009aac:	4620      	mov	r0, r4
 8009aae:	9205      	str	r2, [sp, #20]
 8009ab0:	f000 ff44 	bl	800a93c <__i2b>
 8009ab4:	4607      	mov	r7, r0
 8009ab6:	2d00      	cmp	r5, #0
 8009ab8:	dd0c      	ble.n	8009ad4 <_dtoa_r+0x754>
 8009aba:	9b05      	ldr	r3, [sp, #20]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	dd09      	ble.n	8009ad4 <_dtoa_r+0x754>
 8009ac0:	42ab      	cmp	r3, r5
 8009ac2:	9a04      	ldr	r2, [sp, #16]
 8009ac4:	bfa8      	it	ge
 8009ac6:	462b      	movge	r3, r5
 8009ac8:	1ad2      	subs	r2, r2, r3
 8009aca:	9204      	str	r2, [sp, #16]
 8009acc:	9a05      	ldr	r2, [sp, #20]
 8009ace:	1aed      	subs	r5, r5, r3
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	9305      	str	r3, [sp, #20]
 8009ad4:	9b07      	ldr	r3, [sp, #28]
 8009ad6:	b31b      	cbz	r3, 8009b20 <_dtoa_r+0x7a0>
 8009ad8:	9b08      	ldr	r3, [sp, #32]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	f000 80af 	beq.w	8009c3e <_dtoa_r+0x8be>
 8009ae0:	2e00      	cmp	r6, #0
 8009ae2:	dd13      	ble.n	8009b0c <_dtoa_r+0x78c>
 8009ae4:	4639      	mov	r1, r7
 8009ae6:	4632      	mov	r2, r6
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f000 ffe7 	bl	800aabc <__pow5mult>
 8009aee:	ee18 2a10 	vmov	r2, s16
 8009af2:	4601      	mov	r1, r0
 8009af4:	4607      	mov	r7, r0
 8009af6:	4620      	mov	r0, r4
 8009af8:	f000 ff36 	bl	800a968 <__multiply>
 8009afc:	ee18 1a10 	vmov	r1, s16
 8009b00:	4680      	mov	r8, r0
 8009b02:	4620      	mov	r0, r4
 8009b04:	f000 fe18 	bl	800a738 <_Bfree>
 8009b08:	ee08 8a10 	vmov	s16, r8
 8009b0c:	9b07      	ldr	r3, [sp, #28]
 8009b0e:	1b9a      	subs	r2, r3, r6
 8009b10:	d006      	beq.n	8009b20 <_dtoa_r+0x7a0>
 8009b12:	ee18 1a10 	vmov	r1, s16
 8009b16:	4620      	mov	r0, r4
 8009b18:	f000 ffd0 	bl	800aabc <__pow5mult>
 8009b1c:	ee08 0a10 	vmov	s16, r0
 8009b20:	2101      	movs	r1, #1
 8009b22:	4620      	mov	r0, r4
 8009b24:	f000 ff0a 	bl	800a93c <__i2b>
 8009b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	4606      	mov	r6, r0
 8009b2e:	f340 8088 	ble.w	8009c42 <_dtoa_r+0x8c2>
 8009b32:	461a      	mov	r2, r3
 8009b34:	4601      	mov	r1, r0
 8009b36:	4620      	mov	r0, r4
 8009b38:	f000 ffc0 	bl	800aabc <__pow5mult>
 8009b3c:	9b06      	ldr	r3, [sp, #24]
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	4606      	mov	r6, r0
 8009b42:	f340 8081 	ble.w	8009c48 <_dtoa_r+0x8c8>
 8009b46:	f04f 0800 	mov.w	r8, #0
 8009b4a:	6933      	ldr	r3, [r6, #16]
 8009b4c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009b50:	6918      	ldr	r0, [r3, #16]
 8009b52:	f000 fea3 	bl	800a89c <__hi0bits>
 8009b56:	f1c0 0020 	rsb	r0, r0, #32
 8009b5a:	9b05      	ldr	r3, [sp, #20]
 8009b5c:	4418      	add	r0, r3
 8009b5e:	f010 001f 	ands.w	r0, r0, #31
 8009b62:	f000 8092 	beq.w	8009c8a <_dtoa_r+0x90a>
 8009b66:	f1c0 0320 	rsb	r3, r0, #32
 8009b6a:	2b04      	cmp	r3, #4
 8009b6c:	f340 808a 	ble.w	8009c84 <_dtoa_r+0x904>
 8009b70:	f1c0 001c 	rsb	r0, r0, #28
 8009b74:	9b04      	ldr	r3, [sp, #16]
 8009b76:	4403      	add	r3, r0
 8009b78:	9304      	str	r3, [sp, #16]
 8009b7a:	9b05      	ldr	r3, [sp, #20]
 8009b7c:	4403      	add	r3, r0
 8009b7e:	4405      	add	r5, r0
 8009b80:	9305      	str	r3, [sp, #20]
 8009b82:	9b04      	ldr	r3, [sp, #16]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	dd07      	ble.n	8009b98 <_dtoa_r+0x818>
 8009b88:	ee18 1a10 	vmov	r1, s16
 8009b8c:	461a      	mov	r2, r3
 8009b8e:	4620      	mov	r0, r4
 8009b90:	f000 ffee 	bl	800ab70 <__lshift>
 8009b94:	ee08 0a10 	vmov	s16, r0
 8009b98:	9b05      	ldr	r3, [sp, #20]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	dd05      	ble.n	8009baa <_dtoa_r+0x82a>
 8009b9e:	4631      	mov	r1, r6
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f000 ffe4 	bl	800ab70 <__lshift>
 8009ba8:	4606      	mov	r6, r0
 8009baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d06e      	beq.n	8009c8e <_dtoa_r+0x90e>
 8009bb0:	ee18 0a10 	vmov	r0, s16
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	f001 f84b 	bl	800ac50 <__mcmp>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	da67      	bge.n	8009c8e <_dtoa_r+0x90e>
 8009bbe:	9b00      	ldr	r3, [sp, #0]
 8009bc0:	3b01      	subs	r3, #1
 8009bc2:	ee18 1a10 	vmov	r1, s16
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	220a      	movs	r2, #10
 8009bca:	2300      	movs	r3, #0
 8009bcc:	4620      	mov	r0, r4
 8009bce:	f000 fdd5 	bl	800a77c <__multadd>
 8009bd2:	9b08      	ldr	r3, [sp, #32]
 8009bd4:	ee08 0a10 	vmov	s16, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f000 81b1 	beq.w	8009f40 <_dtoa_r+0xbc0>
 8009bde:	2300      	movs	r3, #0
 8009be0:	4639      	mov	r1, r7
 8009be2:	220a      	movs	r2, #10
 8009be4:	4620      	mov	r0, r4
 8009be6:	f000 fdc9 	bl	800a77c <__multadd>
 8009bea:	9b02      	ldr	r3, [sp, #8]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	4607      	mov	r7, r0
 8009bf0:	f300 808e 	bgt.w	8009d10 <_dtoa_r+0x990>
 8009bf4:	9b06      	ldr	r3, [sp, #24]
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	dc51      	bgt.n	8009c9e <_dtoa_r+0x91e>
 8009bfa:	e089      	b.n	8009d10 <_dtoa_r+0x990>
 8009bfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009bfe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009c02:	e74b      	b.n	8009a9c <_dtoa_r+0x71c>
 8009c04:	9b03      	ldr	r3, [sp, #12]
 8009c06:	1e5e      	subs	r6, r3, #1
 8009c08:	9b07      	ldr	r3, [sp, #28]
 8009c0a:	42b3      	cmp	r3, r6
 8009c0c:	bfbf      	itttt	lt
 8009c0e:	9b07      	ldrlt	r3, [sp, #28]
 8009c10:	9607      	strlt	r6, [sp, #28]
 8009c12:	1af2      	sublt	r2, r6, r3
 8009c14:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009c16:	bfb6      	itet	lt
 8009c18:	189b      	addlt	r3, r3, r2
 8009c1a:	1b9e      	subge	r6, r3, r6
 8009c1c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009c1e:	9b03      	ldr	r3, [sp, #12]
 8009c20:	bfb8      	it	lt
 8009c22:	2600      	movlt	r6, #0
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	bfb7      	itett	lt
 8009c28:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009c2c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009c30:	1a9d      	sublt	r5, r3, r2
 8009c32:	2300      	movlt	r3, #0
 8009c34:	e734      	b.n	8009aa0 <_dtoa_r+0x720>
 8009c36:	9e07      	ldr	r6, [sp, #28]
 8009c38:	9d04      	ldr	r5, [sp, #16]
 8009c3a:	9f08      	ldr	r7, [sp, #32]
 8009c3c:	e73b      	b.n	8009ab6 <_dtoa_r+0x736>
 8009c3e:	9a07      	ldr	r2, [sp, #28]
 8009c40:	e767      	b.n	8009b12 <_dtoa_r+0x792>
 8009c42:	9b06      	ldr	r3, [sp, #24]
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	dc18      	bgt.n	8009c7a <_dtoa_r+0x8fa>
 8009c48:	f1ba 0f00 	cmp.w	sl, #0
 8009c4c:	d115      	bne.n	8009c7a <_dtoa_r+0x8fa>
 8009c4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c52:	b993      	cbnz	r3, 8009c7a <_dtoa_r+0x8fa>
 8009c54:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009c58:	0d1b      	lsrs	r3, r3, #20
 8009c5a:	051b      	lsls	r3, r3, #20
 8009c5c:	b183      	cbz	r3, 8009c80 <_dtoa_r+0x900>
 8009c5e:	9b04      	ldr	r3, [sp, #16]
 8009c60:	3301      	adds	r3, #1
 8009c62:	9304      	str	r3, [sp, #16]
 8009c64:	9b05      	ldr	r3, [sp, #20]
 8009c66:	3301      	adds	r3, #1
 8009c68:	9305      	str	r3, [sp, #20]
 8009c6a:	f04f 0801 	mov.w	r8, #1
 8009c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	f47f af6a 	bne.w	8009b4a <_dtoa_r+0x7ca>
 8009c76:	2001      	movs	r0, #1
 8009c78:	e76f      	b.n	8009b5a <_dtoa_r+0x7da>
 8009c7a:	f04f 0800 	mov.w	r8, #0
 8009c7e:	e7f6      	b.n	8009c6e <_dtoa_r+0x8ee>
 8009c80:	4698      	mov	r8, r3
 8009c82:	e7f4      	b.n	8009c6e <_dtoa_r+0x8ee>
 8009c84:	f43f af7d 	beq.w	8009b82 <_dtoa_r+0x802>
 8009c88:	4618      	mov	r0, r3
 8009c8a:	301c      	adds	r0, #28
 8009c8c:	e772      	b.n	8009b74 <_dtoa_r+0x7f4>
 8009c8e:	9b03      	ldr	r3, [sp, #12]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	dc37      	bgt.n	8009d04 <_dtoa_r+0x984>
 8009c94:	9b06      	ldr	r3, [sp, #24]
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	dd34      	ble.n	8009d04 <_dtoa_r+0x984>
 8009c9a:	9b03      	ldr	r3, [sp, #12]
 8009c9c:	9302      	str	r3, [sp, #8]
 8009c9e:	9b02      	ldr	r3, [sp, #8]
 8009ca0:	b96b      	cbnz	r3, 8009cbe <_dtoa_r+0x93e>
 8009ca2:	4631      	mov	r1, r6
 8009ca4:	2205      	movs	r2, #5
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	f000 fd68 	bl	800a77c <__multadd>
 8009cac:	4601      	mov	r1, r0
 8009cae:	4606      	mov	r6, r0
 8009cb0:	ee18 0a10 	vmov	r0, s16
 8009cb4:	f000 ffcc 	bl	800ac50 <__mcmp>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	f73f adbb 	bgt.w	8009834 <_dtoa_r+0x4b4>
 8009cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cc0:	9d01      	ldr	r5, [sp, #4]
 8009cc2:	43db      	mvns	r3, r3
 8009cc4:	9300      	str	r3, [sp, #0]
 8009cc6:	f04f 0800 	mov.w	r8, #0
 8009cca:	4631      	mov	r1, r6
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f000 fd33 	bl	800a738 <_Bfree>
 8009cd2:	2f00      	cmp	r7, #0
 8009cd4:	f43f aea4 	beq.w	8009a20 <_dtoa_r+0x6a0>
 8009cd8:	f1b8 0f00 	cmp.w	r8, #0
 8009cdc:	d005      	beq.n	8009cea <_dtoa_r+0x96a>
 8009cde:	45b8      	cmp	r8, r7
 8009ce0:	d003      	beq.n	8009cea <_dtoa_r+0x96a>
 8009ce2:	4641      	mov	r1, r8
 8009ce4:	4620      	mov	r0, r4
 8009ce6:	f000 fd27 	bl	800a738 <_Bfree>
 8009cea:	4639      	mov	r1, r7
 8009cec:	4620      	mov	r0, r4
 8009cee:	f000 fd23 	bl	800a738 <_Bfree>
 8009cf2:	e695      	b.n	8009a20 <_dtoa_r+0x6a0>
 8009cf4:	2600      	movs	r6, #0
 8009cf6:	4637      	mov	r7, r6
 8009cf8:	e7e1      	b.n	8009cbe <_dtoa_r+0x93e>
 8009cfa:	9700      	str	r7, [sp, #0]
 8009cfc:	4637      	mov	r7, r6
 8009cfe:	e599      	b.n	8009834 <_dtoa_r+0x4b4>
 8009d00:	40240000 	.word	0x40240000
 8009d04:	9b08      	ldr	r3, [sp, #32]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f000 80ca 	beq.w	8009ea0 <_dtoa_r+0xb20>
 8009d0c:	9b03      	ldr	r3, [sp, #12]
 8009d0e:	9302      	str	r3, [sp, #8]
 8009d10:	2d00      	cmp	r5, #0
 8009d12:	dd05      	ble.n	8009d20 <_dtoa_r+0x9a0>
 8009d14:	4639      	mov	r1, r7
 8009d16:	462a      	mov	r2, r5
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f000 ff29 	bl	800ab70 <__lshift>
 8009d1e:	4607      	mov	r7, r0
 8009d20:	f1b8 0f00 	cmp.w	r8, #0
 8009d24:	d05b      	beq.n	8009dde <_dtoa_r+0xa5e>
 8009d26:	6879      	ldr	r1, [r7, #4]
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f000 fcc5 	bl	800a6b8 <_Balloc>
 8009d2e:	4605      	mov	r5, r0
 8009d30:	b928      	cbnz	r0, 8009d3e <_dtoa_r+0x9be>
 8009d32:	4b87      	ldr	r3, [pc, #540]	; (8009f50 <_dtoa_r+0xbd0>)
 8009d34:	4602      	mov	r2, r0
 8009d36:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009d3a:	f7ff bb3b 	b.w	80093b4 <_dtoa_r+0x34>
 8009d3e:	693a      	ldr	r2, [r7, #16]
 8009d40:	3202      	adds	r2, #2
 8009d42:	0092      	lsls	r2, r2, #2
 8009d44:	f107 010c 	add.w	r1, r7, #12
 8009d48:	300c      	adds	r0, #12
 8009d4a:	f000 fca7 	bl	800a69c <memcpy>
 8009d4e:	2201      	movs	r2, #1
 8009d50:	4629      	mov	r1, r5
 8009d52:	4620      	mov	r0, r4
 8009d54:	f000 ff0c 	bl	800ab70 <__lshift>
 8009d58:	9b01      	ldr	r3, [sp, #4]
 8009d5a:	f103 0901 	add.w	r9, r3, #1
 8009d5e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009d62:	4413      	add	r3, r2
 8009d64:	9305      	str	r3, [sp, #20]
 8009d66:	f00a 0301 	and.w	r3, sl, #1
 8009d6a:	46b8      	mov	r8, r7
 8009d6c:	9304      	str	r3, [sp, #16]
 8009d6e:	4607      	mov	r7, r0
 8009d70:	4631      	mov	r1, r6
 8009d72:	ee18 0a10 	vmov	r0, s16
 8009d76:	f7ff fa75 	bl	8009264 <quorem>
 8009d7a:	4641      	mov	r1, r8
 8009d7c:	9002      	str	r0, [sp, #8]
 8009d7e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009d82:	ee18 0a10 	vmov	r0, s16
 8009d86:	f000 ff63 	bl	800ac50 <__mcmp>
 8009d8a:	463a      	mov	r2, r7
 8009d8c:	9003      	str	r0, [sp, #12]
 8009d8e:	4631      	mov	r1, r6
 8009d90:	4620      	mov	r0, r4
 8009d92:	f000 ff79 	bl	800ac88 <__mdiff>
 8009d96:	68c2      	ldr	r2, [r0, #12]
 8009d98:	f109 3bff 	add.w	fp, r9, #4294967295
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	bb02      	cbnz	r2, 8009de2 <_dtoa_r+0xa62>
 8009da0:	4601      	mov	r1, r0
 8009da2:	ee18 0a10 	vmov	r0, s16
 8009da6:	f000 ff53 	bl	800ac50 <__mcmp>
 8009daa:	4602      	mov	r2, r0
 8009dac:	4629      	mov	r1, r5
 8009dae:	4620      	mov	r0, r4
 8009db0:	9207      	str	r2, [sp, #28]
 8009db2:	f000 fcc1 	bl	800a738 <_Bfree>
 8009db6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009dba:	ea43 0102 	orr.w	r1, r3, r2
 8009dbe:	9b04      	ldr	r3, [sp, #16]
 8009dc0:	430b      	orrs	r3, r1
 8009dc2:	464d      	mov	r5, r9
 8009dc4:	d10f      	bne.n	8009de6 <_dtoa_r+0xa66>
 8009dc6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009dca:	d02a      	beq.n	8009e22 <_dtoa_r+0xaa2>
 8009dcc:	9b03      	ldr	r3, [sp, #12]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	dd02      	ble.n	8009dd8 <_dtoa_r+0xa58>
 8009dd2:	9b02      	ldr	r3, [sp, #8]
 8009dd4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009dd8:	f88b a000 	strb.w	sl, [fp]
 8009ddc:	e775      	b.n	8009cca <_dtoa_r+0x94a>
 8009dde:	4638      	mov	r0, r7
 8009de0:	e7ba      	b.n	8009d58 <_dtoa_r+0x9d8>
 8009de2:	2201      	movs	r2, #1
 8009de4:	e7e2      	b.n	8009dac <_dtoa_r+0xa2c>
 8009de6:	9b03      	ldr	r3, [sp, #12]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	db04      	blt.n	8009df6 <_dtoa_r+0xa76>
 8009dec:	9906      	ldr	r1, [sp, #24]
 8009dee:	430b      	orrs	r3, r1
 8009df0:	9904      	ldr	r1, [sp, #16]
 8009df2:	430b      	orrs	r3, r1
 8009df4:	d122      	bne.n	8009e3c <_dtoa_r+0xabc>
 8009df6:	2a00      	cmp	r2, #0
 8009df8:	ddee      	ble.n	8009dd8 <_dtoa_r+0xa58>
 8009dfa:	ee18 1a10 	vmov	r1, s16
 8009dfe:	2201      	movs	r2, #1
 8009e00:	4620      	mov	r0, r4
 8009e02:	f000 feb5 	bl	800ab70 <__lshift>
 8009e06:	4631      	mov	r1, r6
 8009e08:	ee08 0a10 	vmov	s16, r0
 8009e0c:	f000 ff20 	bl	800ac50 <__mcmp>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	dc03      	bgt.n	8009e1c <_dtoa_r+0xa9c>
 8009e14:	d1e0      	bne.n	8009dd8 <_dtoa_r+0xa58>
 8009e16:	f01a 0f01 	tst.w	sl, #1
 8009e1a:	d0dd      	beq.n	8009dd8 <_dtoa_r+0xa58>
 8009e1c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009e20:	d1d7      	bne.n	8009dd2 <_dtoa_r+0xa52>
 8009e22:	2339      	movs	r3, #57	; 0x39
 8009e24:	f88b 3000 	strb.w	r3, [fp]
 8009e28:	462b      	mov	r3, r5
 8009e2a:	461d      	mov	r5, r3
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009e32:	2a39      	cmp	r2, #57	; 0x39
 8009e34:	d071      	beq.n	8009f1a <_dtoa_r+0xb9a>
 8009e36:	3201      	adds	r2, #1
 8009e38:	701a      	strb	r2, [r3, #0]
 8009e3a:	e746      	b.n	8009cca <_dtoa_r+0x94a>
 8009e3c:	2a00      	cmp	r2, #0
 8009e3e:	dd07      	ble.n	8009e50 <_dtoa_r+0xad0>
 8009e40:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009e44:	d0ed      	beq.n	8009e22 <_dtoa_r+0xaa2>
 8009e46:	f10a 0301 	add.w	r3, sl, #1
 8009e4a:	f88b 3000 	strb.w	r3, [fp]
 8009e4e:	e73c      	b.n	8009cca <_dtoa_r+0x94a>
 8009e50:	9b05      	ldr	r3, [sp, #20]
 8009e52:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009e56:	4599      	cmp	r9, r3
 8009e58:	d047      	beq.n	8009eea <_dtoa_r+0xb6a>
 8009e5a:	ee18 1a10 	vmov	r1, s16
 8009e5e:	2300      	movs	r3, #0
 8009e60:	220a      	movs	r2, #10
 8009e62:	4620      	mov	r0, r4
 8009e64:	f000 fc8a 	bl	800a77c <__multadd>
 8009e68:	45b8      	cmp	r8, r7
 8009e6a:	ee08 0a10 	vmov	s16, r0
 8009e6e:	f04f 0300 	mov.w	r3, #0
 8009e72:	f04f 020a 	mov.w	r2, #10
 8009e76:	4641      	mov	r1, r8
 8009e78:	4620      	mov	r0, r4
 8009e7a:	d106      	bne.n	8009e8a <_dtoa_r+0xb0a>
 8009e7c:	f000 fc7e 	bl	800a77c <__multadd>
 8009e80:	4680      	mov	r8, r0
 8009e82:	4607      	mov	r7, r0
 8009e84:	f109 0901 	add.w	r9, r9, #1
 8009e88:	e772      	b.n	8009d70 <_dtoa_r+0x9f0>
 8009e8a:	f000 fc77 	bl	800a77c <__multadd>
 8009e8e:	4639      	mov	r1, r7
 8009e90:	4680      	mov	r8, r0
 8009e92:	2300      	movs	r3, #0
 8009e94:	220a      	movs	r2, #10
 8009e96:	4620      	mov	r0, r4
 8009e98:	f000 fc70 	bl	800a77c <__multadd>
 8009e9c:	4607      	mov	r7, r0
 8009e9e:	e7f1      	b.n	8009e84 <_dtoa_r+0xb04>
 8009ea0:	9b03      	ldr	r3, [sp, #12]
 8009ea2:	9302      	str	r3, [sp, #8]
 8009ea4:	9d01      	ldr	r5, [sp, #4]
 8009ea6:	ee18 0a10 	vmov	r0, s16
 8009eaa:	4631      	mov	r1, r6
 8009eac:	f7ff f9da 	bl	8009264 <quorem>
 8009eb0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009eb4:	9b01      	ldr	r3, [sp, #4]
 8009eb6:	f805 ab01 	strb.w	sl, [r5], #1
 8009eba:	1aea      	subs	r2, r5, r3
 8009ebc:	9b02      	ldr	r3, [sp, #8]
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	dd09      	ble.n	8009ed6 <_dtoa_r+0xb56>
 8009ec2:	ee18 1a10 	vmov	r1, s16
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	220a      	movs	r2, #10
 8009eca:	4620      	mov	r0, r4
 8009ecc:	f000 fc56 	bl	800a77c <__multadd>
 8009ed0:	ee08 0a10 	vmov	s16, r0
 8009ed4:	e7e7      	b.n	8009ea6 <_dtoa_r+0xb26>
 8009ed6:	9b02      	ldr	r3, [sp, #8]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	bfc8      	it	gt
 8009edc:	461d      	movgt	r5, r3
 8009ede:	9b01      	ldr	r3, [sp, #4]
 8009ee0:	bfd8      	it	le
 8009ee2:	2501      	movle	r5, #1
 8009ee4:	441d      	add	r5, r3
 8009ee6:	f04f 0800 	mov.w	r8, #0
 8009eea:	ee18 1a10 	vmov	r1, s16
 8009eee:	2201      	movs	r2, #1
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f000 fe3d 	bl	800ab70 <__lshift>
 8009ef6:	4631      	mov	r1, r6
 8009ef8:	ee08 0a10 	vmov	s16, r0
 8009efc:	f000 fea8 	bl	800ac50 <__mcmp>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	dc91      	bgt.n	8009e28 <_dtoa_r+0xaa8>
 8009f04:	d102      	bne.n	8009f0c <_dtoa_r+0xb8c>
 8009f06:	f01a 0f01 	tst.w	sl, #1
 8009f0a:	d18d      	bne.n	8009e28 <_dtoa_r+0xaa8>
 8009f0c:	462b      	mov	r3, r5
 8009f0e:	461d      	mov	r5, r3
 8009f10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f14:	2a30      	cmp	r2, #48	; 0x30
 8009f16:	d0fa      	beq.n	8009f0e <_dtoa_r+0xb8e>
 8009f18:	e6d7      	b.n	8009cca <_dtoa_r+0x94a>
 8009f1a:	9a01      	ldr	r2, [sp, #4]
 8009f1c:	429a      	cmp	r2, r3
 8009f1e:	d184      	bne.n	8009e2a <_dtoa_r+0xaaa>
 8009f20:	9b00      	ldr	r3, [sp, #0]
 8009f22:	3301      	adds	r3, #1
 8009f24:	9300      	str	r3, [sp, #0]
 8009f26:	2331      	movs	r3, #49	; 0x31
 8009f28:	7013      	strb	r3, [r2, #0]
 8009f2a:	e6ce      	b.n	8009cca <_dtoa_r+0x94a>
 8009f2c:	4b09      	ldr	r3, [pc, #36]	; (8009f54 <_dtoa_r+0xbd4>)
 8009f2e:	f7ff ba95 	b.w	800945c <_dtoa_r+0xdc>
 8009f32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	f47f aa6e 	bne.w	8009416 <_dtoa_r+0x96>
 8009f3a:	4b07      	ldr	r3, [pc, #28]	; (8009f58 <_dtoa_r+0xbd8>)
 8009f3c:	f7ff ba8e 	b.w	800945c <_dtoa_r+0xdc>
 8009f40:	9b02      	ldr	r3, [sp, #8]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	dcae      	bgt.n	8009ea4 <_dtoa_r+0xb24>
 8009f46:	9b06      	ldr	r3, [sp, #24]
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	f73f aea8 	bgt.w	8009c9e <_dtoa_r+0x91e>
 8009f4e:	e7a9      	b.n	8009ea4 <_dtoa_r+0xb24>
 8009f50:	0800ca68 	.word	0x0800ca68
 8009f54:	0800cc61 	.word	0x0800cc61
 8009f58:	0800c9e9 	.word	0x0800c9e9

08009f5c <rshift>:
 8009f5c:	6903      	ldr	r3, [r0, #16]
 8009f5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009f62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009f6a:	f100 0414 	add.w	r4, r0, #20
 8009f6e:	dd45      	ble.n	8009ffc <rshift+0xa0>
 8009f70:	f011 011f 	ands.w	r1, r1, #31
 8009f74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009f78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009f7c:	d10c      	bne.n	8009f98 <rshift+0x3c>
 8009f7e:	f100 0710 	add.w	r7, r0, #16
 8009f82:	4629      	mov	r1, r5
 8009f84:	42b1      	cmp	r1, r6
 8009f86:	d334      	bcc.n	8009ff2 <rshift+0x96>
 8009f88:	1a9b      	subs	r3, r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	1eea      	subs	r2, r5, #3
 8009f8e:	4296      	cmp	r6, r2
 8009f90:	bf38      	it	cc
 8009f92:	2300      	movcc	r3, #0
 8009f94:	4423      	add	r3, r4
 8009f96:	e015      	b.n	8009fc4 <rshift+0x68>
 8009f98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009f9c:	f1c1 0820 	rsb	r8, r1, #32
 8009fa0:	40cf      	lsrs	r7, r1
 8009fa2:	f105 0e04 	add.w	lr, r5, #4
 8009fa6:	46a1      	mov	r9, r4
 8009fa8:	4576      	cmp	r6, lr
 8009faa:	46f4      	mov	ip, lr
 8009fac:	d815      	bhi.n	8009fda <rshift+0x7e>
 8009fae:	1a9a      	subs	r2, r3, r2
 8009fb0:	0092      	lsls	r2, r2, #2
 8009fb2:	3a04      	subs	r2, #4
 8009fb4:	3501      	adds	r5, #1
 8009fb6:	42ae      	cmp	r6, r5
 8009fb8:	bf38      	it	cc
 8009fba:	2200      	movcc	r2, #0
 8009fbc:	18a3      	adds	r3, r4, r2
 8009fbe:	50a7      	str	r7, [r4, r2]
 8009fc0:	b107      	cbz	r7, 8009fc4 <rshift+0x68>
 8009fc2:	3304      	adds	r3, #4
 8009fc4:	1b1a      	subs	r2, r3, r4
 8009fc6:	42a3      	cmp	r3, r4
 8009fc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009fcc:	bf08      	it	eq
 8009fce:	2300      	moveq	r3, #0
 8009fd0:	6102      	str	r2, [r0, #16]
 8009fd2:	bf08      	it	eq
 8009fd4:	6143      	streq	r3, [r0, #20]
 8009fd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fda:	f8dc c000 	ldr.w	ip, [ip]
 8009fde:	fa0c fc08 	lsl.w	ip, ip, r8
 8009fe2:	ea4c 0707 	orr.w	r7, ip, r7
 8009fe6:	f849 7b04 	str.w	r7, [r9], #4
 8009fea:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009fee:	40cf      	lsrs	r7, r1
 8009ff0:	e7da      	b.n	8009fa8 <rshift+0x4c>
 8009ff2:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ff6:	f847 cf04 	str.w	ip, [r7, #4]!
 8009ffa:	e7c3      	b.n	8009f84 <rshift+0x28>
 8009ffc:	4623      	mov	r3, r4
 8009ffe:	e7e1      	b.n	8009fc4 <rshift+0x68>

0800a000 <__hexdig_fun>:
 800a000:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a004:	2b09      	cmp	r3, #9
 800a006:	d802      	bhi.n	800a00e <__hexdig_fun+0xe>
 800a008:	3820      	subs	r0, #32
 800a00a:	b2c0      	uxtb	r0, r0
 800a00c:	4770      	bx	lr
 800a00e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a012:	2b05      	cmp	r3, #5
 800a014:	d801      	bhi.n	800a01a <__hexdig_fun+0x1a>
 800a016:	3847      	subs	r0, #71	; 0x47
 800a018:	e7f7      	b.n	800a00a <__hexdig_fun+0xa>
 800a01a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a01e:	2b05      	cmp	r3, #5
 800a020:	d801      	bhi.n	800a026 <__hexdig_fun+0x26>
 800a022:	3827      	subs	r0, #39	; 0x27
 800a024:	e7f1      	b.n	800a00a <__hexdig_fun+0xa>
 800a026:	2000      	movs	r0, #0
 800a028:	4770      	bx	lr
	...

0800a02c <__gethex>:
 800a02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a030:	ed2d 8b02 	vpush	{d8}
 800a034:	b089      	sub	sp, #36	; 0x24
 800a036:	ee08 0a10 	vmov	s16, r0
 800a03a:	9304      	str	r3, [sp, #16]
 800a03c:	4bb4      	ldr	r3, [pc, #720]	; (800a310 <__gethex+0x2e4>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	9301      	str	r3, [sp, #4]
 800a042:	4618      	mov	r0, r3
 800a044:	468b      	mov	fp, r1
 800a046:	4690      	mov	r8, r2
 800a048:	f7f6 f8e2 	bl	8000210 <strlen>
 800a04c:	9b01      	ldr	r3, [sp, #4]
 800a04e:	f8db 2000 	ldr.w	r2, [fp]
 800a052:	4403      	add	r3, r0
 800a054:	4682      	mov	sl, r0
 800a056:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a05a:	9305      	str	r3, [sp, #20]
 800a05c:	1c93      	adds	r3, r2, #2
 800a05e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a062:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a066:	32fe      	adds	r2, #254	; 0xfe
 800a068:	18d1      	adds	r1, r2, r3
 800a06a:	461f      	mov	r7, r3
 800a06c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a070:	9100      	str	r1, [sp, #0]
 800a072:	2830      	cmp	r0, #48	; 0x30
 800a074:	d0f8      	beq.n	800a068 <__gethex+0x3c>
 800a076:	f7ff ffc3 	bl	800a000 <__hexdig_fun>
 800a07a:	4604      	mov	r4, r0
 800a07c:	2800      	cmp	r0, #0
 800a07e:	d13a      	bne.n	800a0f6 <__gethex+0xca>
 800a080:	9901      	ldr	r1, [sp, #4]
 800a082:	4652      	mov	r2, sl
 800a084:	4638      	mov	r0, r7
 800a086:	f001 fdb3 	bl	800bbf0 <strncmp>
 800a08a:	4605      	mov	r5, r0
 800a08c:	2800      	cmp	r0, #0
 800a08e:	d168      	bne.n	800a162 <__gethex+0x136>
 800a090:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a094:	eb07 060a 	add.w	r6, r7, sl
 800a098:	f7ff ffb2 	bl	800a000 <__hexdig_fun>
 800a09c:	2800      	cmp	r0, #0
 800a09e:	d062      	beq.n	800a166 <__gethex+0x13a>
 800a0a0:	4633      	mov	r3, r6
 800a0a2:	7818      	ldrb	r0, [r3, #0]
 800a0a4:	2830      	cmp	r0, #48	; 0x30
 800a0a6:	461f      	mov	r7, r3
 800a0a8:	f103 0301 	add.w	r3, r3, #1
 800a0ac:	d0f9      	beq.n	800a0a2 <__gethex+0x76>
 800a0ae:	f7ff ffa7 	bl	800a000 <__hexdig_fun>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	fab0 f480 	clz	r4, r0
 800a0b8:	0964      	lsrs	r4, r4, #5
 800a0ba:	4635      	mov	r5, r6
 800a0bc:	9300      	str	r3, [sp, #0]
 800a0be:	463a      	mov	r2, r7
 800a0c0:	4616      	mov	r6, r2
 800a0c2:	3201      	adds	r2, #1
 800a0c4:	7830      	ldrb	r0, [r6, #0]
 800a0c6:	f7ff ff9b 	bl	800a000 <__hexdig_fun>
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d1f8      	bne.n	800a0c0 <__gethex+0x94>
 800a0ce:	9901      	ldr	r1, [sp, #4]
 800a0d0:	4652      	mov	r2, sl
 800a0d2:	4630      	mov	r0, r6
 800a0d4:	f001 fd8c 	bl	800bbf0 <strncmp>
 800a0d8:	b980      	cbnz	r0, 800a0fc <__gethex+0xd0>
 800a0da:	b94d      	cbnz	r5, 800a0f0 <__gethex+0xc4>
 800a0dc:	eb06 050a 	add.w	r5, r6, sl
 800a0e0:	462a      	mov	r2, r5
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	3201      	adds	r2, #1
 800a0e6:	7830      	ldrb	r0, [r6, #0]
 800a0e8:	f7ff ff8a 	bl	800a000 <__hexdig_fun>
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	d1f8      	bne.n	800a0e2 <__gethex+0xb6>
 800a0f0:	1bad      	subs	r5, r5, r6
 800a0f2:	00ad      	lsls	r5, r5, #2
 800a0f4:	e004      	b.n	800a100 <__gethex+0xd4>
 800a0f6:	2400      	movs	r4, #0
 800a0f8:	4625      	mov	r5, r4
 800a0fa:	e7e0      	b.n	800a0be <__gethex+0x92>
 800a0fc:	2d00      	cmp	r5, #0
 800a0fe:	d1f7      	bne.n	800a0f0 <__gethex+0xc4>
 800a100:	7833      	ldrb	r3, [r6, #0]
 800a102:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a106:	2b50      	cmp	r3, #80	; 0x50
 800a108:	d13b      	bne.n	800a182 <__gethex+0x156>
 800a10a:	7873      	ldrb	r3, [r6, #1]
 800a10c:	2b2b      	cmp	r3, #43	; 0x2b
 800a10e:	d02c      	beq.n	800a16a <__gethex+0x13e>
 800a110:	2b2d      	cmp	r3, #45	; 0x2d
 800a112:	d02e      	beq.n	800a172 <__gethex+0x146>
 800a114:	1c71      	adds	r1, r6, #1
 800a116:	f04f 0900 	mov.w	r9, #0
 800a11a:	7808      	ldrb	r0, [r1, #0]
 800a11c:	f7ff ff70 	bl	800a000 <__hexdig_fun>
 800a120:	1e43      	subs	r3, r0, #1
 800a122:	b2db      	uxtb	r3, r3
 800a124:	2b18      	cmp	r3, #24
 800a126:	d82c      	bhi.n	800a182 <__gethex+0x156>
 800a128:	f1a0 0210 	sub.w	r2, r0, #16
 800a12c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a130:	f7ff ff66 	bl	800a000 <__hexdig_fun>
 800a134:	1e43      	subs	r3, r0, #1
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b18      	cmp	r3, #24
 800a13a:	d91d      	bls.n	800a178 <__gethex+0x14c>
 800a13c:	f1b9 0f00 	cmp.w	r9, #0
 800a140:	d000      	beq.n	800a144 <__gethex+0x118>
 800a142:	4252      	negs	r2, r2
 800a144:	4415      	add	r5, r2
 800a146:	f8cb 1000 	str.w	r1, [fp]
 800a14a:	b1e4      	cbz	r4, 800a186 <__gethex+0x15a>
 800a14c:	9b00      	ldr	r3, [sp, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	bf14      	ite	ne
 800a152:	2700      	movne	r7, #0
 800a154:	2706      	moveq	r7, #6
 800a156:	4638      	mov	r0, r7
 800a158:	b009      	add	sp, #36	; 0x24
 800a15a:	ecbd 8b02 	vpop	{d8}
 800a15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a162:	463e      	mov	r6, r7
 800a164:	4625      	mov	r5, r4
 800a166:	2401      	movs	r4, #1
 800a168:	e7ca      	b.n	800a100 <__gethex+0xd4>
 800a16a:	f04f 0900 	mov.w	r9, #0
 800a16e:	1cb1      	adds	r1, r6, #2
 800a170:	e7d3      	b.n	800a11a <__gethex+0xee>
 800a172:	f04f 0901 	mov.w	r9, #1
 800a176:	e7fa      	b.n	800a16e <__gethex+0x142>
 800a178:	230a      	movs	r3, #10
 800a17a:	fb03 0202 	mla	r2, r3, r2, r0
 800a17e:	3a10      	subs	r2, #16
 800a180:	e7d4      	b.n	800a12c <__gethex+0x100>
 800a182:	4631      	mov	r1, r6
 800a184:	e7df      	b.n	800a146 <__gethex+0x11a>
 800a186:	1bf3      	subs	r3, r6, r7
 800a188:	3b01      	subs	r3, #1
 800a18a:	4621      	mov	r1, r4
 800a18c:	2b07      	cmp	r3, #7
 800a18e:	dc0b      	bgt.n	800a1a8 <__gethex+0x17c>
 800a190:	ee18 0a10 	vmov	r0, s16
 800a194:	f000 fa90 	bl	800a6b8 <_Balloc>
 800a198:	4604      	mov	r4, r0
 800a19a:	b940      	cbnz	r0, 800a1ae <__gethex+0x182>
 800a19c:	4b5d      	ldr	r3, [pc, #372]	; (800a314 <__gethex+0x2e8>)
 800a19e:	4602      	mov	r2, r0
 800a1a0:	21de      	movs	r1, #222	; 0xde
 800a1a2:	485d      	ldr	r0, [pc, #372]	; (800a318 <__gethex+0x2ec>)
 800a1a4:	f001 fdf4 	bl	800bd90 <__assert_func>
 800a1a8:	3101      	adds	r1, #1
 800a1aa:	105b      	asrs	r3, r3, #1
 800a1ac:	e7ee      	b.n	800a18c <__gethex+0x160>
 800a1ae:	f100 0914 	add.w	r9, r0, #20
 800a1b2:	f04f 0b00 	mov.w	fp, #0
 800a1b6:	f1ca 0301 	rsb	r3, sl, #1
 800a1ba:	f8cd 9008 	str.w	r9, [sp, #8]
 800a1be:	f8cd b000 	str.w	fp, [sp]
 800a1c2:	9306      	str	r3, [sp, #24]
 800a1c4:	42b7      	cmp	r7, r6
 800a1c6:	d340      	bcc.n	800a24a <__gethex+0x21e>
 800a1c8:	9802      	ldr	r0, [sp, #8]
 800a1ca:	9b00      	ldr	r3, [sp, #0]
 800a1cc:	f840 3b04 	str.w	r3, [r0], #4
 800a1d0:	eba0 0009 	sub.w	r0, r0, r9
 800a1d4:	1080      	asrs	r0, r0, #2
 800a1d6:	0146      	lsls	r6, r0, #5
 800a1d8:	6120      	str	r0, [r4, #16]
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 fb5e 	bl	800a89c <__hi0bits>
 800a1e0:	1a30      	subs	r0, r6, r0
 800a1e2:	f8d8 6000 	ldr.w	r6, [r8]
 800a1e6:	42b0      	cmp	r0, r6
 800a1e8:	dd63      	ble.n	800a2b2 <__gethex+0x286>
 800a1ea:	1b87      	subs	r7, r0, r6
 800a1ec:	4639      	mov	r1, r7
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f000 ff02 	bl	800aff8 <__any_on>
 800a1f4:	4682      	mov	sl, r0
 800a1f6:	b1a8      	cbz	r0, 800a224 <__gethex+0x1f8>
 800a1f8:	1e7b      	subs	r3, r7, #1
 800a1fa:	1159      	asrs	r1, r3, #5
 800a1fc:	f003 021f 	and.w	r2, r3, #31
 800a200:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a204:	f04f 0a01 	mov.w	sl, #1
 800a208:	fa0a f202 	lsl.w	r2, sl, r2
 800a20c:	420a      	tst	r2, r1
 800a20e:	d009      	beq.n	800a224 <__gethex+0x1f8>
 800a210:	4553      	cmp	r3, sl
 800a212:	dd05      	ble.n	800a220 <__gethex+0x1f4>
 800a214:	1eb9      	subs	r1, r7, #2
 800a216:	4620      	mov	r0, r4
 800a218:	f000 feee 	bl	800aff8 <__any_on>
 800a21c:	2800      	cmp	r0, #0
 800a21e:	d145      	bne.n	800a2ac <__gethex+0x280>
 800a220:	f04f 0a02 	mov.w	sl, #2
 800a224:	4639      	mov	r1, r7
 800a226:	4620      	mov	r0, r4
 800a228:	f7ff fe98 	bl	8009f5c <rshift>
 800a22c:	443d      	add	r5, r7
 800a22e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a232:	42ab      	cmp	r3, r5
 800a234:	da4c      	bge.n	800a2d0 <__gethex+0x2a4>
 800a236:	ee18 0a10 	vmov	r0, s16
 800a23a:	4621      	mov	r1, r4
 800a23c:	f000 fa7c 	bl	800a738 <_Bfree>
 800a240:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a242:	2300      	movs	r3, #0
 800a244:	6013      	str	r3, [r2, #0]
 800a246:	27a3      	movs	r7, #163	; 0xa3
 800a248:	e785      	b.n	800a156 <__gethex+0x12a>
 800a24a:	1e73      	subs	r3, r6, #1
 800a24c:	9a05      	ldr	r2, [sp, #20]
 800a24e:	9303      	str	r3, [sp, #12]
 800a250:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a254:	4293      	cmp	r3, r2
 800a256:	d019      	beq.n	800a28c <__gethex+0x260>
 800a258:	f1bb 0f20 	cmp.w	fp, #32
 800a25c:	d107      	bne.n	800a26e <__gethex+0x242>
 800a25e:	9b02      	ldr	r3, [sp, #8]
 800a260:	9a00      	ldr	r2, [sp, #0]
 800a262:	f843 2b04 	str.w	r2, [r3], #4
 800a266:	9302      	str	r3, [sp, #8]
 800a268:	2300      	movs	r3, #0
 800a26a:	9300      	str	r3, [sp, #0]
 800a26c:	469b      	mov	fp, r3
 800a26e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a272:	f7ff fec5 	bl	800a000 <__hexdig_fun>
 800a276:	9b00      	ldr	r3, [sp, #0]
 800a278:	f000 000f 	and.w	r0, r0, #15
 800a27c:	fa00 f00b 	lsl.w	r0, r0, fp
 800a280:	4303      	orrs	r3, r0
 800a282:	9300      	str	r3, [sp, #0]
 800a284:	f10b 0b04 	add.w	fp, fp, #4
 800a288:	9b03      	ldr	r3, [sp, #12]
 800a28a:	e00d      	b.n	800a2a8 <__gethex+0x27c>
 800a28c:	9b03      	ldr	r3, [sp, #12]
 800a28e:	9a06      	ldr	r2, [sp, #24]
 800a290:	4413      	add	r3, r2
 800a292:	42bb      	cmp	r3, r7
 800a294:	d3e0      	bcc.n	800a258 <__gethex+0x22c>
 800a296:	4618      	mov	r0, r3
 800a298:	9901      	ldr	r1, [sp, #4]
 800a29a:	9307      	str	r3, [sp, #28]
 800a29c:	4652      	mov	r2, sl
 800a29e:	f001 fca7 	bl	800bbf0 <strncmp>
 800a2a2:	9b07      	ldr	r3, [sp, #28]
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	d1d7      	bne.n	800a258 <__gethex+0x22c>
 800a2a8:	461e      	mov	r6, r3
 800a2aa:	e78b      	b.n	800a1c4 <__gethex+0x198>
 800a2ac:	f04f 0a03 	mov.w	sl, #3
 800a2b0:	e7b8      	b.n	800a224 <__gethex+0x1f8>
 800a2b2:	da0a      	bge.n	800a2ca <__gethex+0x29e>
 800a2b4:	1a37      	subs	r7, r6, r0
 800a2b6:	4621      	mov	r1, r4
 800a2b8:	ee18 0a10 	vmov	r0, s16
 800a2bc:	463a      	mov	r2, r7
 800a2be:	f000 fc57 	bl	800ab70 <__lshift>
 800a2c2:	1bed      	subs	r5, r5, r7
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	f100 0914 	add.w	r9, r0, #20
 800a2ca:	f04f 0a00 	mov.w	sl, #0
 800a2ce:	e7ae      	b.n	800a22e <__gethex+0x202>
 800a2d0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a2d4:	42a8      	cmp	r0, r5
 800a2d6:	dd72      	ble.n	800a3be <__gethex+0x392>
 800a2d8:	1b45      	subs	r5, r0, r5
 800a2da:	42ae      	cmp	r6, r5
 800a2dc:	dc36      	bgt.n	800a34c <__gethex+0x320>
 800a2de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a2e2:	2b02      	cmp	r3, #2
 800a2e4:	d02a      	beq.n	800a33c <__gethex+0x310>
 800a2e6:	2b03      	cmp	r3, #3
 800a2e8:	d02c      	beq.n	800a344 <__gethex+0x318>
 800a2ea:	2b01      	cmp	r3, #1
 800a2ec:	d11c      	bne.n	800a328 <__gethex+0x2fc>
 800a2ee:	42ae      	cmp	r6, r5
 800a2f0:	d11a      	bne.n	800a328 <__gethex+0x2fc>
 800a2f2:	2e01      	cmp	r6, #1
 800a2f4:	d112      	bne.n	800a31c <__gethex+0x2f0>
 800a2f6:	9a04      	ldr	r2, [sp, #16]
 800a2f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a2fc:	6013      	str	r3, [r2, #0]
 800a2fe:	2301      	movs	r3, #1
 800a300:	6123      	str	r3, [r4, #16]
 800a302:	f8c9 3000 	str.w	r3, [r9]
 800a306:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a308:	2762      	movs	r7, #98	; 0x62
 800a30a:	601c      	str	r4, [r3, #0]
 800a30c:	e723      	b.n	800a156 <__gethex+0x12a>
 800a30e:	bf00      	nop
 800a310:	0800cae0 	.word	0x0800cae0
 800a314:	0800ca68 	.word	0x0800ca68
 800a318:	0800ca79 	.word	0x0800ca79
 800a31c:	1e71      	subs	r1, r6, #1
 800a31e:	4620      	mov	r0, r4
 800a320:	f000 fe6a 	bl	800aff8 <__any_on>
 800a324:	2800      	cmp	r0, #0
 800a326:	d1e6      	bne.n	800a2f6 <__gethex+0x2ca>
 800a328:	ee18 0a10 	vmov	r0, s16
 800a32c:	4621      	mov	r1, r4
 800a32e:	f000 fa03 	bl	800a738 <_Bfree>
 800a332:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a334:	2300      	movs	r3, #0
 800a336:	6013      	str	r3, [r2, #0]
 800a338:	2750      	movs	r7, #80	; 0x50
 800a33a:	e70c      	b.n	800a156 <__gethex+0x12a>
 800a33c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d1f2      	bne.n	800a328 <__gethex+0x2fc>
 800a342:	e7d8      	b.n	800a2f6 <__gethex+0x2ca>
 800a344:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1d5      	bne.n	800a2f6 <__gethex+0x2ca>
 800a34a:	e7ed      	b.n	800a328 <__gethex+0x2fc>
 800a34c:	1e6f      	subs	r7, r5, #1
 800a34e:	f1ba 0f00 	cmp.w	sl, #0
 800a352:	d131      	bne.n	800a3b8 <__gethex+0x38c>
 800a354:	b127      	cbz	r7, 800a360 <__gethex+0x334>
 800a356:	4639      	mov	r1, r7
 800a358:	4620      	mov	r0, r4
 800a35a:	f000 fe4d 	bl	800aff8 <__any_on>
 800a35e:	4682      	mov	sl, r0
 800a360:	117b      	asrs	r3, r7, #5
 800a362:	2101      	movs	r1, #1
 800a364:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a368:	f007 071f 	and.w	r7, r7, #31
 800a36c:	fa01 f707 	lsl.w	r7, r1, r7
 800a370:	421f      	tst	r7, r3
 800a372:	4629      	mov	r1, r5
 800a374:	4620      	mov	r0, r4
 800a376:	bf18      	it	ne
 800a378:	f04a 0a02 	orrne.w	sl, sl, #2
 800a37c:	1b76      	subs	r6, r6, r5
 800a37e:	f7ff fded 	bl	8009f5c <rshift>
 800a382:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a386:	2702      	movs	r7, #2
 800a388:	f1ba 0f00 	cmp.w	sl, #0
 800a38c:	d048      	beq.n	800a420 <__gethex+0x3f4>
 800a38e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a392:	2b02      	cmp	r3, #2
 800a394:	d015      	beq.n	800a3c2 <__gethex+0x396>
 800a396:	2b03      	cmp	r3, #3
 800a398:	d017      	beq.n	800a3ca <__gethex+0x39e>
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d109      	bne.n	800a3b2 <__gethex+0x386>
 800a39e:	f01a 0f02 	tst.w	sl, #2
 800a3a2:	d006      	beq.n	800a3b2 <__gethex+0x386>
 800a3a4:	f8d9 0000 	ldr.w	r0, [r9]
 800a3a8:	ea4a 0a00 	orr.w	sl, sl, r0
 800a3ac:	f01a 0f01 	tst.w	sl, #1
 800a3b0:	d10e      	bne.n	800a3d0 <__gethex+0x3a4>
 800a3b2:	f047 0710 	orr.w	r7, r7, #16
 800a3b6:	e033      	b.n	800a420 <__gethex+0x3f4>
 800a3b8:	f04f 0a01 	mov.w	sl, #1
 800a3bc:	e7d0      	b.n	800a360 <__gethex+0x334>
 800a3be:	2701      	movs	r7, #1
 800a3c0:	e7e2      	b.n	800a388 <__gethex+0x35c>
 800a3c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3c4:	f1c3 0301 	rsb	r3, r3, #1
 800a3c8:	9315      	str	r3, [sp, #84]	; 0x54
 800a3ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d0f0      	beq.n	800a3b2 <__gethex+0x386>
 800a3d0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a3d4:	f104 0314 	add.w	r3, r4, #20
 800a3d8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a3dc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a3e0:	f04f 0c00 	mov.w	ip, #0
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3ea:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a3ee:	d01c      	beq.n	800a42a <__gethex+0x3fe>
 800a3f0:	3201      	adds	r2, #1
 800a3f2:	6002      	str	r2, [r0, #0]
 800a3f4:	2f02      	cmp	r7, #2
 800a3f6:	f104 0314 	add.w	r3, r4, #20
 800a3fa:	d13f      	bne.n	800a47c <__gethex+0x450>
 800a3fc:	f8d8 2000 	ldr.w	r2, [r8]
 800a400:	3a01      	subs	r2, #1
 800a402:	42b2      	cmp	r2, r6
 800a404:	d10a      	bne.n	800a41c <__gethex+0x3f0>
 800a406:	1171      	asrs	r1, r6, #5
 800a408:	2201      	movs	r2, #1
 800a40a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a40e:	f006 061f 	and.w	r6, r6, #31
 800a412:	fa02 f606 	lsl.w	r6, r2, r6
 800a416:	421e      	tst	r6, r3
 800a418:	bf18      	it	ne
 800a41a:	4617      	movne	r7, r2
 800a41c:	f047 0720 	orr.w	r7, r7, #32
 800a420:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a422:	601c      	str	r4, [r3, #0]
 800a424:	9b04      	ldr	r3, [sp, #16]
 800a426:	601d      	str	r5, [r3, #0]
 800a428:	e695      	b.n	800a156 <__gethex+0x12a>
 800a42a:	4299      	cmp	r1, r3
 800a42c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a430:	d8d8      	bhi.n	800a3e4 <__gethex+0x3b8>
 800a432:	68a3      	ldr	r3, [r4, #8]
 800a434:	459b      	cmp	fp, r3
 800a436:	db19      	blt.n	800a46c <__gethex+0x440>
 800a438:	6861      	ldr	r1, [r4, #4]
 800a43a:	ee18 0a10 	vmov	r0, s16
 800a43e:	3101      	adds	r1, #1
 800a440:	f000 f93a 	bl	800a6b8 <_Balloc>
 800a444:	4681      	mov	r9, r0
 800a446:	b918      	cbnz	r0, 800a450 <__gethex+0x424>
 800a448:	4b1a      	ldr	r3, [pc, #104]	; (800a4b4 <__gethex+0x488>)
 800a44a:	4602      	mov	r2, r0
 800a44c:	2184      	movs	r1, #132	; 0x84
 800a44e:	e6a8      	b.n	800a1a2 <__gethex+0x176>
 800a450:	6922      	ldr	r2, [r4, #16]
 800a452:	3202      	adds	r2, #2
 800a454:	f104 010c 	add.w	r1, r4, #12
 800a458:	0092      	lsls	r2, r2, #2
 800a45a:	300c      	adds	r0, #12
 800a45c:	f000 f91e 	bl	800a69c <memcpy>
 800a460:	4621      	mov	r1, r4
 800a462:	ee18 0a10 	vmov	r0, s16
 800a466:	f000 f967 	bl	800a738 <_Bfree>
 800a46a:	464c      	mov	r4, r9
 800a46c:	6923      	ldr	r3, [r4, #16]
 800a46e:	1c5a      	adds	r2, r3, #1
 800a470:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a474:	6122      	str	r2, [r4, #16]
 800a476:	2201      	movs	r2, #1
 800a478:	615a      	str	r2, [r3, #20]
 800a47a:	e7bb      	b.n	800a3f4 <__gethex+0x3c8>
 800a47c:	6922      	ldr	r2, [r4, #16]
 800a47e:	455a      	cmp	r2, fp
 800a480:	dd0b      	ble.n	800a49a <__gethex+0x46e>
 800a482:	2101      	movs	r1, #1
 800a484:	4620      	mov	r0, r4
 800a486:	f7ff fd69 	bl	8009f5c <rshift>
 800a48a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a48e:	3501      	adds	r5, #1
 800a490:	42ab      	cmp	r3, r5
 800a492:	f6ff aed0 	blt.w	800a236 <__gethex+0x20a>
 800a496:	2701      	movs	r7, #1
 800a498:	e7c0      	b.n	800a41c <__gethex+0x3f0>
 800a49a:	f016 061f 	ands.w	r6, r6, #31
 800a49e:	d0fa      	beq.n	800a496 <__gethex+0x46a>
 800a4a0:	4453      	add	r3, sl
 800a4a2:	f1c6 0620 	rsb	r6, r6, #32
 800a4a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a4aa:	f000 f9f7 	bl	800a89c <__hi0bits>
 800a4ae:	42b0      	cmp	r0, r6
 800a4b0:	dbe7      	blt.n	800a482 <__gethex+0x456>
 800a4b2:	e7f0      	b.n	800a496 <__gethex+0x46a>
 800a4b4:	0800ca68 	.word	0x0800ca68

0800a4b8 <L_shift>:
 800a4b8:	f1c2 0208 	rsb	r2, r2, #8
 800a4bc:	0092      	lsls	r2, r2, #2
 800a4be:	b570      	push	{r4, r5, r6, lr}
 800a4c0:	f1c2 0620 	rsb	r6, r2, #32
 800a4c4:	6843      	ldr	r3, [r0, #4]
 800a4c6:	6804      	ldr	r4, [r0, #0]
 800a4c8:	fa03 f506 	lsl.w	r5, r3, r6
 800a4cc:	432c      	orrs	r4, r5
 800a4ce:	40d3      	lsrs	r3, r2
 800a4d0:	6004      	str	r4, [r0, #0]
 800a4d2:	f840 3f04 	str.w	r3, [r0, #4]!
 800a4d6:	4288      	cmp	r0, r1
 800a4d8:	d3f4      	bcc.n	800a4c4 <L_shift+0xc>
 800a4da:	bd70      	pop	{r4, r5, r6, pc}

0800a4dc <__match>:
 800a4dc:	b530      	push	{r4, r5, lr}
 800a4de:	6803      	ldr	r3, [r0, #0]
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4e6:	b914      	cbnz	r4, 800a4ee <__match+0x12>
 800a4e8:	6003      	str	r3, [r0, #0]
 800a4ea:	2001      	movs	r0, #1
 800a4ec:	bd30      	pop	{r4, r5, pc}
 800a4ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a4f6:	2d19      	cmp	r5, #25
 800a4f8:	bf98      	it	ls
 800a4fa:	3220      	addls	r2, #32
 800a4fc:	42a2      	cmp	r2, r4
 800a4fe:	d0f0      	beq.n	800a4e2 <__match+0x6>
 800a500:	2000      	movs	r0, #0
 800a502:	e7f3      	b.n	800a4ec <__match+0x10>

0800a504 <__hexnan>:
 800a504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a508:	680b      	ldr	r3, [r1, #0]
 800a50a:	115e      	asrs	r6, r3, #5
 800a50c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a510:	f013 031f 	ands.w	r3, r3, #31
 800a514:	b087      	sub	sp, #28
 800a516:	bf18      	it	ne
 800a518:	3604      	addne	r6, #4
 800a51a:	2500      	movs	r5, #0
 800a51c:	1f37      	subs	r7, r6, #4
 800a51e:	4690      	mov	r8, r2
 800a520:	6802      	ldr	r2, [r0, #0]
 800a522:	9301      	str	r3, [sp, #4]
 800a524:	4682      	mov	sl, r0
 800a526:	f846 5c04 	str.w	r5, [r6, #-4]
 800a52a:	46b9      	mov	r9, r7
 800a52c:	463c      	mov	r4, r7
 800a52e:	9502      	str	r5, [sp, #8]
 800a530:	46ab      	mov	fp, r5
 800a532:	7851      	ldrb	r1, [r2, #1]
 800a534:	1c53      	adds	r3, r2, #1
 800a536:	9303      	str	r3, [sp, #12]
 800a538:	b341      	cbz	r1, 800a58c <__hexnan+0x88>
 800a53a:	4608      	mov	r0, r1
 800a53c:	9205      	str	r2, [sp, #20]
 800a53e:	9104      	str	r1, [sp, #16]
 800a540:	f7ff fd5e 	bl	800a000 <__hexdig_fun>
 800a544:	2800      	cmp	r0, #0
 800a546:	d14f      	bne.n	800a5e8 <__hexnan+0xe4>
 800a548:	9904      	ldr	r1, [sp, #16]
 800a54a:	9a05      	ldr	r2, [sp, #20]
 800a54c:	2920      	cmp	r1, #32
 800a54e:	d818      	bhi.n	800a582 <__hexnan+0x7e>
 800a550:	9b02      	ldr	r3, [sp, #8]
 800a552:	459b      	cmp	fp, r3
 800a554:	dd13      	ble.n	800a57e <__hexnan+0x7a>
 800a556:	454c      	cmp	r4, r9
 800a558:	d206      	bcs.n	800a568 <__hexnan+0x64>
 800a55a:	2d07      	cmp	r5, #7
 800a55c:	dc04      	bgt.n	800a568 <__hexnan+0x64>
 800a55e:	462a      	mov	r2, r5
 800a560:	4649      	mov	r1, r9
 800a562:	4620      	mov	r0, r4
 800a564:	f7ff ffa8 	bl	800a4b8 <L_shift>
 800a568:	4544      	cmp	r4, r8
 800a56a:	d950      	bls.n	800a60e <__hexnan+0x10a>
 800a56c:	2300      	movs	r3, #0
 800a56e:	f1a4 0904 	sub.w	r9, r4, #4
 800a572:	f844 3c04 	str.w	r3, [r4, #-4]
 800a576:	f8cd b008 	str.w	fp, [sp, #8]
 800a57a:	464c      	mov	r4, r9
 800a57c:	461d      	mov	r5, r3
 800a57e:	9a03      	ldr	r2, [sp, #12]
 800a580:	e7d7      	b.n	800a532 <__hexnan+0x2e>
 800a582:	2929      	cmp	r1, #41	; 0x29
 800a584:	d156      	bne.n	800a634 <__hexnan+0x130>
 800a586:	3202      	adds	r2, #2
 800a588:	f8ca 2000 	str.w	r2, [sl]
 800a58c:	f1bb 0f00 	cmp.w	fp, #0
 800a590:	d050      	beq.n	800a634 <__hexnan+0x130>
 800a592:	454c      	cmp	r4, r9
 800a594:	d206      	bcs.n	800a5a4 <__hexnan+0xa0>
 800a596:	2d07      	cmp	r5, #7
 800a598:	dc04      	bgt.n	800a5a4 <__hexnan+0xa0>
 800a59a:	462a      	mov	r2, r5
 800a59c:	4649      	mov	r1, r9
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f7ff ff8a 	bl	800a4b8 <L_shift>
 800a5a4:	4544      	cmp	r4, r8
 800a5a6:	d934      	bls.n	800a612 <__hexnan+0x10e>
 800a5a8:	f1a8 0204 	sub.w	r2, r8, #4
 800a5ac:	4623      	mov	r3, r4
 800a5ae:	f853 1b04 	ldr.w	r1, [r3], #4
 800a5b2:	f842 1f04 	str.w	r1, [r2, #4]!
 800a5b6:	429f      	cmp	r7, r3
 800a5b8:	d2f9      	bcs.n	800a5ae <__hexnan+0xaa>
 800a5ba:	1b3b      	subs	r3, r7, r4
 800a5bc:	f023 0303 	bic.w	r3, r3, #3
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	3401      	adds	r4, #1
 800a5c4:	3e03      	subs	r6, #3
 800a5c6:	42b4      	cmp	r4, r6
 800a5c8:	bf88      	it	hi
 800a5ca:	2304      	movhi	r3, #4
 800a5cc:	4443      	add	r3, r8
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	f843 2b04 	str.w	r2, [r3], #4
 800a5d4:	429f      	cmp	r7, r3
 800a5d6:	d2fb      	bcs.n	800a5d0 <__hexnan+0xcc>
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	b91b      	cbnz	r3, 800a5e4 <__hexnan+0xe0>
 800a5dc:	4547      	cmp	r7, r8
 800a5de:	d127      	bne.n	800a630 <__hexnan+0x12c>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	603b      	str	r3, [r7, #0]
 800a5e4:	2005      	movs	r0, #5
 800a5e6:	e026      	b.n	800a636 <__hexnan+0x132>
 800a5e8:	3501      	adds	r5, #1
 800a5ea:	2d08      	cmp	r5, #8
 800a5ec:	f10b 0b01 	add.w	fp, fp, #1
 800a5f0:	dd06      	ble.n	800a600 <__hexnan+0xfc>
 800a5f2:	4544      	cmp	r4, r8
 800a5f4:	d9c3      	bls.n	800a57e <__hexnan+0x7a>
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a5fc:	2501      	movs	r5, #1
 800a5fe:	3c04      	subs	r4, #4
 800a600:	6822      	ldr	r2, [r4, #0]
 800a602:	f000 000f 	and.w	r0, r0, #15
 800a606:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a60a:	6022      	str	r2, [r4, #0]
 800a60c:	e7b7      	b.n	800a57e <__hexnan+0x7a>
 800a60e:	2508      	movs	r5, #8
 800a610:	e7b5      	b.n	800a57e <__hexnan+0x7a>
 800a612:	9b01      	ldr	r3, [sp, #4]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d0df      	beq.n	800a5d8 <__hexnan+0xd4>
 800a618:	f04f 32ff 	mov.w	r2, #4294967295
 800a61c:	f1c3 0320 	rsb	r3, r3, #32
 800a620:	fa22 f303 	lsr.w	r3, r2, r3
 800a624:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a628:	401a      	ands	r2, r3
 800a62a:	f846 2c04 	str.w	r2, [r6, #-4]
 800a62e:	e7d3      	b.n	800a5d8 <__hexnan+0xd4>
 800a630:	3f04      	subs	r7, #4
 800a632:	e7d1      	b.n	800a5d8 <__hexnan+0xd4>
 800a634:	2004      	movs	r0, #4
 800a636:	b007      	add	sp, #28
 800a638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a63c <_localeconv_r>:
 800a63c:	4800      	ldr	r0, [pc, #0]	; (800a640 <_localeconv_r+0x4>)
 800a63e:	4770      	bx	lr
 800a640:	20000168 	.word	0x20000168

0800a644 <_lseek_r>:
 800a644:	b538      	push	{r3, r4, r5, lr}
 800a646:	4d07      	ldr	r5, [pc, #28]	; (800a664 <_lseek_r+0x20>)
 800a648:	4604      	mov	r4, r0
 800a64a:	4608      	mov	r0, r1
 800a64c:	4611      	mov	r1, r2
 800a64e:	2200      	movs	r2, #0
 800a650:	602a      	str	r2, [r5, #0]
 800a652:	461a      	mov	r2, r3
 800a654:	f7f7 fd4a 	bl	80020ec <_lseek>
 800a658:	1c43      	adds	r3, r0, #1
 800a65a:	d102      	bne.n	800a662 <_lseek_r+0x1e>
 800a65c:	682b      	ldr	r3, [r5, #0]
 800a65e:	b103      	cbz	r3, 800a662 <_lseek_r+0x1e>
 800a660:	6023      	str	r3, [r4, #0]
 800a662:	bd38      	pop	{r3, r4, r5, pc}
 800a664:	200005bc 	.word	0x200005bc

0800a668 <malloc>:
 800a668:	4b02      	ldr	r3, [pc, #8]	; (800a674 <malloc+0xc>)
 800a66a:	4601      	mov	r1, r0
 800a66c:	6818      	ldr	r0, [r3, #0]
 800a66e:	f000 bd67 	b.w	800b140 <_malloc_r>
 800a672:	bf00      	nop
 800a674:	20000010 	.word	0x20000010

0800a678 <__ascii_mbtowc>:
 800a678:	b082      	sub	sp, #8
 800a67a:	b901      	cbnz	r1, 800a67e <__ascii_mbtowc+0x6>
 800a67c:	a901      	add	r1, sp, #4
 800a67e:	b142      	cbz	r2, 800a692 <__ascii_mbtowc+0x1a>
 800a680:	b14b      	cbz	r3, 800a696 <__ascii_mbtowc+0x1e>
 800a682:	7813      	ldrb	r3, [r2, #0]
 800a684:	600b      	str	r3, [r1, #0]
 800a686:	7812      	ldrb	r2, [r2, #0]
 800a688:	1e10      	subs	r0, r2, #0
 800a68a:	bf18      	it	ne
 800a68c:	2001      	movne	r0, #1
 800a68e:	b002      	add	sp, #8
 800a690:	4770      	bx	lr
 800a692:	4610      	mov	r0, r2
 800a694:	e7fb      	b.n	800a68e <__ascii_mbtowc+0x16>
 800a696:	f06f 0001 	mvn.w	r0, #1
 800a69a:	e7f8      	b.n	800a68e <__ascii_mbtowc+0x16>

0800a69c <memcpy>:
 800a69c:	440a      	add	r2, r1
 800a69e:	4291      	cmp	r1, r2
 800a6a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6a4:	d100      	bne.n	800a6a8 <memcpy+0xc>
 800a6a6:	4770      	bx	lr
 800a6a8:	b510      	push	{r4, lr}
 800a6aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6b2:	4291      	cmp	r1, r2
 800a6b4:	d1f9      	bne.n	800a6aa <memcpy+0xe>
 800a6b6:	bd10      	pop	{r4, pc}

0800a6b8 <_Balloc>:
 800a6b8:	b570      	push	{r4, r5, r6, lr}
 800a6ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6bc:	4604      	mov	r4, r0
 800a6be:	460d      	mov	r5, r1
 800a6c0:	b976      	cbnz	r6, 800a6e0 <_Balloc+0x28>
 800a6c2:	2010      	movs	r0, #16
 800a6c4:	f7ff ffd0 	bl	800a668 <malloc>
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	6260      	str	r0, [r4, #36]	; 0x24
 800a6cc:	b920      	cbnz	r0, 800a6d8 <_Balloc+0x20>
 800a6ce:	4b18      	ldr	r3, [pc, #96]	; (800a730 <_Balloc+0x78>)
 800a6d0:	4818      	ldr	r0, [pc, #96]	; (800a734 <_Balloc+0x7c>)
 800a6d2:	2166      	movs	r1, #102	; 0x66
 800a6d4:	f001 fb5c 	bl	800bd90 <__assert_func>
 800a6d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6dc:	6006      	str	r6, [r0, #0]
 800a6de:	60c6      	str	r6, [r0, #12]
 800a6e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6e2:	68f3      	ldr	r3, [r6, #12]
 800a6e4:	b183      	cbz	r3, 800a708 <_Balloc+0x50>
 800a6e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6e8:	68db      	ldr	r3, [r3, #12]
 800a6ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6ee:	b9b8      	cbnz	r0, 800a720 <_Balloc+0x68>
 800a6f0:	2101      	movs	r1, #1
 800a6f2:	fa01 f605 	lsl.w	r6, r1, r5
 800a6f6:	1d72      	adds	r2, r6, #5
 800a6f8:	0092      	lsls	r2, r2, #2
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	f000 fc9d 	bl	800b03a <_calloc_r>
 800a700:	b160      	cbz	r0, 800a71c <_Balloc+0x64>
 800a702:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a706:	e00e      	b.n	800a726 <_Balloc+0x6e>
 800a708:	2221      	movs	r2, #33	; 0x21
 800a70a:	2104      	movs	r1, #4
 800a70c:	4620      	mov	r0, r4
 800a70e:	f000 fc94 	bl	800b03a <_calloc_r>
 800a712:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a714:	60f0      	str	r0, [r6, #12]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d1e4      	bne.n	800a6e6 <_Balloc+0x2e>
 800a71c:	2000      	movs	r0, #0
 800a71e:	bd70      	pop	{r4, r5, r6, pc}
 800a720:	6802      	ldr	r2, [r0, #0]
 800a722:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a726:	2300      	movs	r3, #0
 800a728:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a72c:	e7f7      	b.n	800a71e <_Balloc+0x66>
 800a72e:	bf00      	nop
 800a730:	0800c9f6 	.word	0x0800c9f6
 800a734:	0800caf4 	.word	0x0800caf4

0800a738 <_Bfree>:
 800a738:	b570      	push	{r4, r5, r6, lr}
 800a73a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a73c:	4605      	mov	r5, r0
 800a73e:	460c      	mov	r4, r1
 800a740:	b976      	cbnz	r6, 800a760 <_Bfree+0x28>
 800a742:	2010      	movs	r0, #16
 800a744:	f7ff ff90 	bl	800a668 <malloc>
 800a748:	4602      	mov	r2, r0
 800a74a:	6268      	str	r0, [r5, #36]	; 0x24
 800a74c:	b920      	cbnz	r0, 800a758 <_Bfree+0x20>
 800a74e:	4b09      	ldr	r3, [pc, #36]	; (800a774 <_Bfree+0x3c>)
 800a750:	4809      	ldr	r0, [pc, #36]	; (800a778 <_Bfree+0x40>)
 800a752:	218a      	movs	r1, #138	; 0x8a
 800a754:	f001 fb1c 	bl	800bd90 <__assert_func>
 800a758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a75c:	6006      	str	r6, [r0, #0]
 800a75e:	60c6      	str	r6, [r0, #12]
 800a760:	b13c      	cbz	r4, 800a772 <_Bfree+0x3a>
 800a762:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a764:	6862      	ldr	r2, [r4, #4]
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a76c:	6021      	str	r1, [r4, #0]
 800a76e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a772:	bd70      	pop	{r4, r5, r6, pc}
 800a774:	0800c9f6 	.word	0x0800c9f6
 800a778:	0800caf4 	.word	0x0800caf4

0800a77c <__multadd>:
 800a77c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a780:	690d      	ldr	r5, [r1, #16]
 800a782:	4607      	mov	r7, r0
 800a784:	460c      	mov	r4, r1
 800a786:	461e      	mov	r6, r3
 800a788:	f101 0c14 	add.w	ip, r1, #20
 800a78c:	2000      	movs	r0, #0
 800a78e:	f8dc 3000 	ldr.w	r3, [ip]
 800a792:	b299      	uxth	r1, r3
 800a794:	fb02 6101 	mla	r1, r2, r1, r6
 800a798:	0c1e      	lsrs	r6, r3, #16
 800a79a:	0c0b      	lsrs	r3, r1, #16
 800a79c:	fb02 3306 	mla	r3, r2, r6, r3
 800a7a0:	b289      	uxth	r1, r1
 800a7a2:	3001      	adds	r0, #1
 800a7a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a7a8:	4285      	cmp	r5, r0
 800a7aa:	f84c 1b04 	str.w	r1, [ip], #4
 800a7ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a7b2:	dcec      	bgt.n	800a78e <__multadd+0x12>
 800a7b4:	b30e      	cbz	r6, 800a7fa <__multadd+0x7e>
 800a7b6:	68a3      	ldr	r3, [r4, #8]
 800a7b8:	42ab      	cmp	r3, r5
 800a7ba:	dc19      	bgt.n	800a7f0 <__multadd+0x74>
 800a7bc:	6861      	ldr	r1, [r4, #4]
 800a7be:	4638      	mov	r0, r7
 800a7c0:	3101      	adds	r1, #1
 800a7c2:	f7ff ff79 	bl	800a6b8 <_Balloc>
 800a7c6:	4680      	mov	r8, r0
 800a7c8:	b928      	cbnz	r0, 800a7d6 <__multadd+0x5a>
 800a7ca:	4602      	mov	r2, r0
 800a7cc:	4b0c      	ldr	r3, [pc, #48]	; (800a800 <__multadd+0x84>)
 800a7ce:	480d      	ldr	r0, [pc, #52]	; (800a804 <__multadd+0x88>)
 800a7d0:	21b5      	movs	r1, #181	; 0xb5
 800a7d2:	f001 fadd 	bl	800bd90 <__assert_func>
 800a7d6:	6922      	ldr	r2, [r4, #16]
 800a7d8:	3202      	adds	r2, #2
 800a7da:	f104 010c 	add.w	r1, r4, #12
 800a7de:	0092      	lsls	r2, r2, #2
 800a7e0:	300c      	adds	r0, #12
 800a7e2:	f7ff ff5b 	bl	800a69c <memcpy>
 800a7e6:	4621      	mov	r1, r4
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	f7ff ffa5 	bl	800a738 <_Bfree>
 800a7ee:	4644      	mov	r4, r8
 800a7f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7f4:	3501      	adds	r5, #1
 800a7f6:	615e      	str	r6, [r3, #20]
 800a7f8:	6125      	str	r5, [r4, #16]
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a800:	0800ca68 	.word	0x0800ca68
 800a804:	0800caf4 	.word	0x0800caf4

0800a808 <__s2b>:
 800a808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a80c:	460c      	mov	r4, r1
 800a80e:	4615      	mov	r5, r2
 800a810:	461f      	mov	r7, r3
 800a812:	2209      	movs	r2, #9
 800a814:	3308      	adds	r3, #8
 800a816:	4606      	mov	r6, r0
 800a818:	fb93 f3f2 	sdiv	r3, r3, r2
 800a81c:	2100      	movs	r1, #0
 800a81e:	2201      	movs	r2, #1
 800a820:	429a      	cmp	r2, r3
 800a822:	db09      	blt.n	800a838 <__s2b+0x30>
 800a824:	4630      	mov	r0, r6
 800a826:	f7ff ff47 	bl	800a6b8 <_Balloc>
 800a82a:	b940      	cbnz	r0, 800a83e <__s2b+0x36>
 800a82c:	4602      	mov	r2, r0
 800a82e:	4b19      	ldr	r3, [pc, #100]	; (800a894 <__s2b+0x8c>)
 800a830:	4819      	ldr	r0, [pc, #100]	; (800a898 <__s2b+0x90>)
 800a832:	21ce      	movs	r1, #206	; 0xce
 800a834:	f001 faac 	bl	800bd90 <__assert_func>
 800a838:	0052      	lsls	r2, r2, #1
 800a83a:	3101      	adds	r1, #1
 800a83c:	e7f0      	b.n	800a820 <__s2b+0x18>
 800a83e:	9b08      	ldr	r3, [sp, #32]
 800a840:	6143      	str	r3, [r0, #20]
 800a842:	2d09      	cmp	r5, #9
 800a844:	f04f 0301 	mov.w	r3, #1
 800a848:	6103      	str	r3, [r0, #16]
 800a84a:	dd16      	ble.n	800a87a <__s2b+0x72>
 800a84c:	f104 0909 	add.w	r9, r4, #9
 800a850:	46c8      	mov	r8, r9
 800a852:	442c      	add	r4, r5
 800a854:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a858:	4601      	mov	r1, r0
 800a85a:	3b30      	subs	r3, #48	; 0x30
 800a85c:	220a      	movs	r2, #10
 800a85e:	4630      	mov	r0, r6
 800a860:	f7ff ff8c 	bl	800a77c <__multadd>
 800a864:	45a0      	cmp	r8, r4
 800a866:	d1f5      	bne.n	800a854 <__s2b+0x4c>
 800a868:	f1a5 0408 	sub.w	r4, r5, #8
 800a86c:	444c      	add	r4, r9
 800a86e:	1b2d      	subs	r5, r5, r4
 800a870:	1963      	adds	r3, r4, r5
 800a872:	42bb      	cmp	r3, r7
 800a874:	db04      	blt.n	800a880 <__s2b+0x78>
 800a876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a87a:	340a      	adds	r4, #10
 800a87c:	2509      	movs	r5, #9
 800a87e:	e7f6      	b.n	800a86e <__s2b+0x66>
 800a880:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a884:	4601      	mov	r1, r0
 800a886:	3b30      	subs	r3, #48	; 0x30
 800a888:	220a      	movs	r2, #10
 800a88a:	4630      	mov	r0, r6
 800a88c:	f7ff ff76 	bl	800a77c <__multadd>
 800a890:	e7ee      	b.n	800a870 <__s2b+0x68>
 800a892:	bf00      	nop
 800a894:	0800ca68 	.word	0x0800ca68
 800a898:	0800caf4 	.word	0x0800caf4

0800a89c <__hi0bits>:
 800a89c:	0c03      	lsrs	r3, r0, #16
 800a89e:	041b      	lsls	r3, r3, #16
 800a8a0:	b9d3      	cbnz	r3, 800a8d8 <__hi0bits+0x3c>
 800a8a2:	0400      	lsls	r0, r0, #16
 800a8a4:	2310      	movs	r3, #16
 800a8a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a8aa:	bf04      	itt	eq
 800a8ac:	0200      	lsleq	r0, r0, #8
 800a8ae:	3308      	addeq	r3, #8
 800a8b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a8b4:	bf04      	itt	eq
 800a8b6:	0100      	lsleq	r0, r0, #4
 800a8b8:	3304      	addeq	r3, #4
 800a8ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a8be:	bf04      	itt	eq
 800a8c0:	0080      	lsleq	r0, r0, #2
 800a8c2:	3302      	addeq	r3, #2
 800a8c4:	2800      	cmp	r0, #0
 800a8c6:	db05      	blt.n	800a8d4 <__hi0bits+0x38>
 800a8c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a8cc:	f103 0301 	add.w	r3, r3, #1
 800a8d0:	bf08      	it	eq
 800a8d2:	2320      	moveq	r3, #32
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	4770      	bx	lr
 800a8d8:	2300      	movs	r3, #0
 800a8da:	e7e4      	b.n	800a8a6 <__hi0bits+0xa>

0800a8dc <__lo0bits>:
 800a8dc:	6803      	ldr	r3, [r0, #0]
 800a8de:	f013 0207 	ands.w	r2, r3, #7
 800a8e2:	4601      	mov	r1, r0
 800a8e4:	d00b      	beq.n	800a8fe <__lo0bits+0x22>
 800a8e6:	07da      	lsls	r2, r3, #31
 800a8e8:	d423      	bmi.n	800a932 <__lo0bits+0x56>
 800a8ea:	0798      	lsls	r0, r3, #30
 800a8ec:	bf49      	itett	mi
 800a8ee:	085b      	lsrmi	r3, r3, #1
 800a8f0:	089b      	lsrpl	r3, r3, #2
 800a8f2:	2001      	movmi	r0, #1
 800a8f4:	600b      	strmi	r3, [r1, #0]
 800a8f6:	bf5c      	itt	pl
 800a8f8:	600b      	strpl	r3, [r1, #0]
 800a8fa:	2002      	movpl	r0, #2
 800a8fc:	4770      	bx	lr
 800a8fe:	b298      	uxth	r0, r3
 800a900:	b9a8      	cbnz	r0, 800a92e <__lo0bits+0x52>
 800a902:	0c1b      	lsrs	r3, r3, #16
 800a904:	2010      	movs	r0, #16
 800a906:	b2da      	uxtb	r2, r3
 800a908:	b90a      	cbnz	r2, 800a90e <__lo0bits+0x32>
 800a90a:	3008      	adds	r0, #8
 800a90c:	0a1b      	lsrs	r3, r3, #8
 800a90e:	071a      	lsls	r2, r3, #28
 800a910:	bf04      	itt	eq
 800a912:	091b      	lsreq	r3, r3, #4
 800a914:	3004      	addeq	r0, #4
 800a916:	079a      	lsls	r2, r3, #30
 800a918:	bf04      	itt	eq
 800a91a:	089b      	lsreq	r3, r3, #2
 800a91c:	3002      	addeq	r0, #2
 800a91e:	07da      	lsls	r2, r3, #31
 800a920:	d403      	bmi.n	800a92a <__lo0bits+0x4e>
 800a922:	085b      	lsrs	r3, r3, #1
 800a924:	f100 0001 	add.w	r0, r0, #1
 800a928:	d005      	beq.n	800a936 <__lo0bits+0x5a>
 800a92a:	600b      	str	r3, [r1, #0]
 800a92c:	4770      	bx	lr
 800a92e:	4610      	mov	r0, r2
 800a930:	e7e9      	b.n	800a906 <__lo0bits+0x2a>
 800a932:	2000      	movs	r0, #0
 800a934:	4770      	bx	lr
 800a936:	2020      	movs	r0, #32
 800a938:	4770      	bx	lr
	...

0800a93c <__i2b>:
 800a93c:	b510      	push	{r4, lr}
 800a93e:	460c      	mov	r4, r1
 800a940:	2101      	movs	r1, #1
 800a942:	f7ff feb9 	bl	800a6b8 <_Balloc>
 800a946:	4602      	mov	r2, r0
 800a948:	b928      	cbnz	r0, 800a956 <__i2b+0x1a>
 800a94a:	4b05      	ldr	r3, [pc, #20]	; (800a960 <__i2b+0x24>)
 800a94c:	4805      	ldr	r0, [pc, #20]	; (800a964 <__i2b+0x28>)
 800a94e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a952:	f001 fa1d 	bl	800bd90 <__assert_func>
 800a956:	2301      	movs	r3, #1
 800a958:	6144      	str	r4, [r0, #20]
 800a95a:	6103      	str	r3, [r0, #16]
 800a95c:	bd10      	pop	{r4, pc}
 800a95e:	bf00      	nop
 800a960:	0800ca68 	.word	0x0800ca68
 800a964:	0800caf4 	.word	0x0800caf4

0800a968 <__multiply>:
 800a968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a96c:	4691      	mov	r9, r2
 800a96e:	690a      	ldr	r2, [r1, #16]
 800a970:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a974:	429a      	cmp	r2, r3
 800a976:	bfb8      	it	lt
 800a978:	460b      	movlt	r3, r1
 800a97a:	460c      	mov	r4, r1
 800a97c:	bfbc      	itt	lt
 800a97e:	464c      	movlt	r4, r9
 800a980:	4699      	movlt	r9, r3
 800a982:	6927      	ldr	r7, [r4, #16]
 800a984:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a988:	68a3      	ldr	r3, [r4, #8]
 800a98a:	6861      	ldr	r1, [r4, #4]
 800a98c:	eb07 060a 	add.w	r6, r7, sl
 800a990:	42b3      	cmp	r3, r6
 800a992:	b085      	sub	sp, #20
 800a994:	bfb8      	it	lt
 800a996:	3101      	addlt	r1, #1
 800a998:	f7ff fe8e 	bl	800a6b8 <_Balloc>
 800a99c:	b930      	cbnz	r0, 800a9ac <__multiply+0x44>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	4b44      	ldr	r3, [pc, #272]	; (800aab4 <__multiply+0x14c>)
 800a9a2:	4845      	ldr	r0, [pc, #276]	; (800aab8 <__multiply+0x150>)
 800a9a4:	f240 115d 	movw	r1, #349	; 0x15d
 800a9a8:	f001 f9f2 	bl	800bd90 <__assert_func>
 800a9ac:	f100 0514 	add.w	r5, r0, #20
 800a9b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a9b4:	462b      	mov	r3, r5
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	4543      	cmp	r3, r8
 800a9ba:	d321      	bcc.n	800aa00 <__multiply+0x98>
 800a9bc:	f104 0314 	add.w	r3, r4, #20
 800a9c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a9c4:	f109 0314 	add.w	r3, r9, #20
 800a9c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a9cc:	9202      	str	r2, [sp, #8]
 800a9ce:	1b3a      	subs	r2, r7, r4
 800a9d0:	3a15      	subs	r2, #21
 800a9d2:	f022 0203 	bic.w	r2, r2, #3
 800a9d6:	3204      	adds	r2, #4
 800a9d8:	f104 0115 	add.w	r1, r4, #21
 800a9dc:	428f      	cmp	r7, r1
 800a9de:	bf38      	it	cc
 800a9e0:	2204      	movcc	r2, #4
 800a9e2:	9201      	str	r2, [sp, #4]
 800a9e4:	9a02      	ldr	r2, [sp, #8]
 800a9e6:	9303      	str	r3, [sp, #12]
 800a9e8:	429a      	cmp	r2, r3
 800a9ea:	d80c      	bhi.n	800aa06 <__multiply+0x9e>
 800a9ec:	2e00      	cmp	r6, #0
 800a9ee:	dd03      	ble.n	800a9f8 <__multiply+0x90>
 800a9f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d05a      	beq.n	800aaae <__multiply+0x146>
 800a9f8:	6106      	str	r6, [r0, #16]
 800a9fa:	b005      	add	sp, #20
 800a9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa00:	f843 2b04 	str.w	r2, [r3], #4
 800aa04:	e7d8      	b.n	800a9b8 <__multiply+0x50>
 800aa06:	f8b3 a000 	ldrh.w	sl, [r3]
 800aa0a:	f1ba 0f00 	cmp.w	sl, #0
 800aa0e:	d024      	beq.n	800aa5a <__multiply+0xf2>
 800aa10:	f104 0e14 	add.w	lr, r4, #20
 800aa14:	46a9      	mov	r9, r5
 800aa16:	f04f 0c00 	mov.w	ip, #0
 800aa1a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aa1e:	f8d9 1000 	ldr.w	r1, [r9]
 800aa22:	fa1f fb82 	uxth.w	fp, r2
 800aa26:	b289      	uxth	r1, r1
 800aa28:	fb0a 110b 	mla	r1, sl, fp, r1
 800aa2c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aa30:	f8d9 2000 	ldr.w	r2, [r9]
 800aa34:	4461      	add	r1, ip
 800aa36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa3a:	fb0a c20b 	mla	r2, sl, fp, ip
 800aa3e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aa42:	b289      	uxth	r1, r1
 800aa44:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa48:	4577      	cmp	r7, lr
 800aa4a:	f849 1b04 	str.w	r1, [r9], #4
 800aa4e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa52:	d8e2      	bhi.n	800aa1a <__multiply+0xb2>
 800aa54:	9a01      	ldr	r2, [sp, #4]
 800aa56:	f845 c002 	str.w	ip, [r5, r2]
 800aa5a:	9a03      	ldr	r2, [sp, #12]
 800aa5c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aa60:	3304      	adds	r3, #4
 800aa62:	f1b9 0f00 	cmp.w	r9, #0
 800aa66:	d020      	beq.n	800aaaa <__multiply+0x142>
 800aa68:	6829      	ldr	r1, [r5, #0]
 800aa6a:	f104 0c14 	add.w	ip, r4, #20
 800aa6e:	46ae      	mov	lr, r5
 800aa70:	f04f 0a00 	mov.w	sl, #0
 800aa74:	f8bc b000 	ldrh.w	fp, [ip]
 800aa78:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa7c:	fb09 220b 	mla	r2, r9, fp, r2
 800aa80:	4492      	add	sl, r2
 800aa82:	b289      	uxth	r1, r1
 800aa84:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800aa88:	f84e 1b04 	str.w	r1, [lr], #4
 800aa8c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aa90:	f8be 1000 	ldrh.w	r1, [lr]
 800aa94:	0c12      	lsrs	r2, r2, #16
 800aa96:	fb09 1102 	mla	r1, r9, r2, r1
 800aa9a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800aa9e:	4567      	cmp	r7, ip
 800aaa0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aaa4:	d8e6      	bhi.n	800aa74 <__multiply+0x10c>
 800aaa6:	9a01      	ldr	r2, [sp, #4]
 800aaa8:	50a9      	str	r1, [r5, r2]
 800aaaa:	3504      	adds	r5, #4
 800aaac:	e79a      	b.n	800a9e4 <__multiply+0x7c>
 800aaae:	3e01      	subs	r6, #1
 800aab0:	e79c      	b.n	800a9ec <__multiply+0x84>
 800aab2:	bf00      	nop
 800aab4:	0800ca68 	.word	0x0800ca68
 800aab8:	0800caf4 	.word	0x0800caf4

0800aabc <__pow5mult>:
 800aabc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aac0:	4615      	mov	r5, r2
 800aac2:	f012 0203 	ands.w	r2, r2, #3
 800aac6:	4606      	mov	r6, r0
 800aac8:	460f      	mov	r7, r1
 800aaca:	d007      	beq.n	800aadc <__pow5mult+0x20>
 800aacc:	4c25      	ldr	r4, [pc, #148]	; (800ab64 <__pow5mult+0xa8>)
 800aace:	3a01      	subs	r2, #1
 800aad0:	2300      	movs	r3, #0
 800aad2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aad6:	f7ff fe51 	bl	800a77c <__multadd>
 800aada:	4607      	mov	r7, r0
 800aadc:	10ad      	asrs	r5, r5, #2
 800aade:	d03d      	beq.n	800ab5c <__pow5mult+0xa0>
 800aae0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aae2:	b97c      	cbnz	r4, 800ab04 <__pow5mult+0x48>
 800aae4:	2010      	movs	r0, #16
 800aae6:	f7ff fdbf 	bl	800a668 <malloc>
 800aaea:	4602      	mov	r2, r0
 800aaec:	6270      	str	r0, [r6, #36]	; 0x24
 800aaee:	b928      	cbnz	r0, 800aafc <__pow5mult+0x40>
 800aaf0:	4b1d      	ldr	r3, [pc, #116]	; (800ab68 <__pow5mult+0xac>)
 800aaf2:	481e      	ldr	r0, [pc, #120]	; (800ab6c <__pow5mult+0xb0>)
 800aaf4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aaf8:	f001 f94a 	bl	800bd90 <__assert_func>
 800aafc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab00:	6004      	str	r4, [r0, #0]
 800ab02:	60c4      	str	r4, [r0, #12]
 800ab04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ab08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab0c:	b94c      	cbnz	r4, 800ab22 <__pow5mult+0x66>
 800ab0e:	f240 2171 	movw	r1, #625	; 0x271
 800ab12:	4630      	mov	r0, r6
 800ab14:	f7ff ff12 	bl	800a93c <__i2b>
 800ab18:	2300      	movs	r3, #0
 800ab1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab1e:	4604      	mov	r4, r0
 800ab20:	6003      	str	r3, [r0, #0]
 800ab22:	f04f 0900 	mov.w	r9, #0
 800ab26:	07eb      	lsls	r3, r5, #31
 800ab28:	d50a      	bpl.n	800ab40 <__pow5mult+0x84>
 800ab2a:	4639      	mov	r1, r7
 800ab2c:	4622      	mov	r2, r4
 800ab2e:	4630      	mov	r0, r6
 800ab30:	f7ff ff1a 	bl	800a968 <__multiply>
 800ab34:	4639      	mov	r1, r7
 800ab36:	4680      	mov	r8, r0
 800ab38:	4630      	mov	r0, r6
 800ab3a:	f7ff fdfd 	bl	800a738 <_Bfree>
 800ab3e:	4647      	mov	r7, r8
 800ab40:	106d      	asrs	r5, r5, #1
 800ab42:	d00b      	beq.n	800ab5c <__pow5mult+0xa0>
 800ab44:	6820      	ldr	r0, [r4, #0]
 800ab46:	b938      	cbnz	r0, 800ab58 <__pow5mult+0x9c>
 800ab48:	4622      	mov	r2, r4
 800ab4a:	4621      	mov	r1, r4
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f7ff ff0b 	bl	800a968 <__multiply>
 800ab52:	6020      	str	r0, [r4, #0]
 800ab54:	f8c0 9000 	str.w	r9, [r0]
 800ab58:	4604      	mov	r4, r0
 800ab5a:	e7e4      	b.n	800ab26 <__pow5mult+0x6a>
 800ab5c:	4638      	mov	r0, r7
 800ab5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab62:	bf00      	nop
 800ab64:	0800cc40 	.word	0x0800cc40
 800ab68:	0800c9f6 	.word	0x0800c9f6
 800ab6c:	0800caf4 	.word	0x0800caf4

0800ab70 <__lshift>:
 800ab70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab74:	460c      	mov	r4, r1
 800ab76:	6849      	ldr	r1, [r1, #4]
 800ab78:	6923      	ldr	r3, [r4, #16]
 800ab7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab7e:	68a3      	ldr	r3, [r4, #8]
 800ab80:	4607      	mov	r7, r0
 800ab82:	4691      	mov	r9, r2
 800ab84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab88:	f108 0601 	add.w	r6, r8, #1
 800ab8c:	42b3      	cmp	r3, r6
 800ab8e:	db0b      	blt.n	800aba8 <__lshift+0x38>
 800ab90:	4638      	mov	r0, r7
 800ab92:	f7ff fd91 	bl	800a6b8 <_Balloc>
 800ab96:	4605      	mov	r5, r0
 800ab98:	b948      	cbnz	r0, 800abae <__lshift+0x3e>
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	4b2a      	ldr	r3, [pc, #168]	; (800ac48 <__lshift+0xd8>)
 800ab9e:	482b      	ldr	r0, [pc, #172]	; (800ac4c <__lshift+0xdc>)
 800aba0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800aba4:	f001 f8f4 	bl	800bd90 <__assert_func>
 800aba8:	3101      	adds	r1, #1
 800abaa:	005b      	lsls	r3, r3, #1
 800abac:	e7ee      	b.n	800ab8c <__lshift+0x1c>
 800abae:	2300      	movs	r3, #0
 800abb0:	f100 0114 	add.w	r1, r0, #20
 800abb4:	f100 0210 	add.w	r2, r0, #16
 800abb8:	4618      	mov	r0, r3
 800abba:	4553      	cmp	r3, sl
 800abbc:	db37      	blt.n	800ac2e <__lshift+0xbe>
 800abbe:	6920      	ldr	r0, [r4, #16]
 800abc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800abc4:	f104 0314 	add.w	r3, r4, #20
 800abc8:	f019 091f 	ands.w	r9, r9, #31
 800abcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800abd0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800abd4:	d02f      	beq.n	800ac36 <__lshift+0xc6>
 800abd6:	f1c9 0e20 	rsb	lr, r9, #32
 800abda:	468a      	mov	sl, r1
 800abdc:	f04f 0c00 	mov.w	ip, #0
 800abe0:	681a      	ldr	r2, [r3, #0]
 800abe2:	fa02 f209 	lsl.w	r2, r2, r9
 800abe6:	ea42 020c 	orr.w	r2, r2, ip
 800abea:	f84a 2b04 	str.w	r2, [sl], #4
 800abee:	f853 2b04 	ldr.w	r2, [r3], #4
 800abf2:	4298      	cmp	r0, r3
 800abf4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800abf8:	d8f2      	bhi.n	800abe0 <__lshift+0x70>
 800abfa:	1b03      	subs	r3, r0, r4
 800abfc:	3b15      	subs	r3, #21
 800abfe:	f023 0303 	bic.w	r3, r3, #3
 800ac02:	3304      	adds	r3, #4
 800ac04:	f104 0215 	add.w	r2, r4, #21
 800ac08:	4290      	cmp	r0, r2
 800ac0a:	bf38      	it	cc
 800ac0c:	2304      	movcc	r3, #4
 800ac0e:	f841 c003 	str.w	ip, [r1, r3]
 800ac12:	f1bc 0f00 	cmp.w	ip, #0
 800ac16:	d001      	beq.n	800ac1c <__lshift+0xac>
 800ac18:	f108 0602 	add.w	r6, r8, #2
 800ac1c:	3e01      	subs	r6, #1
 800ac1e:	4638      	mov	r0, r7
 800ac20:	612e      	str	r6, [r5, #16]
 800ac22:	4621      	mov	r1, r4
 800ac24:	f7ff fd88 	bl	800a738 <_Bfree>
 800ac28:	4628      	mov	r0, r5
 800ac2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac32:	3301      	adds	r3, #1
 800ac34:	e7c1      	b.n	800abba <__lshift+0x4a>
 800ac36:	3904      	subs	r1, #4
 800ac38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac3c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac40:	4298      	cmp	r0, r3
 800ac42:	d8f9      	bhi.n	800ac38 <__lshift+0xc8>
 800ac44:	e7ea      	b.n	800ac1c <__lshift+0xac>
 800ac46:	bf00      	nop
 800ac48:	0800ca68 	.word	0x0800ca68
 800ac4c:	0800caf4 	.word	0x0800caf4

0800ac50 <__mcmp>:
 800ac50:	b530      	push	{r4, r5, lr}
 800ac52:	6902      	ldr	r2, [r0, #16]
 800ac54:	690c      	ldr	r4, [r1, #16]
 800ac56:	1b12      	subs	r2, r2, r4
 800ac58:	d10e      	bne.n	800ac78 <__mcmp+0x28>
 800ac5a:	f100 0314 	add.w	r3, r0, #20
 800ac5e:	3114      	adds	r1, #20
 800ac60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ac64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ac68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ac6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ac70:	42a5      	cmp	r5, r4
 800ac72:	d003      	beq.n	800ac7c <__mcmp+0x2c>
 800ac74:	d305      	bcc.n	800ac82 <__mcmp+0x32>
 800ac76:	2201      	movs	r2, #1
 800ac78:	4610      	mov	r0, r2
 800ac7a:	bd30      	pop	{r4, r5, pc}
 800ac7c:	4283      	cmp	r3, r0
 800ac7e:	d3f3      	bcc.n	800ac68 <__mcmp+0x18>
 800ac80:	e7fa      	b.n	800ac78 <__mcmp+0x28>
 800ac82:	f04f 32ff 	mov.w	r2, #4294967295
 800ac86:	e7f7      	b.n	800ac78 <__mcmp+0x28>

0800ac88 <__mdiff>:
 800ac88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac8c:	460c      	mov	r4, r1
 800ac8e:	4606      	mov	r6, r0
 800ac90:	4611      	mov	r1, r2
 800ac92:	4620      	mov	r0, r4
 800ac94:	4690      	mov	r8, r2
 800ac96:	f7ff ffdb 	bl	800ac50 <__mcmp>
 800ac9a:	1e05      	subs	r5, r0, #0
 800ac9c:	d110      	bne.n	800acc0 <__mdiff+0x38>
 800ac9e:	4629      	mov	r1, r5
 800aca0:	4630      	mov	r0, r6
 800aca2:	f7ff fd09 	bl	800a6b8 <_Balloc>
 800aca6:	b930      	cbnz	r0, 800acb6 <__mdiff+0x2e>
 800aca8:	4b3a      	ldr	r3, [pc, #232]	; (800ad94 <__mdiff+0x10c>)
 800acaa:	4602      	mov	r2, r0
 800acac:	f240 2132 	movw	r1, #562	; 0x232
 800acb0:	4839      	ldr	r0, [pc, #228]	; (800ad98 <__mdiff+0x110>)
 800acb2:	f001 f86d 	bl	800bd90 <__assert_func>
 800acb6:	2301      	movs	r3, #1
 800acb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800acbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc0:	bfa4      	itt	ge
 800acc2:	4643      	movge	r3, r8
 800acc4:	46a0      	movge	r8, r4
 800acc6:	4630      	mov	r0, r6
 800acc8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800accc:	bfa6      	itte	ge
 800acce:	461c      	movge	r4, r3
 800acd0:	2500      	movge	r5, #0
 800acd2:	2501      	movlt	r5, #1
 800acd4:	f7ff fcf0 	bl	800a6b8 <_Balloc>
 800acd8:	b920      	cbnz	r0, 800ace4 <__mdiff+0x5c>
 800acda:	4b2e      	ldr	r3, [pc, #184]	; (800ad94 <__mdiff+0x10c>)
 800acdc:	4602      	mov	r2, r0
 800acde:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ace2:	e7e5      	b.n	800acb0 <__mdiff+0x28>
 800ace4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ace8:	6926      	ldr	r6, [r4, #16]
 800acea:	60c5      	str	r5, [r0, #12]
 800acec:	f104 0914 	add.w	r9, r4, #20
 800acf0:	f108 0514 	add.w	r5, r8, #20
 800acf4:	f100 0e14 	add.w	lr, r0, #20
 800acf8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800acfc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ad00:	f108 0210 	add.w	r2, r8, #16
 800ad04:	46f2      	mov	sl, lr
 800ad06:	2100      	movs	r1, #0
 800ad08:	f859 3b04 	ldr.w	r3, [r9], #4
 800ad0c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ad10:	fa1f f883 	uxth.w	r8, r3
 800ad14:	fa11 f18b 	uxtah	r1, r1, fp
 800ad18:	0c1b      	lsrs	r3, r3, #16
 800ad1a:	eba1 0808 	sub.w	r8, r1, r8
 800ad1e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ad22:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ad26:	fa1f f888 	uxth.w	r8, r8
 800ad2a:	1419      	asrs	r1, r3, #16
 800ad2c:	454e      	cmp	r6, r9
 800ad2e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ad32:	f84a 3b04 	str.w	r3, [sl], #4
 800ad36:	d8e7      	bhi.n	800ad08 <__mdiff+0x80>
 800ad38:	1b33      	subs	r3, r6, r4
 800ad3a:	3b15      	subs	r3, #21
 800ad3c:	f023 0303 	bic.w	r3, r3, #3
 800ad40:	3304      	adds	r3, #4
 800ad42:	3415      	adds	r4, #21
 800ad44:	42a6      	cmp	r6, r4
 800ad46:	bf38      	it	cc
 800ad48:	2304      	movcc	r3, #4
 800ad4a:	441d      	add	r5, r3
 800ad4c:	4473      	add	r3, lr
 800ad4e:	469e      	mov	lr, r3
 800ad50:	462e      	mov	r6, r5
 800ad52:	4566      	cmp	r6, ip
 800ad54:	d30e      	bcc.n	800ad74 <__mdiff+0xec>
 800ad56:	f10c 0203 	add.w	r2, ip, #3
 800ad5a:	1b52      	subs	r2, r2, r5
 800ad5c:	f022 0203 	bic.w	r2, r2, #3
 800ad60:	3d03      	subs	r5, #3
 800ad62:	45ac      	cmp	ip, r5
 800ad64:	bf38      	it	cc
 800ad66:	2200      	movcc	r2, #0
 800ad68:	441a      	add	r2, r3
 800ad6a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ad6e:	b17b      	cbz	r3, 800ad90 <__mdiff+0x108>
 800ad70:	6107      	str	r7, [r0, #16]
 800ad72:	e7a3      	b.n	800acbc <__mdiff+0x34>
 800ad74:	f856 8b04 	ldr.w	r8, [r6], #4
 800ad78:	fa11 f288 	uxtah	r2, r1, r8
 800ad7c:	1414      	asrs	r4, r2, #16
 800ad7e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad82:	b292      	uxth	r2, r2
 800ad84:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ad88:	f84e 2b04 	str.w	r2, [lr], #4
 800ad8c:	1421      	asrs	r1, r4, #16
 800ad8e:	e7e0      	b.n	800ad52 <__mdiff+0xca>
 800ad90:	3f01      	subs	r7, #1
 800ad92:	e7ea      	b.n	800ad6a <__mdiff+0xe2>
 800ad94:	0800ca68 	.word	0x0800ca68
 800ad98:	0800caf4 	.word	0x0800caf4

0800ad9c <__ulp>:
 800ad9c:	b082      	sub	sp, #8
 800ad9e:	ed8d 0b00 	vstr	d0, [sp]
 800ada2:	9b01      	ldr	r3, [sp, #4]
 800ada4:	4912      	ldr	r1, [pc, #72]	; (800adf0 <__ulp+0x54>)
 800ada6:	4019      	ands	r1, r3
 800ada8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800adac:	2900      	cmp	r1, #0
 800adae:	dd05      	ble.n	800adbc <__ulp+0x20>
 800adb0:	2200      	movs	r2, #0
 800adb2:	460b      	mov	r3, r1
 800adb4:	ec43 2b10 	vmov	d0, r2, r3
 800adb8:	b002      	add	sp, #8
 800adba:	4770      	bx	lr
 800adbc:	4249      	negs	r1, r1
 800adbe:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800adc2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800adc6:	f04f 0200 	mov.w	r2, #0
 800adca:	f04f 0300 	mov.w	r3, #0
 800adce:	da04      	bge.n	800adda <__ulp+0x3e>
 800add0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800add4:	fa41 f300 	asr.w	r3, r1, r0
 800add8:	e7ec      	b.n	800adb4 <__ulp+0x18>
 800adda:	f1a0 0114 	sub.w	r1, r0, #20
 800adde:	291e      	cmp	r1, #30
 800ade0:	bfda      	itte	le
 800ade2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800ade6:	fa20 f101 	lsrle.w	r1, r0, r1
 800adea:	2101      	movgt	r1, #1
 800adec:	460a      	mov	r2, r1
 800adee:	e7e1      	b.n	800adb4 <__ulp+0x18>
 800adf0:	7ff00000 	.word	0x7ff00000

0800adf4 <__b2d>:
 800adf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adf6:	6905      	ldr	r5, [r0, #16]
 800adf8:	f100 0714 	add.w	r7, r0, #20
 800adfc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ae00:	1f2e      	subs	r6, r5, #4
 800ae02:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ae06:	4620      	mov	r0, r4
 800ae08:	f7ff fd48 	bl	800a89c <__hi0bits>
 800ae0c:	f1c0 0320 	rsb	r3, r0, #32
 800ae10:	280a      	cmp	r0, #10
 800ae12:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ae90 <__b2d+0x9c>
 800ae16:	600b      	str	r3, [r1, #0]
 800ae18:	dc14      	bgt.n	800ae44 <__b2d+0x50>
 800ae1a:	f1c0 0e0b 	rsb	lr, r0, #11
 800ae1e:	fa24 f10e 	lsr.w	r1, r4, lr
 800ae22:	42b7      	cmp	r7, r6
 800ae24:	ea41 030c 	orr.w	r3, r1, ip
 800ae28:	bf34      	ite	cc
 800ae2a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae2e:	2100      	movcs	r1, #0
 800ae30:	3015      	adds	r0, #21
 800ae32:	fa04 f000 	lsl.w	r0, r4, r0
 800ae36:	fa21 f10e 	lsr.w	r1, r1, lr
 800ae3a:	ea40 0201 	orr.w	r2, r0, r1
 800ae3e:	ec43 2b10 	vmov	d0, r2, r3
 800ae42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae44:	42b7      	cmp	r7, r6
 800ae46:	bf3a      	itte	cc
 800ae48:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae4c:	f1a5 0608 	subcc.w	r6, r5, #8
 800ae50:	2100      	movcs	r1, #0
 800ae52:	380b      	subs	r0, #11
 800ae54:	d017      	beq.n	800ae86 <__b2d+0x92>
 800ae56:	f1c0 0c20 	rsb	ip, r0, #32
 800ae5a:	fa04 f500 	lsl.w	r5, r4, r0
 800ae5e:	42be      	cmp	r6, r7
 800ae60:	fa21 f40c 	lsr.w	r4, r1, ip
 800ae64:	ea45 0504 	orr.w	r5, r5, r4
 800ae68:	bf8c      	ite	hi
 800ae6a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ae6e:	2400      	movls	r4, #0
 800ae70:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ae74:	fa01 f000 	lsl.w	r0, r1, r0
 800ae78:	fa24 f40c 	lsr.w	r4, r4, ip
 800ae7c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ae80:	ea40 0204 	orr.w	r2, r0, r4
 800ae84:	e7db      	b.n	800ae3e <__b2d+0x4a>
 800ae86:	ea44 030c 	orr.w	r3, r4, ip
 800ae8a:	460a      	mov	r2, r1
 800ae8c:	e7d7      	b.n	800ae3e <__b2d+0x4a>
 800ae8e:	bf00      	nop
 800ae90:	3ff00000 	.word	0x3ff00000

0800ae94 <__d2b>:
 800ae94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae98:	4689      	mov	r9, r1
 800ae9a:	2101      	movs	r1, #1
 800ae9c:	ec57 6b10 	vmov	r6, r7, d0
 800aea0:	4690      	mov	r8, r2
 800aea2:	f7ff fc09 	bl	800a6b8 <_Balloc>
 800aea6:	4604      	mov	r4, r0
 800aea8:	b930      	cbnz	r0, 800aeb8 <__d2b+0x24>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	4b25      	ldr	r3, [pc, #148]	; (800af44 <__d2b+0xb0>)
 800aeae:	4826      	ldr	r0, [pc, #152]	; (800af48 <__d2b+0xb4>)
 800aeb0:	f240 310a 	movw	r1, #778	; 0x30a
 800aeb4:	f000 ff6c 	bl	800bd90 <__assert_func>
 800aeb8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800aebc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aec0:	bb35      	cbnz	r5, 800af10 <__d2b+0x7c>
 800aec2:	2e00      	cmp	r6, #0
 800aec4:	9301      	str	r3, [sp, #4]
 800aec6:	d028      	beq.n	800af1a <__d2b+0x86>
 800aec8:	4668      	mov	r0, sp
 800aeca:	9600      	str	r6, [sp, #0]
 800aecc:	f7ff fd06 	bl	800a8dc <__lo0bits>
 800aed0:	9900      	ldr	r1, [sp, #0]
 800aed2:	b300      	cbz	r0, 800af16 <__d2b+0x82>
 800aed4:	9a01      	ldr	r2, [sp, #4]
 800aed6:	f1c0 0320 	rsb	r3, r0, #32
 800aeda:	fa02 f303 	lsl.w	r3, r2, r3
 800aede:	430b      	orrs	r3, r1
 800aee0:	40c2      	lsrs	r2, r0
 800aee2:	6163      	str	r3, [r4, #20]
 800aee4:	9201      	str	r2, [sp, #4]
 800aee6:	9b01      	ldr	r3, [sp, #4]
 800aee8:	61a3      	str	r3, [r4, #24]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	bf14      	ite	ne
 800aeee:	2202      	movne	r2, #2
 800aef0:	2201      	moveq	r2, #1
 800aef2:	6122      	str	r2, [r4, #16]
 800aef4:	b1d5      	cbz	r5, 800af2c <__d2b+0x98>
 800aef6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aefa:	4405      	add	r5, r0
 800aefc:	f8c9 5000 	str.w	r5, [r9]
 800af00:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800af04:	f8c8 0000 	str.w	r0, [r8]
 800af08:	4620      	mov	r0, r4
 800af0a:	b003      	add	sp, #12
 800af0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800af14:	e7d5      	b.n	800aec2 <__d2b+0x2e>
 800af16:	6161      	str	r1, [r4, #20]
 800af18:	e7e5      	b.n	800aee6 <__d2b+0x52>
 800af1a:	a801      	add	r0, sp, #4
 800af1c:	f7ff fcde 	bl	800a8dc <__lo0bits>
 800af20:	9b01      	ldr	r3, [sp, #4]
 800af22:	6163      	str	r3, [r4, #20]
 800af24:	2201      	movs	r2, #1
 800af26:	6122      	str	r2, [r4, #16]
 800af28:	3020      	adds	r0, #32
 800af2a:	e7e3      	b.n	800aef4 <__d2b+0x60>
 800af2c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800af34:	f8c9 0000 	str.w	r0, [r9]
 800af38:	6918      	ldr	r0, [r3, #16]
 800af3a:	f7ff fcaf 	bl	800a89c <__hi0bits>
 800af3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af42:	e7df      	b.n	800af04 <__d2b+0x70>
 800af44:	0800ca68 	.word	0x0800ca68
 800af48:	0800caf4 	.word	0x0800caf4

0800af4c <__ratio>:
 800af4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af50:	4688      	mov	r8, r1
 800af52:	4669      	mov	r1, sp
 800af54:	4681      	mov	r9, r0
 800af56:	f7ff ff4d 	bl	800adf4 <__b2d>
 800af5a:	a901      	add	r1, sp, #4
 800af5c:	4640      	mov	r0, r8
 800af5e:	ec55 4b10 	vmov	r4, r5, d0
 800af62:	f7ff ff47 	bl	800adf4 <__b2d>
 800af66:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af6a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800af6e:	eba3 0c02 	sub.w	ip, r3, r2
 800af72:	e9dd 3200 	ldrd	r3, r2, [sp]
 800af76:	1a9b      	subs	r3, r3, r2
 800af78:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800af7c:	ec51 0b10 	vmov	r0, r1, d0
 800af80:	2b00      	cmp	r3, #0
 800af82:	bfd6      	itet	le
 800af84:	460a      	movle	r2, r1
 800af86:	462a      	movgt	r2, r5
 800af88:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af8c:	468b      	mov	fp, r1
 800af8e:	462f      	mov	r7, r5
 800af90:	bfd4      	ite	le
 800af92:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800af96:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800af9a:	4620      	mov	r0, r4
 800af9c:	ee10 2a10 	vmov	r2, s0
 800afa0:	465b      	mov	r3, fp
 800afa2:	4639      	mov	r1, r7
 800afa4:	f7f5 fc72 	bl	800088c <__aeabi_ddiv>
 800afa8:	ec41 0b10 	vmov	d0, r0, r1
 800afac:	b003      	add	sp, #12
 800afae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800afb2 <__copybits>:
 800afb2:	3901      	subs	r1, #1
 800afb4:	b570      	push	{r4, r5, r6, lr}
 800afb6:	1149      	asrs	r1, r1, #5
 800afb8:	6914      	ldr	r4, [r2, #16]
 800afba:	3101      	adds	r1, #1
 800afbc:	f102 0314 	add.w	r3, r2, #20
 800afc0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800afc4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800afc8:	1f05      	subs	r5, r0, #4
 800afca:	42a3      	cmp	r3, r4
 800afcc:	d30c      	bcc.n	800afe8 <__copybits+0x36>
 800afce:	1aa3      	subs	r3, r4, r2
 800afd0:	3b11      	subs	r3, #17
 800afd2:	f023 0303 	bic.w	r3, r3, #3
 800afd6:	3211      	adds	r2, #17
 800afd8:	42a2      	cmp	r2, r4
 800afda:	bf88      	it	hi
 800afdc:	2300      	movhi	r3, #0
 800afde:	4418      	add	r0, r3
 800afe0:	2300      	movs	r3, #0
 800afe2:	4288      	cmp	r0, r1
 800afe4:	d305      	bcc.n	800aff2 <__copybits+0x40>
 800afe6:	bd70      	pop	{r4, r5, r6, pc}
 800afe8:	f853 6b04 	ldr.w	r6, [r3], #4
 800afec:	f845 6f04 	str.w	r6, [r5, #4]!
 800aff0:	e7eb      	b.n	800afca <__copybits+0x18>
 800aff2:	f840 3b04 	str.w	r3, [r0], #4
 800aff6:	e7f4      	b.n	800afe2 <__copybits+0x30>

0800aff8 <__any_on>:
 800aff8:	f100 0214 	add.w	r2, r0, #20
 800affc:	6900      	ldr	r0, [r0, #16]
 800affe:	114b      	asrs	r3, r1, #5
 800b000:	4298      	cmp	r0, r3
 800b002:	b510      	push	{r4, lr}
 800b004:	db11      	blt.n	800b02a <__any_on+0x32>
 800b006:	dd0a      	ble.n	800b01e <__any_on+0x26>
 800b008:	f011 011f 	ands.w	r1, r1, #31
 800b00c:	d007      	beq.n	800b01e <__any_on+0x26>
 800b00e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b012:	fa24 f001 	lsr.w	r0, r4, r1
 800b016:	fa00 f101 	lsl.w	r1, r0, r1
 800b01a:	428c      	cmp	r4, r1
 800b01c:	d10b      	bne.n	800b036 <__any_on+0x3e>
 800b01e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b022:	4293      	cmp	r3, r2
 800b024:	d803      	bhi.n	800b02e <__any_on+0x36>
 800b026:	2000      	movs	r0, #0
 800b028:	bd10      	pop	{r4, pc}
 800b02a:	4603      	mov	r3, r0
 800b02c:	e7f7      	b.n	800b01e <__any_on+0x26>
 800b02e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b032:	2900      	cmp	r1, #0
 800b034:	d0f5      	beq.n	800b022 <__any_on+0x2a>
 800b036:	2001      	movs	r0, #1
 800b038:	e7f6      	b.n	800b028 <__any_on+0x30>

0800b03a <_calloc_r>:
 800b03a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b03c:	fba1 2402 	umull	r2, r4, r1, r2
 800b040:	b94c      	cbnz	r4, 800b056 <_calloc_r+0x1c>
 800b042:	4611      	mov	r1, r2
 800b044:	9201      	str	r2, [sp, #4]
 800b046:	f000 f87b 	bl	800b140 <_malloc_r>
 800b04a:	9a01      	ldr	r2, [sp, #4]
 800b04c:	4605      	mov	r5, r0
 800b04e:	b930      	cbnz	r0, 800b05e <_calloc_r+0x24>
 800b050:	4628      	mov	r0, r5
 800b052:	b003      	add	sp, #12
 800b054:	bd30      	pop	{r4, r5, pc}
 800b056:	220c      	movs	r2, #12
 800b058:	6002      	str	r2, [r0, #0]
 800b05a:	2500      	movs	r5, #0
 800b05c:	e7f8      	b.n	800b050 <_calloc_r+0x16>
 800b05e:	4621      	mov	r1, r4
 800b060:	f7fc fae2 	bl	8007628 <memset>
 800b064:	e7f4      	b.n	800b050 <_calloc_r+0x16>
	...

0800b068 <_free_r>:
 800b068:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b06a:	2900      	cmp	r1, #0
 800b06c:	d044      	beq.n	800b0f8 <_free_r+0x90>
 800b06e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b072:	9001      	str	r0, [sp, #4]
 800b074:	2b00      	cmp	r3, #0
 800b076:	f1a1 0404 	sub.w	r4, r1, #4
 800b07a:	bfb8      	it	lt
 800b07c:	18e4      	addlt	r4, r4, r3
 800b07e:	f001 f88b 	bl	800c198 <__malloc_lock>
 800b082:	4a1e      	ldr	r2, [pc, #120]	; (800b0fc <_free_r+0x94>)
 800b084:	9801      	ldr	r0, [sp, #4]
 800b086:	6813      	ldr	r3, [r2, #0]
 800b088:	b933      	cbnz	r3, 800b098 <_free_r+0x30>
 800b08a:	6063      	str	r3, [r4, #4]
 800b08c:	6014      	str	r4, [r2, #0]
 800b08e:	b003      	add	sp, #12
 800b090:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b094:	f001 b886 	b.w	800c1a4 <__malloc_unlock>
 800b098:	42a3      	cmp	r3, r4
 800b09a:	d908      	bls.n	800b0ae <_free_r+0x46>
 800b09c:	6825      	ldr	r5, [r4, #0]
 800b09e:	1961      	adds	r1, r4, r5
 800b0a0:	428b      	cmp	r3, r1
 800b0a2:	bf01      	itttt	eq
 800b0a4:	6819      	ldreq	r1, [r3, #0]
 800b0a6:	685b      	ldreq	r3, [r3, #4]
 800b0a8:	1949      	addeq	r1, r1, r5
 800b0aa:	6021      	streq	r1, [r4, #0]
 800b0ac:	e7ed      	b.n	800b08a <_free_r+0x22>
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	685b      	ldr	r3, [r3, #4]
 800b0b2:	b10b      	cbz	r3, 800b0b8 <_free_r+0x50>
 800b0b4:	42a3      	cmp	r3, r4
 800b0b6:	d9fa      	bls.n	800b0ae <_free_r+0x46>
 800b0b8:	6811      	ldr	r1, [r2, #0]
 800b0ba:	1855      	adds	r5, r2, r1
 800b0bc:	42a5      	cmp	r5, r4
 800b0be:	d10b      	bne.n	800b0d8 <_free_r+0x70>
 800b0c0:	6824      	ldr	r4, [r4, #0]
 800b0c2:	4421      	add	r1, r4
 800b0c4:	1854      	adds	r4, r2, r1
 800b0c6:	42a3      	cmp	r3, r4
 800b0c8:	6011      	str	r1, [r2, #0]
 800b0ca:	d1e0      	bne.n	800b08e <_free_r+0x26>
 800b0cc:	681c      	ldr	r4, [r3, #0]
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	6053      	str	r3, [r2, #4]
 800b0d2:	4421      	add	r1, r4
 800b0d4:	6011      	str	r1, [r2, #0]
 800b0d6:	e7da      	b.n	800b08e <_free_r+0x26>
 800b0d8:	d902      	bls.n	800b0e0 <_free_r+0x78>
 800b0da:	230c      	movs	r3, #12
 800b0dc:	6003      	str	r3, [r0, #0]
 800b0de:	e7d6      	b.n	800b08e <_free_r+0x26>
 800b0e0:	6825      	ldr	r5, [r4, #0]
 800b0e2:	1961      	adds	r1, r4, r5
 800b0e4:	428b      	cmp	r3, r1
 800b0e6:	bf04      	itt	eq
 800b0e8:	6819      	ldreq	r1, [r3, #0]
 800b0ea:	685b      	ldreq	r3, [r3, #4]
 800b0ec:	6063      	str	r3, [r4, #4]
 800b0ee:	bf04      	itt	eq
 800b0f0:	1949      	addeq	r1, r1, r5
 800b0f2:	6021      	streq	r1, [r4, #0]
 800b0f4:	6054      	str	r4, [r2, #4]
 800b0f6:	e7ca      	b.n	800b08e <_free_r+0x26>
 800b0f8:	b003      	add	sp, #12
 800b0fa:	bd30      	pop	{r4, r5, pc}
 800b0fc:	200005b4 	.word	0x200005b4

0800b100 <sbrk_aligned>:
 800b100:	b570      	push	{r4, r5, r6, lr}
 800b102:	4e0e      	ldr	r6, [pc, #56]	; (800b13c <sbrk_aligned+0x3c>)
 800b104:	460c      	mov	r4, r1
 800b106:	6831      	ldr	r1, [r6, #0]
 800b108:	4605      	mov	r5, r0
 800b10a:	b911      	cbnz	r1, 800b112 <sbrk_aligned+0x12>
 800b10c:	f000 fd28 	bl	800bb60 <_sbrk_r>
 800b110:	6030      	str	r0, [r6, #0]
 800b112:	4621      	mov	r1, r4
 800b114:	4628      	mov	r0, r5
 800b116:	f000 fd23 	bl	800bb60 <_sbrk_r>
 800b11a:	1c43      	adds	r3, r0, #1
 800b11c:	d00a      	beq.n	800b134 <sbrk_aligned+0x34>
 800b11e:	1cc4      	adds	r4, r0, #3
 800b120:	f024 0403 	bic.w	r4, r4, #3
 800b124:	42a0      	cmp	r0, r4
 800b126:	d007      	beq.n	800b138 <sbrk_aligned+0x38>
 800b128:	1a21      	subs	r1, r4, r0
 800b12a:	4628      	mov	r0, r5
 800b12c:	f000 fd18 	bl	800bb60 <_sbrk_r>
 800b130:	3001      	adds	r0, #1
 800b132:	d101      	bne.n	800b138 <sbrk_aligned+0x38>
 800b134:	f04f 34ff 	mov.w	r4, #4294967295
 800b138:	4620      	mov	r0, r4
 800b13a:	bd70      	pop	{r4, r5, r6, pc}
 800b13c:	200005b8 	.word	0x200005b8

0800b140 <_malloc_r>:
 800b140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b144:	1ccd      	adds	r5, r1, #3
 800b146:	f025 0503 	bic.w	r5, r5, #3
 800b14a:	3508      	adds	r5, #8
 800b14c:	2d0c      	cmp	r5, #12
 800b14e:	bf38      	it	cc
 800b150:	250c      	movcc	r5, #12
 800b152:	2d00      	cmp	r5, #0
 800b154:	4607      	mov	r7, r0
 800b156:	db01      	blt.n	800b15c <_malloc_r+0x1c>
 800b158:	42a9      	cmp	r1, r5
 800b15a:	d905      	bls.n	800b168 <_malloc_r+0x28>
 800b15c:	230c      	movs	r3, #12
 800b15e:	603b      	str	r3, [r7, #0]
 800b160:	2600      	movs	r6, #0
 800b162:	4630      	mov	r0, r6
 800b164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b168:	4e2e      	ldr	r6, [pc, #184]	; (800b224 <_malloc_r+0xe4>)
 800b16a:	f001 f815 	bl	800c198 <__malloc_lock>
 800b16e:	6833      	ldr	r3, [r6, #0]
 800b170:	461c      	mov	r4, r3
 800b172:	bb34      	cbnz	r4, 800b1c2 <_malloc_r+0x82>
 800b174:	4629      	mov	r1, r5
 800b176:	4638      	mov	r0, r7
 800b178:	f7ff ffc2 	bl	800b100 <sbrk_aligned>
 800b17c:	1c43      	adds	r3, r0, #1
 800b17e:	4604      	mov	r4, r0
 800b180:	d14d      	bne.n	800b21e <_malloc_r+0xde>
 800b182:	6834      	ldr	r4, [r6, #0]
 800b184:	4626      	mov	r6, r4
 800b186:	2e00      	cmp	r6, #0
 800b188:	d140      	bne.n	800b20c <_malloc_r+0xcc>
 800b18a:	6823      	ldr	r3, [r4, #0]
 800b18c:	4631      	mov	r1, r6
 800b18e:	4638      	mov	r0, r7
 800b190:	eb04 0803 	add.w	r8, r4, r3
 800b194:	f000 fce4 	bl	800bb60 <_sbrk_r>
 800b198:	4580      	cmp	r8, r0
 800b19a:	d13a      	bne.n	800b212 <_malloc_r+0xd2>
 800b19c:	6821      	ldr	r1, [r4, #0]
 800b19e:	3503      	adds	r5, #3
 800b1a0:	1a6d      	subs	r5, r5, r1
 800b1a2:	f025 0503 	bic.w	r5, r5, #3
 800b1a6:	3508      	adds	r5, #8
 800b1a8:	2d0c      	cmp	r5, #12
 800b1aa:	bf38      	it	cc
 800b1ac:	250c      	movcc	r5, #12
 800b1ae:	4629      	mov	r1, r5
 800b1b0:	4638      	mov	r0, r7
 800b1b2:	f7ff ffa5 	bl	800b100 <sbrk_aligned>
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	d02b      	beq.n	800b212 <_malloc_r+0xd2>
 800b1ba:	6823      	ldr	r3, [r4, #0]
 800b1bc:	442b      	add	r3, r5
 800b1be:	6023      	str	r3, [r4, #0]
 800b1c0:	e00e      	b.n	800b1e0 <_malloc_r+0xa0>
 800b1c2:	6822      	ldr	r2, [r4, #0]
 800b1c4:	1b52      	subs	r2, r2, r5
 800b1c6:	d41e      	bmi.n	800b206 <_malloc_r+0xc6>
 800b1c8:	2a0b      	cmp	r2, #11
 800b1ca:	d916      	bls.n	800b1fa <_malloc_r+0xba>
 800b1cc:	1961      	adds	r1, r4, r5
 800b1ce:	42a3      	cmp	r3, r4
 800b1d0:	6025      	str	r5, [r4, #0]
 800b1d2:	bf18      	it	ne
 800b1d4:	6059      	strne	r1, [r3, #4]
 800b1d6:	6863      	ldr	r3, [r4, #4]
 800b1d8:	bf08      	it	eq
 800b1da:	6031      	streq	r1, [r6, #0]
 800b1dc:	5162      	str	r2, [r4, r5]
 800b1de:	604b      	str	r3, [r1, #4]
 800b1e0:	4638      	mov	r0, r7
 800b1e2:	f104 060b 	add.w	r6, r4, #11
 800b1e6:	f000 ffdd 	bl	800c1a4 <__malloc_unlock>
 800b1ea:	f026 0607 	bic.w	r6, r6, #7
 800b1ee:	1d23      	adds	r3, r4, #4
 800b1f0:	1af2      	subs	r2, r6, r3
 800b1f2:	d0b6      	beq.n	800b162 <_malloc_r+0x22>
 800b1f4:	1b9b      	subs	r3, r3, r6
 800b1f6:	50a3      	str	r3, [r4, r2]
 800b1f8:	e7b3      	b.n	800b162 <_malloc_r+0x22>
 800b1fa:	6862      	ldr	r2, [r4, #4]
 800b1fc:	42a3      	cmp	r3, r4
 800b1fe:	bf0c      	ite	eq
 800b200:	6032      	streq	r2, [r6, #0]
 800b202:	605a      	strne	r2, [r3, #4]
 800b204:	e7ec      	b.n	800b1e0 <_malloc_r+0xa0>
 800b206:	4623      	mov	r3, r4
 800b208:	6864      	ldr	r4, [r4, #4]
 800b20a:	e7b2      	b.n	800b172 <_malloc_r+0x32>
 800b20c:	4634      	mov	r4, r6
 800b20e:	6876      	ldr	r6, [r6, #4]
 800b210:	e7b9      	b.n	800b186 <_malloc_r+0x46>
 800b212:	230c      	movs	r3, #12
 800b214:	603b      	str	r3, [r7, #0]
 800b216:	4638      	mov	r0, r7
 800b218:	f000 ffc4 	bl	800c1a4 <__malloc_unlock>
 800b21c:	e7a1      	b.n	800b162 <_malloc_r+0x22>
 800b21e:	6025      	str	r5, [r4, #0]
 800b220:	e7de      	b.n	800b1e0 <_malloc_r+0xa0>
 800b222:	bf00      	nop
 800b224:	200005b4 	.word	0x200005b4

0800b228 <__ssputs_r>:
 800b228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b22c:	688e      	ldr	r6, [r1, #8]
 800b22e:	429e      	cmp	r6, r3
 800b230:	4682      	mov	sl, r0
 800b232:	460c      	mov	r4, r1
 800b234:	4690      	mov	r8, r2
 800b236:	461f      	mov	r7, r3
 800b238:	d838      	bhi.n	800b2ac <__ssputs_r+0x84>
 800b23a:	898a      	ldrh	r2, [r1, #12]
 800b23c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b240:	d032      	beq.n	800b2a8 <__ssputs_r+0x80>
 800b242:	6825      	ldr	r5, [r4, #0]
 800b244:	6909      	ldr	r1, [r1, #16]
 800b246:	eba5 0901 	sub.w	r9, r5, r1
 800b24a:	6965      	ldr	r5, [r4, #20]
 800b24c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b250:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b254:	3301      	adds	r3, #1
 800b256:	444b      	add	r3, r9
 800b258:	106d      	asrs	r5, r5, #1
 800b25a:	429d      	cmp	r5, r3
 800b25c:	bf38      	it	cc
 800b25e:	461d      	movcc	r5, r3
 800b260:	0553      	lsls	r3, r2, #21
 800b262:	d531      	bpl.n	800b2c8 <__ssputs_r+0xa0>
 800b264:	4629      	mov	r1, r5
 800b266:	f7ff ff6b 	bl	800b140 <_malloc_r>
 800b26a:	4606      	mov	r6, r0
 800b26c:	b950      	cbnz	r0, 800b284 <__ssputs_r+0x5c>
 800b26e:	230c      	movs	r3, #12
 800b270:	f8ca 3000 	str.w	r3, [sl]
 800b274:	89a3      	ldrh	r3, [r4, #12]
 800b276:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b27a:	81a3      	strh	r3, [r4, #12]
 800b27c:	f04f 30ff 	mov.w	r0, #4294967295
 800b280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b284:	6921      	ldr	r1, [r4, #16]
 800b286:	464a      	mov	r2, r9
 800b288:	f7ff fa08 	bl	800a69c <memcpy>
 800b28c:	89a3      	ldrh	r3, [r4, #12]
 800b28e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b296:	81a3      	strh	r3, [r4, #12]
 800b298:	6126      	str	r6, [r4, #16]
 800b29a:	6165      	str	r5, [r4, #20]
 800b29c:	444e      	add	r6, r9
 800b29e:	eba5 0509 	sub.w	r5, r5, r9
 800b2a2:	6026      	str	r6, [r4, #0]
 800b2a4:	60a5      	str	r5, [r4, #8]
 800b2a6:	463e      	mov	r6, r7
 800b2a8:	42be      	cmp	r6, r7
 800b2aa:	d900      	bls.n	800b2ae <__ssputs_r+0x86>
 800b2ac:	463e      	mov	r6, r7
 800b2ae:	6820      	ldr	r0, [r4, #0]
 800b2b0:	4632      	mov	r2, r6
 800b2b2:	4641      	mov	r1, r8
 800b2b4:	f000 ff56 	bl	800c164 <memmove>
 800b2b8:	68a3      	ldr	r3, [r4, #8]
 800b2ba:	1b9b      	subs	r3, r3, r6
 800b2bc:	60a3      	str	r3, [r4, #8]
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	4433      	add	r3, r6
 800b2c2:	6023      	str	r3, [r4, #0]
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	e7db      	b.n	800b280 <__ssputs_r+0x58>
 800b2c8:	462a      	mov	r2, r5
 800b2ca:	f000 ff71 	bl	800c1b0 <_realloc_r>
 800b2ce:	4606      	mov	r6, r0
 800b2d0:	2800      	cmp	r0, #0
 800b2d2:	d1e1      	bne.n	800b298 <__ssputs_r+0x70>
 800b2d4:	6921      	ldr	r1, [r4, #16]
 800b2d6:	4650      	mov	r0, sl
 800b2d8:	f7ff fec6 	bl	800b068 <_free_r>
 800b2dc:	e7c7      	b.n	800b26e <__ssputs_r+0x46>
	...

0800b2e0 <_svfiprintf_r>:
 800b2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e4:	4698      	mov	r8, r3
 800b2e6:	898b      	ldrh	r3, [r1, #12]
 800b2e8:	061b      	lsls	r3, r3, #24
 800b2ea:	b09d      	sub	sp, #116	; 0x74
 800b2ec:	4607      	mov	r7, r0
 800b2ee:	460d      	mov	r5, r1
 800b2f0:	4614      	mov	r4, r2
 800b2f2:	d50e      	bpl.n	800b312 <_svfiprintf_r+0x32>
 800b2f4:	690b      	ldr	r3, [r1, #16]
 800b2f6:	b963      	cbnz	r3, 800b312 <_svfiprintf_r+0x32>
 800b2f8:	2140      	movs	r1, #64	; 0x40
 800b2fa:	f7ff ff21 	bl	800b140 <_malloc_r>
 800b2fe:	6028      	str	r0, [r5, #0]
 800b300:	6128      	str	r0, [r5, #16]
 800b302:	b920      	cbnz	r0, 800b30e <_svfiprintf_r+0x2e>
 800b304:	230c      	movs	r3, #12
 800b306:	603b      	str	r3, [r7, #0]
 800b308:	f04f 30ff 	mov.w	r0, #4294967295
 800b30c:	e0d1      	b.n	800b4b2 <_svfiprintf_r+0x1d2>
 800b30e:	2340      	movs	r3, #64	; 0x40
 800b310:	616b      	str	r3, [r5, #20]
 800b312:	2300      	movs	r3, #0
 800b314:	9309      	str	r3, [sp, #36]	; 0x24
 800b316:	2320      	movs	r3, #32
 800b318:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b31c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b320:	2330      	movs	r3, #48	; 0x30
 800b322:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b4cc <_svfiprintf_r+0x1ec>
 800b326:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b32a:	f04f 0901 	mov.w	r9, #1
 800b32e:	4623      	mov	r3, r4
 800b330:	469a      	mov	sl, r3
 800b332:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b336:	b10a      	cbz	r2, 800b33c <_svfiprintf_r+0x5c>
 800b338:	2a25      	cmp	r2, #37	; 0x25
 800b33a:	d1f9      	bne.n	800b330 <_svfiprintf_r+0x50>
 800b33c:	ebba 0b04 	subs.w	fp, sl, r4
 800b340:	d00b      	beq.n	800b35a <_svfiprintf_r+0x7a>
 800b342:	465b      	mov	r3, fp
 800b344:	4622      	mov	r2, r4
 800b346:	4629      	mov	r1, r5
 800b348:	4638      	mov	r0, r7
 800b34a:	f7ff ff6d 	bl	800b228 <__ssputs_r>
 800b34e:	3001      	adds	r0, #1
 800b350:	f000 80aa 	beq.w	800b4a8 <_svfiprintf_r+0x1c8>
 800b354:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b356:	445a      	add	r2, fp
 800b358:	9209      	str	r2, [sp, #36]	; 0x24
 800b35a:	f89a 3000 	ldrb.w	r3, [sl]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 80a2 	beq.w	800b4a8 <_svfiprintf_r+0x1c8>
 800b364:	2300      	movs	r3, #0
 800b366:	f04f 32ff 	mov.w	r2, #4294967295
 800b36a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b36e:	f10a 0a01 	add.w	sl, sl, #1
 800b372:	9304      	str	r3, [sp, #16]
 800b374:	9307      	str	r3, [sp, #28]
 800b376:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b37a:	931a      	str	r3, [sp, #104]	; 0x68
 800b37c:	4654      	mov	r4, sl
 800b37e:	2205      	movs	r2, #5
 800b380:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b384:	4851      	ldr	r0, [pc, #324]	; (800b4cc <_svfiprintf_r+0x1ec>)
 800b386:	f7f4 ff4b 	bl	8000220 <memchr>
 800b38a:	9a04      	ldr	r2, [sp, #16]
 800b38c:	b9d8      	cbnz	r0, 800b3c6 <_svfiprintf_r+0xe6>
 800b38e:	06d0      	lsls	r0, r2, #27
 800b390:	bf44      	itt	mi
 800b392:	2320      	movmi	r3, #32
 800b394:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b398:	0711      	lsls	r1, r2, #28
 800b39a:	bf44      	itt	mi
 800b39c:	232b      	movmi	r3, #43	; 0x2b
 800b39e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b3a6:	2b2a      	cmp	r3, #42	; 0x2a
 800b3a8:	d015      	beq.n	800b3d6 <_svfiprintf_r+0xf6>
 800b3aa:	9a07      	ldr	r2, [sp, #28]
 800b3ac:	4654      	mov	r4, sl
 800b3ae:	2000      	movs	r0, #0
 800b3b0:	f04f 0c0a 	mov.w	ip, #10
 800b3b4:	4621      	mov	r1, r4
 800b3b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3ba:	3b30      	subs	r3, #48	; 0x30
 800b3bc:	2b09      	cmp	r3, #9
 800b3be:	d94e      	bls.n	800b45e <_svfiprintf_r+0x17e>
 800b3c0:	b1b0      	cbz	r0, 800b3f0 <_svfiprintf_r+0x110>
 800b3c2:	9207      	str	r2, [sp, #28]
 800b3c4:	e014      	b.n	800b3f0 <_svfiprintf_r+0x110>
 800b3c6:	eba0 0308 	sub.w	r3, r0, r8
 800b3ca:	fa09 f303 	lsl.w	r3, r9, r3
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	9304      	str	r3, [sp, #16]
 800b3d2:	46a2      	mov	sl, r4
 800b3d4:	e7d2      	b.n	800b37c <_svfiprintf_r+0x9c>
 800b3d6:	9b03      	ldr	r3, [sp, #12]
 800b3d8:	1d19      	adds	r1, r3, #4
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	9103      	str	r1, [sp, #12]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	bfbb      	ittet	lt
 800b3e2:	425b      	neglt	r3, r3
 800b3e4:	f042 0202 	orrlt.w	r2, r2, #2
 800b3e8:	9307      	strge	r3, [sp, #28]
 800b3ea:	9307      	strlt	r3, [sp, #28]
 800b3ec:	bfb8      	it	lt
 800b3ee:	9204      	strlt	r2, [sp, #16]
 800b3f0:	7823      	ldrb	r3, [r4, #0]
 800b3f2:	2b2e      	cmp	r3, #46	; 0x2e
 800b3f4:	d10c      	bne.n	800b410 <_svfiprintf_r+0x130>
 800b3f6:	7863      	ldrb	r3, [r4, #1]
 800b3f8:	2b2a      	cmp	r3, #42	; 0x2a
 800b3fa:	d135      	bne.n	800b468 <_svfiprintf_r+0x188>
 800b3fc:	9b03      	ldr	r3, [sp, #12]
 800b3fe:	1d1a      	adds	r2, r3, #4
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	9203      	str	r2, [sp, #12]
 800b404:	2b00      	cmp	r3, #0
 800b406:	bfb8      	it	lt
 800b408:	f04f 33ff 	movlt.w	r3, #4294967295
 800b40c:	3402      	adds	r4, #2
 800b40e:	9305      	str	r3, [sp, #20]
 800b410:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b4dc <_svfiprintf_r+0x1fc>
 800b414:	7821      	ldrb	r1, [r4, #0]
 800b416:	2203      	movs	r2, #3
 800b418:	4650      	mov	r0, sl
 800b41a:	f7f4 ff01 	bl	8000220 <memchr>
 800b41e:	b140      	cbz	r0, 800b432 <_svfiprintf_r+0x152>
 800b420:	2340      	movs	r3, #64	; 0x40
 800b422:	eba0 000a 	sub.w	r0, r0, sl
 800b426:	fa03 f000 	lsl.w	r0, r3, r0
 800b42a:	9b04      	ldr	r3, [sp, #16]
 800b42c:	4303      	orrs	r3, r0
 800b42e:	3401      	adds	r4, #1
 800b430:	9304      	str	r3, [sp, #16]
 800b432:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b436:	4826      	ldr	r0, [pc, #152]	; (800b4d0 <_svfiprintf_r+0x1f0>)
 800b438:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b43c:	2206      	movs	r2, #6
 800b43e:	f7f4 feef 	bl	8000220 <memchr>
 800b442:	2800      	cmp	r0, #0
 800b444:	d038      	beq.n	800b4b8 <_svfiprintf_r+0x1d8>
 800b446:	4b23      	ldr	r3, [pc, #140]	; (800b4d4 <_svfiprintf_r+0x1f4>)
 800b448:	bb1b      	cbnz	r3, 800b492 <_svfiprintf_r+0x1b2>
 800b44a:	9b03      	ldr	r3, [sp, #12]
 800b44c:	3307      	adds	r3, #7
 800b44e:	f023 0307 	bic.w	r3, r3, #7
 800b452:	3308      	adds	r3, #8
 800b454:	9303      	str	r3, [sp, #12]
 800b456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b458:	4433      	add	r3, r6
 800b45a:	9309      	str	r3, [sp, #36]	; 0x24
 800b45c:	e767      	b.n	800b32e <_svfiprintf_r+0x4e>
 800b45e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b462:	460c      	mov	r4, r1
 800b464:	2001      	movs	r0, #1
 800b466:	e7a5      	b.n	800b3b4 <_svfiprintf_r+0xd4>
 800b468:	2300      	movs	r3, #0
 800b46a:	3401      	adds	r4, #1
 800b46c:	9305      	str	r3, [sp, #20]
 800b46e:	4619      	mov	r1, r3
 800b470:	f04f 0c0a 	mov.w	ip, #10
 800b474:	4620      	mov	r0, r4
 800b476:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b47a:	3a30      	subs	r2, #48	; 0x30
 800b47c:	2a09      	cmp	r2, #9
 800b47e:	d903      	bls.n	800b488 <_svfiprintf_r+0x1a8>
 800b480:	2b00      	cmp	r3, #0
 800b482:	d0c5      	beq.n	800b410 <_svfiprintf_r+0x130>
 800b484:	9105      	str	r1, [sp, #20]
 800b486:	e7c3      	b.n	800b410 <_svfiprintf_r+0x130>
 800b488:	fb0c 2101 	mla	r1, ip, r1, r2
 800b48c:	4604      	mov	r4, r0
 800b48e:	2301      	movs	r3, #1
 800b490:	e7f0      	b.n	800b474 <_svfiprintf_r+0x194>
 800b492:	ab03      	add	r3, sp, #12
 800b494:	9300      	str	r3, [sp, #0]
 800b496:	462a      	mov	r2, r5
 800b498:	4b0f      	ldr	r3, [pc, #60]	; (800b4d8 <_svfiprintf_r+0x1f8>)
 800b49a:	a904      	add	r1, sp, #16
 800b49c:	4638      	mov	r0, r7
 800b49e:	f7fc f96b 	bl	8007778 <_printf_float>
 800b4a2:	1c42      	adds	r2, r0, #1
 800b4a4:	4606      	mov	r6, r0
 800b4a6:	d1d6      	bne.n	800b456 <_svfiprintf_r+0x176>
 800b4a8:	89ab      	ldrh	r3, [r5, #12]
 800b4aa:	065b      	lsls	r3, r3, #25
 800b4ac:	f53f af2c 	bmi.w	800b308 <_svfiprintf_r+0x28>
 800b4b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4b2:	b01d      	add	sp, #116	; 0x74
 800b4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b8:	ab03      	add	r3, sp, #12
 800b4ba:	9300      	str	r3, [sp, #0]
 800b4bc:	462a      	mov	r2, r5
 800b4be:	4b06      	ldr	r3, [pc, #24]	; (800b4d8 <_svfiprintf_r+0x1f8>)
 800b4c0:	a904      	add	r1, sp, #16
 800b4c2:	4638      	mov	r0, r7
 800b4c4:	f7fc fbfc 	bl	8007cc0 <_printf_i>
 800b4c8:	e7eb      	b.n	800b4a2 <_svfiprintf_r+0x1c2>
 800b4ca:	bf00      	nop
 800b4cc:	0800cc4c 	.word	0x0800cc4c
 800b4d0:	0800cc56 	.word	0x0800cc56
 800b4d4:	08007779 	.word	0x08007779
 800b4d8:	0800b229 	.word	0x0800b229
 800b4dc:	0800cc52 	.word	0x0800cc52

0800b4e0 <_sungetc_r>:
 800b4e0:	b538      	push	{r3, r4, r5, lr}
 800b4e2:	1c4b      	adds	r3, r1, #1
 800b4e4:	4614      	mov	r4, r2
 800b4e6:	d103      	bne.n	800b4f0 <_sungetc_r+0x10>
 800b4e8:	f04f 35ff 	mov.w	r5, #4294967295
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	bd38      	pop	{r3, r4, r5, pc}
 800b4f0:	8993      	ldrh	r3, [r2, #12]
 800b4f2:	f023 0320 	bic.w	r3, r3, #32
 800b4f6:	8193      	strh	r3, [r2, #12]
 800b4f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b4fa:	6852      	ldr	r2, [r2, #4]
 800b4fc:	b2cd      	uxtb	r5, r1
 800b4fe:	b18b      	cbz	r3, 800b524 <_sungetc_r+0x44>
 800b500:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b502:	4293      	cmp	r3, r2
 800b504:	dd08      	ble.n	800b518 <_sungetc_r+0x38>
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	1e5a      	subs	r2, r3, #1
 800b50a:	6022      	str	r2, [r4, #0]
 800b50c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b510:	6863      	ldr	r3, [r4, #4]
 800b512:	3301      	adds	r3, #1
 800b514:	6063      	str	r3, [r4, #4]
 800b516:	e7e9      	b.n	800b4ec <_sungetc_r+0xc>
 800b518:	4621      	mov	r1, r4
 800b51a:	f000 fbf1 	bl	800bd00 <__submore>
 800b51e:	2800      	cmp	r0, #0
 800b520:	d0f1      	beq.n	800b506 <_sungetc_r+0x26>
 800b522:	e7e1      	b.n	800b4e8 <_sungetc_r+0x8>
 800b524:	6921      	ldr	r1, [r4, #16]
 800b526:	6823      	ldr	r3, [r4, #0]
 800b528:	b151      	cbz	r1, 800b540 <_sungetc_r+0x60>
 800b52a:	4299      	cmp	r1, r3
 800b52c:	d208      	bcs.n	800b540 <_sungetc_r+0x60>
 800b52e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b532:	42a9      	cmp	r1, r5
 800b534:	d104      	bne.n	800b540 <_sungetc_r+0x60>
 800b536:	3b01      	subs	r3, #1
 800b538:	3201      	adds	r2, #1
 800b53a:	6023      	str	r3, [r4, #0]
 800b53c:	6062      	str	r2, [r4, #4]
 800b53e:	e7d5      	b.n	800b4ec <_sungetc_r+0xc>
 800b540:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b544:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b548:	6363      	str	r3, [r4, #52]	; 0x34
 800b54a:	2303      	movs	r3, #3
 800b54c:	63a3      	str	r3, [r4, #56]	; 0x38
 800b54e:	4623      	mov	r3, r4
 800b550:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b554:	6023      	str	r3, [r4, #0]
 800b556:	2301      	movs	r3, #1
 800b558:	e7dc      	b.n	800b514 <_sungetc_r+0x34>

0800b55a <__ssrefill_r>:
 800b55a:	b510      	push	{r4, lr}
 800b55c:	460c      	mov	r4, r1
 800b55e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b560:	b169      	cbz	r1, 800b57e <__ssrefill_r+0x24>
 800b562:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b566:	4299      	cmp	r1, r3
 800b568:	d001      	beq.n	800b56e <__ssrefill_r+0x14>
 800b56a:	f7ff fd7d 	bl	800b068 <_free_r>
 800b56e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b570:	6063      	str	r3, [r4, #4]
 800b572:	2000      	movs	r0, #0
 800b574:	6360      	str	r0, [r4, #52]	; 0x34
 800b576:	b113      	cbz	r3, 800b57e <__ssrefill_r+0x24>
 800b578:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b57a:	6023      	str	r3, [r4, #0]
 800b57c:	bd10      	pop	{r4, pc}
 800b57e:	6923      	ldr	r3, [r4, #16]
 800b580:	6023      	str	r3, [r4, #0]
 800b582:	2300      	movs	r3, #0
 800b584:	6063      	str	r3, [r4, #4]
 800b586:	89a3      	ldrh	r3, [r4, #12]
 800b588:	f043 0320 	orr.w	r3, r3, #32
 800b58c:	81a3      	strh	r3, [r4, #12]
 800b58e:	f04f 30ff 	mov.w	r0, #4294967295
 800b592:	e7f3      	b.n	800b57c <__ssrefill_r+0x22>

0800b594 <__ssvfiscanf_r>:
 800b594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b598:	460c      	mov	r4, r1
 800b59a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800b59e:	2100      	movs	r1, #0
 800b5a0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800b5a4:	49a6      	ldr	r1, [pc, #664]	; (800b840 <__ssvfiscanf_r+0x2ac>)
 800b5a6:	91a0      	str	r1, [sp, #640]	; 0x280
 800b5a8:	f10d 0804 	add.w	r8, sp, #4
 800b5ac:	49a5      	ldr	r1, [pc, #660]	; (800b844 <__ssvfiscanf_r+0x2b0>)
 800b5ae:	4fa6      	ldr	r7, [pc, #664]	; (800b848 <__ssvfiscanf_r+0x2b4>)
 800b5b0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800b84c <__ssvfiscanf_r+0x2b8>
 800b5b4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b5b8:	4606      	mov	r6, r0
 800b5ba:	91a1      	str	r1, [sp, #644]	; 0x284
 800b5bc:	9300      	str	r3, [sp, #0]
 800b5be:	7813      	ldrb	r3, [r2, #0]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	f000 815a 	beq.w	800b87a <__ssvfiscanf_r+0x2e6>
 800b5c6:	5dd9      	ldrb	r1, [r3, r7]
 800b5c8:	f011 0108 	ands.w	r1, r1, #8
 800b5cc:	f102 0501 	add.w	r5, r2, #1
 800b5d0:	d019      	beq.n	800b606 <__ssvfiscanf_r+0x72>
 800b5d2:	6863      	ldr	r3, [r4, #4]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	dd0f      	ble.n	800b5f8 <__ssvfiscanf_r+0x64>
 800b5d8:	6823      	ldr	r3, [r4, #0]
 800b5da:	781a      	ldrb	r2, [r3, #0]
 800b5dc:	5cba      	ldrb	r2, [r7, r2]
 800b5de:	0712      	lsls	r2, r2, #28
 800b5e0:	d401      	bmi.n	800b5e6 <__ssvfiscanf_r+0x52>
 800b5e2:	462a      	mov	r2, r5
 800b5e4:	e7eb      	b.n	800b5be <__ssvfiscanf_r+0x2a>
 800b5e6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b5e8:	3201      	adds	r2, #1
 800b5ea:	9245      	str	r2, [sp, #276]	; 0x114
 800b5ec:	6862      	ldr	r2, [r4, #4]
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	3a01      	subs	r2, #1
 800b5f2:	6062      	str	r2, [r4, #4]
 800b5f4:	6023      	str	r3, [r4, #0]
 800b5f6:	e7ec      	b.n	800b5d2 <__ssvfiscanf_r+0x3e>
 800b5f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b5fa:	4621      	mov	r1, r4
 800b5fc:	4630      	mov	r0, r6
 800b5fe:	4798      	blx	r3
 800b600:	2800      	cmp	r0, #0
 800b602:	d0e9      	beq.n	800b5d8 <__ssvfiscanf_r+0x44>
 800b604:	e7ed      	b.n	800b5e2 <__ssvfiscanf_r+0x4e>
 800b606:	2b25      	cmp	r3, #37	; 0x25
 800b608:	d012      	beq.n	800b630 <__ssvfiscanf_r+0x9c>
 800b60a:	469a      	mov	sl, r3
 800b60c:	6863      	ldr	r3, [r4, #4]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	f340 8091 	ble.w	800b736 <__ssvfiscanf_r+0x1a2>
 800b614:	6822      	ldr	r2, [r4, #0]
 800b616:	7813      	ldrb	r3, [r2, #0]
 800b618:	4553      	cmp	r3, sl
 800b61a:	f040 812e 	bne.w	800b87a <__ssvfiscanf_r+0x2e6>
 800b61e:	6863      	ldr	r3, [r4, #4]
 800b620:	3b01      	subs	r3, #1
 800b622:	6063      	str	r3, [r4, #4]
 800b624:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b626:	3201      	adds	r2, #1
 800b628:	3301      	adds	r3, #1
 800b62a:	6022      	str	r2, [r4, #0]
 800b62c:	9345      	str	r3, [sp, #276]	; 0x114
 800b62e:	e7d8      	b.n	800b5e2 <__ssvfiscanf_r+0x4e>
 800b630:	9141      	str	r1, [sp, #260]	; 0x104
 800b632:	9143      	str	r1, [sp, #268]	; 0x10c
 800b634:	7853      	ldrb	r3, [r2, #1]
 800b636:	2b2a      	cmp	r3, #42	; 0x2a
 800b638:	bf02      	ittt	eq
 800b63a:	2310      	moveq	r3, #16
 800b63c:	1c95      	addeq	r5, r2, #2
 800b63e:	9341      	streq	r3, [sp, #260]	; 0x104
 800b640:	220a      	movs	r2, #10
 800b642:	46aa      	mov	sl, r5
 800b644:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b648:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b64c:	2b09      	cmp	r3, #9
 800b64e:	d91d      	bls.n	800b68c <__ssvfiscanf_r+0xf8>
 800b650:	487e      	ldr	r0, [pc, #504]	; (800b84c <__ssvfiscanf_r+0x2b8>)
 800b652:	2203      	movs	r2, #3
 800b654:	f7f4 fde4 	bl	8000220 <memchr>
 800b658:	b140      	cbz	r0, 800b66c <__ssvfiscanf_r+0xd8>
 800b65a:	2301      	movs	r3, #1
 800b65c:	eba0 0009 	sub.w	r0, r0, r9
 800b660:	fa03 f000 	lsl.w	r0, r3, r0
 800b664:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b666:	4318      	orrs	r0, r3
 800b668:	9041      	str	r0, [sp, #260]	; 0x104
 800b66a:	4655      	mov	r5, sl
 800b66c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b670:	2b78      	cmp	r3, #120	; 0x78
 800b672:	d806      	bhi.n	800b682 <__ssvfiscanf_r+0xee>
 800b674:	2b57      	cmp	r3, #87	; 0x57
 800b676:	d810      	bhi.n	800b69a <__ssvfiscanf_r+0x106>
 800b678:	2b25      	cmp	r3, #37	; 0x25
 800b67a:	d0c6      	beq.n	800b60a <__ssvfiscanf_r+0x76>
 800b67c:	d856      	bhi.n	800b72c <__ssvfiscanf_r+0x198>
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d064      	beq.n	800b74c <__ssvfiscanf_r+0x1b8>
 800b682:	2303      	movs	r3, #3
 800b684:	9347      	str	r3, [sp, #284]	; 0x11c
 800b686:	230a      	movs	r3, #10
 800b688:	9342      	str	r3, [sp, #264]	; 0x108
 800b68a:	e071      	b.n	800b770 <__ssvfiscanf_r+0x1dc>
 800b68c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b68e:	fb02 1103 	mla	r1, r2, r3, r1
 800b692:	3930      	subs	r1, #48	; 0x30
 800b694:	9143      	str	r1, [sp, #268]	; 0x10c
 800b696:	4655      	mov	r5, sl
 800b698:	e7d3      	b.n	800b642 <__ssvfiscanf_r+0xae>
 800b69a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b69e:	2a20      	cmp	r2, #32
 800b6a0:	d8ef      	bhi.n	800b682 <__ssvfiscanf_r+0xee>
 800b6a2:	a101      	add	r1, pc, #4	; (adr r1, 800b6a8 <__ssvfiscanf_r+0x114>)
 800b6a4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b6a8:	0800b75b 	.word	0x0800b75b
 800b6ac:	0800b683 	.word	0x0800b683
 800b6b0:	0800b683 	.word	0x0800b683
 800b6b4:	0800b7b9 	.word	0x0800b7b9
 800b6b8:	0800b683 	.word	0x0800b683
 800b6bc:	0800b683 	.word	0x0800b683
 800b6c0:	0800b683 	.word	0x0800b683
 800b6c4:	0800b683 	.word	0x0800b683
 800b6c8:	0800b683 	.word	0x0800b683
 800b6cc:	0800b683 	.word	0x0800b683
 800b6d0:	0800b683 	.word	0x0800b683
 800b6d4:	0800b7cf 	.word	0x0800b7cf
 800b6d8:	0800b7a5 	.word	0x0800b7a5
 800b6dc:	0800b733 	.word	0x0800b733
 800b6e0:	0800b733 	.word	0x0800b733
 800b6e4:	0800b733 	.word	0x0800b733
 800b6e8:	0800b683 	.word	0x0800b683
 800b6ec:	0800b7a9 	.word	0x0800b7a9
 800b6f0:	0800b683 	.word	0x0800b683
 800b6f4:	0800b683 	.word	0x0800b683
 800b6f8:	0800b683 	.word	0x0800b683
 800b6fc:	0800b683 	.word	0x0800b683
 800b700:	0800b7df 	.word	0x0800b7df
 800b704:	0800b7b1 	.word	0x0800b7b1
 800b708:	0800b753 	.word	0x0800b753
 800b70c:	0800b683 	.word	0x0800b683
 800b710:	0800b683 	.word	0x0800b683
 800b714:	0800b7db 	.word	0x0800b7db
 800b718:	0800b683 	.word	0x0800b683
 800b71c:	0800b7a5 	.word	0x0800b7a5
 800b720:	0800b683 	.word	0x0800b683
 800b724:	0800b683 	.word	0x0800b683
 800b728:	0800b75b 	.word	0x0800b75b
 800b72c:	3b45      	subs	r3, #69	; 0x45
 800b72e:	2b02      	cmp	r3, #2
 800b730:	d8a7      	bhi.n	800b682 <__ssvfiscanf_r+0xee>
 800b732:	2305      	movs	r3, #5
 800b734:	e01b      	b.n	800b76e <__ssvfiscanf_r+0x1da>
 800b736:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b738:	4621      	mov	r1, r4
 800b73a:	4630      	mov	r0, r6
 800b73c:	4798      	blx	r3
 800b73e:	2800      	cmp	r0, #0
 800b740:	f43f af68 	beq.w	800b614 <__ssvfiscanf_r+0x80>
 800b744:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b746:	2800      	cmp	r0, #0
 800b748:	f040 808d 	bne.w	800b866 <__ssvfiscanf_r+0x2d2>
 800b74c:	f04f 30ff 	mov.w	r0, #4294967295
 800b750:	e08f      	b.n	800b872 <__ssvfiscanf_r+0x2de>
 800b752:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b754:	f042 0220 	orr.w	r2, r2, #32
 800b758:	9241      	str	r2, [sp, #260]	; 0x104
 800b75a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b75c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b760:	9241      	str	r2, [sp, #260]	; 0x104
 800b762:	2210      	movs	r2, #16
 800b764:	2b6f      	cmp	r3, #111	; 0x6f
 800b766:	9242      	str	r2, [sp, #264]	; 0x108
 800b768:	bf34      	ite	cc
 800b76a:	2303      	movcc	r3, #3
 800b76c:	2304      	movcs	r3, #4
 800b76e:	9347      	str	r3, [sp, #284]	; 0x11c
 800b770:	6863      	ldr	r3, [r4, #4]
 800b772:	2b00      	cmp	r3, #0
 800b774:	dd42      	ble.n	800b7fc <__ssvfiscanf_r+0x268>
 800b776:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b778:	0659      	lsls	r1, r3, #25
 800b77a:	d404      	bmi.n	800b786 <__ssvfiscanf_r+0x1f2>
 800b77c:	6823      	ldr	r3, [r4, #0]
 800b77e:	781a      	ldrb	r2, [r3, #0]
 800b780:	5cba      	ldrb	r2, [r7, r2]
 800b782:	0712      	lsls	r2, r2, #28
 800b784:	d441      	bmi.n	800b80a <__ssvfiscanf_r+0x276>
 800b786:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b788:	2b02      	cmp	r3, #2
 800b78a:	dc50      	bgt.n	800b82e <__ssvfiscanf_r+0x29a>
 800b78c:	466b      	mov	r3, sp
 800b78e:	4622      	mov	r2, r4
 800b790:	a941      	add	r1, sp, #260	; 0x104
 800b792:	4630      	mov	r0, r6
 800b794:	f000 f876 	bl	800b884 <_scanf_chars>
 800b798:	2801      	cmp	r0, #1
 800b79a:	d06e      	beq.n	800b87a <__ssvfiscanf_r+0x2e6>
 800b79c:	2802      	cmp	r0, #2
 800b79e:	f47f af20 	bne.w	800b5e2 <__ssvfiscanf_r+0x4e>
 800b7a2:	e7cf      	b.n	800b744 <__ssvfiscanf_r+0x1b0>
 800b7a4:	220a      	movs	r2, #10
 800b7a6:	e7dd      	b.n	800b764 <__ssvfiscanf_r+0x1d0>
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	9342      	str	r3, [sp, #264]	; 0x108
 800b7ac:	2303      	movs	r3, #3
 800b7ae:	e7de      	b.n	800b76e <__ssvfiscanf_r+0x1da>
 800b7b0:	2308      	movs	r3, #8
 800b7b2:	9342      	str	r3, [sp, #264]	; 0x108
 800b7b4:	2304      	movs	r3, #4
 800b7b6:	e7da      	b.n	800b76e <__ssvfiscanf_r+0x1da>
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	4640      	mov	r0, r8
 800b7bc:	f000 f9e0 	bl	800bb80 <__sccl>
 800b7c0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b7c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7c6:	9341      	str	r3, [sp, #260]	; 0x104
 800b7c8:	4605      	mov	r5, r0
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	e7cf      	b.n	800b76e <__ssvfiscanf_r+0x1da>
 800b7ce:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b7d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7d4:	9341      	str	r3, [sp, #260]	; 0x104
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	e7c9      	b.n	800b76e <__ssvfiscanf_r+0x1da>
 800b7da:	2302      	movs	r3, #2
 800b7dc:	e7c7      	b.n	800b76e <__ssvfiscanf_r+0x1da>
 800b7de:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b7e0:	06c3      	lsls	r3, r0, #27
 800b7e2:	f53f aefe 	bmi.w	800b5e2 <__ssvfiscanf_r+0x4e>
 800b7e6:	9b00      	ldr	r3, [sp, #0]
 800b7e8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b7ea:	1d19      	adds	r1, r3, #4
 800b7ec:	9100      	str	r1, [sp, #0]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f010 0f01 	tst.w	r0, #1
 800b7f4:	bf14      	ite	ne
 800b7f6:	801a      	strhne	r2, [r3, #0]
 800b7f8:	601a      	streq	r2, [r3, #0]
 800b7fa:	e6f2      	b.n	800b5e2 <__ssvfiscanf_r+0x4e>
 800b7fc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b7fe:	4621      	mov	r1, r4
 800b800:	4630      	mov	r0, r6
 800b802:	4798      	blx	r3
 800b804:	2800      	cmp	r0, #0
 800b806:	d0b6      	beq.n	800b776 <__ssvfiscanf_r+0x1e2>
 800b808:	e79c      	b.n	800b744 <__ssvfiscanf_r+0x1b0>
 800b80a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b80c:	3201      	adds	r2, #1
 800b80e:	9245      	str	r2, [sp, #276]	; 0x114
 800b810:	6862      	ldr	r2, [r4, #4]
 800b812:	3a01      	subs	r2, #1
 800b814:	2a00      	cmp	r2, #0
 800b816:	6062      	str	r2, [r4, #4]
 800b818:	dd02      	ble.n	800b820 <__ssvfiscanf_r+0x28c>
 800b81a:	3301      	adds	r3, #1
 800b81c:	6023      	str	r3, [r4, #0]
 800b81e:	e7ad      	b.n	800b77c <__ssvfiscanf_r+0x1e8>
 800b820:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b822:	4621      	mov	r1, r4
 800b824:	4630      	mov	r0, r6
 800b826:	4798      	blx	r3
 800b828:	2800      	cmp	r0, #0
 800b82a:	d0a7      	beq.n	800b77c <__ssvfiscanf_r+0x1e8>
 800b82c:	e78a      	b.n	800b744 <__ssvfiscanf_r+0x1b0>
 800b82e:	2b04      	cmp	r3, #4
 800b830:	dc0e      	bgt.n	800b850 <__ssvfiscanf_r+0x2bc>
 800b832:	466b      	mov	r3, sp
 800b834:	4622      	mov	r2, r4
 800b836:	a941      	add	r1, sp, #260	; 0x104
 800b838:	4630      	mov	r0, r6
 800b83a:	f000 f87d 	bl	800b938 <_scanf_i>
 800b83e:	e7ab      	b.n	800b798 <__ssvfiscanf_r+0x204>
 800b840:	0800b4e1 	.word	0x0800b4e1
 800b844:	0800b55b 	.word	0x0800b55b
 800b848:	0800c8e9 	.word	0x0800c8e9
 800b84c:	0800cc52 	.word	0x0800cc52
 800b850:	4b0b      	ldr	r3, [pc, #44]	; (800b880 <__ssvfiscanf_r+0x2ec>)
 800b852:	2b00      	cmp	r3, #0
 800b854:	f43f aec5 	beq.w	800b5e2 <__ssvfiscanf_r+0x4e>
 800b858:	466b      	mov	r3, sp
 800b85a:	4622      	mov	r2, r4
 800b85c:	a941      	add	r1, sp, #260	; 0x104
 800b85e:	4630      	mov	r0, r6
 800b860:	f7fc fb54 	bl	8007f0c <_scanf_float>
 800b864:	e798      	b.n	800b798 <__ssvfiscanf_r+0x204>
 800b866:	89a3      	ldrh	r3, [r4, #12]
 800b868:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b86c:	bf18      	it	ne
 800b86e:	f04f 30ff 	movne.w	r0, #4294967295
 800b872:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800b876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b87a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b87c:	e7f9      	b.n	800b872 <__ssvfiscanf_r+0x2de>
 800b87e:	bf00      	nop
 800b880:	08007f0d 	.word	0x08007f0d

0800b884 <_scanf_chars>:
 800b884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b888:	4615      	mov	r5, r2
 800b88a:	688a      	ldr	r2, [r1, #8]
 800b88c:	4680      	mov	r8, r0
 800b88e:	460c      	mov	r4, r1
 800b890:	b932      	cbnz	r2, 800b8a0 <_scanf_chars+0x1c>
 800b892:	698a      	ldr	r2, [r1, #24]
 800b894:	2a00      	cmp	r2, #0
 800b896:	bf0c      	ite	eq
 800b898:	2201      	moveq	r2, #1
 800b89a:	f04f 32ff 	movne.w	r2, #4294967295
 800b89e:	608a      	str	r2, [r1, #8]
 800b8a0:	6822      	ldr	r2, [r4, #0]
 800b8a2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800b934 <_scanf_chars+0xb0>
 800b8a6:	06d1      	lsls	r1, r2, #27
 800b8a8:	bf5f      	itttt	pl
 800b8aa:	681a      	ldrpl	r2, [r3, #0]
 800b8ac:	1d11      	addpl	r1, r2, #4
 800b8ae:	6019      	strpl	r1, [r3, #0]
 800b8b0:	6816      	ldrpl	r6, [r2, #0]
 800b8b2:	2700      	movs	r7, #0
 800b8b4:	69a0      	ldr	r0, [r4, #24]
 800b8b6:	b188      	cbz	r0, 800b8dc <_scanf_chars+0x58>
 800b8b8:	2801      	cmp	r0, #1
 800b8ba:	d107      	bne.n	800b8cc <_scanf_chars+0x48>
 800b8bc:	682a      	ldr	r2, [r5, #0]
 800b8be:	7811      	ldrb	r1, [r2, #0]
 800b8c0:	6962      	ldr	r2, [r4, #20]
 800b8c2:	5c52      	ldrb	r2, [r2, r1]
 800b8c4:	b952      	cbnz	r2, 800b8dc <_scanf_chars+0x58>
 800b8c6:	2f00      	cmp	r7, #0
 800b8c8:	d031      	beq.n	800b92e <_scanf_chars+0xaa>
 800b8ca:	e022      	b.n	800b912 <_scanf_chars+0x8e>
 800b8cc:	2802      	cmp	r0, #2
 800b8ce:	d120      	bne.n	800b912 <_scanf_chars+0x8e>
 800b8d0:	682b      	ldr	r3, [r5, #0]
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b8d8:	071b      	lsls	r3, r3, #28
 800b8da:	d41a      	bmi.n	800b912 <_scanf_chars+0x8e>
 800b8dc:	6823      	ldr	r3, [r4, #0]
 800b8de:	06da      	lsls	r2, r3, #27
 800b8e0:	bf5e      	ittt	pl
 800b8e2:	682b      	ldrpl	r3, [r5, #0]
 800b8e4:	781b      	ldrbpl	r3, [r3, #0]
 800b8e6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b8ea:	682a      	ldr	r2, [r5, #0]
 800b8ec:	686b      	ldr	r3, [r5, #4]
 800b8ee:	3201      	adds	r2, #1
 800b8f0:	602a      	str	r2, [r5, #0]
 800b8f2:	68a2      	ldr	r2, [r4, #8]
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	3a01      	subs	r2, #1
 800b8f8:	606b      	str	r3, [r5, #4]
 800b8fa:	3701      	adds	r7, #1
 800b8fc:	60a2      	str	r2, [r4, #8]
 800b8fe:	b142      	cbz	r2, 800b912 <_scanf_chars+0x8e>
 800b900:	2b00      	cmp	r3, #0
 800b902:	dcd7      	bgt.n	800b8b4 <_scanf_chars+0x30>
 800b904:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b908:	4629      	mov	r1, r5
 800b90a:	4640      	mov	r0, r8
 800b90c:	4798      	blx	r3
 800b90e:	2800      	cmp	r0, #0
 800b910:	d0d0      	beq.n	800b8b4 <_scanf_chars+0x30>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	f013 0310 	ands.w	r3, r3, #16
 800b918:	d105      	bne.n	800b926 <_scanf_chars+0xa2>
 800b91a:	68e2      	ldr	r2, [r4, #12]
 800b91c:	3201      	adds	r2, #1
 800b91e:	60e2      	str	r2, [r4, #12]
 800b920:	69a2      	ldr	r2, [r4, #24]
 800b922:	b102      	cbz	r2, 800b926 <_scanf_chars+0xa2>
 800b924:	7033      	strb	r3, [r6, #0]
 800b926:	6923      	ldr	r3, [r4, #16]
 800b928:	443b      	add	r3, r7
 800b92a:	6123      	str	r3, [r4, #16]
 800b92c:	2000      	movs	r0, #0
 800b92e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b932:	bf00      	nop
 800b934:	0800c8e9 	.word	0x0800c8e9

0800b938 <_scanf_i>:
 800b938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93c:	4698      	mov	r8, r3
 800b93e:	4b76      	ldr	r3, [pc, #472]	; (800bb18 <_scanf_i+0x1e0>)
 800b940:	460c      	mov	r4, r1
 800b942:	4682      	mov	sl, r0
 800b944:	4616      	mov	r6, r2
 800b946:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b94a:	b087      	sub	sp, #28
 800b94c:	ab03      	add	r3, sp, #12
 800b94e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b952:	4b72      	ldr	r3, [pc, #456]	; (800bb1c <_scanf_i+0x1e4>)
 800b954:	69a1      	ldr	r1, [r4, #24]
 800b956:	4a72      	ldr	r2, [pc, #456]	; (800bb20 <_scanf_i+0x1e8>)
 800b958:	2903      	cmp	r1, #3
 800b95a:	bf18      	it	ne
 800b95c:	461a      	movne	r2, r3
 800b95e:	68a3      	ldr	r3, [r4, #8]
 800b960:	9201      	str	r2, [sp, #4]
 800b962:	1e5a      	subs	r2, r3, #1
 800b964:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b968:	bf88      	it	hi
 800b96a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b96e:	4627      	mov	r7, r4
 800b970:	bf82      	ittt	hi
 800b972:	eb03 0905 	addhi.w	r9, r3, r5
 800b976:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b97a:	60a3      	strhi	r3, [r4, #8]
 800b97c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b980:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b984:	bf98      	it	ls
 800b986:	f04f 0900 	movls.w	r9, #0
 800b98a:	6023      	str	r3, [r4, #0]
 800b98c:	463d      	mov	r5, r7
 800b98e:	f04f 0b00 	mov.w	fp, #0
 800b992:	6831      	ldr	r1, [r6, #0]
 800b994:	ab03      	add	r3, sp, #12
 800b996:	7809      	ldrb	r1, [r1, #0]
 800b998:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b99c:	2202      	movs	r2, #2
 800b99e:	f7f4 fc3f 	bl	8000220 <memchr>
 800b9a2:	b328      	cbz	r0, 800b9f0 <_scanf_i+0xb8>
 800b9a4:	f1bb 0f01 	cmp.w	fp, #1
 800b9a8:	d159      	bne.n	800ba5e <_scanf_i+0x126>
 800b9aa:	6862      	ldr	r2, [r4, #4]
 800b9ac:	b92a      	cbnz	r2, 800b9ba <_scanf_i+0x82>
 800b9ae:	6822      	ldr	r2, [r4, #0]
 800b9b0:	2308      	movs	r3, #8
 800b9b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b9b6:	6063      	str	r3, [r4, #4]
 800b9b8:	6022      	str	r2, [r4, #0]
 800b9ba:	6822      	ldr	r2, [r4, #0]
 800b9bc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b9c0:	6022      	str	r2, [r4, #0]
 800b9c2:	68a2      	ldr	r2, [r4, #8]
 800b9c4:	1e51      	subs	r1, r2, #1
 800b9c6:	60a1      	str	r1, [r4, #8]
 800b9c8:	b192      	cbz	r2, 800b9f0 <_scanf_i+0xb8>
 800b9ca:	6832      	ldr	r2, [r6, #0]
 800b9cc:	1c51      	adds	r1, r2, #1
 800b9ce:	6031      	str	r1, [r6, #0]
 800b9d0:	7812      	ldrb	r2, [r2, #0]
 800b9d2:	f805 2b01 	strb.w	r2, [r5], #1
 800b9d6:	6872      	ldr	r2, [r6, #4]
 800b9d8:	3a01      	subs	r2, #1
 800b9da:	2a00      	cmp	r2, #0
 800b9dc:	6072      	str	r2, [r6, #4]
 800b9de:	dc07      	bgt.n	800b9f0 <_scanf_i+0xb8>
 800b9e0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b9e4:	4631      	mov	r1, r6
 800b9e6:	4650      	mov	r0, sl
 800b9e8:	4790      	blx	r2
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	f040 8085 	bne.w	800bafa <_scanf_i+0x1c2>
 800b9f0:	f10b 0b01 	add.w	fp, fp, #1
 800b9f4:	f1bb 0f03 	cmp.w	fp, #3
 800b9f8:	d1cb      	bne.n	800b992 <_scanf_i+0x5a>
 800b9fa:	6863      	ldr	r3, [r4, #4]
 800b9fc:	b90b      	cbnz	r3, 800ba02 <_scanf_i+0xca>
 800b9fe:	230a      	movs	r3, #10
 800ba00:	6063      	str	r3, [r4, #4]
 800ba02:	6863      	ldr	r3, [r4, #4]
 800ba04:	4947      	ldr	r1, [pc, #284]	; (800bb24 <_scanf_i+0x1ec>)
 800ba06:	6960      	ldr	r0, [r4, #20]
 800ba08:	1ac9      	subs	r1, r1, r3
 800ba0a:	f000 f8b9 	bl	800bb80 <__sccl>
 800ba0e:	f04f 0b00 	mov.w	fp, #0
 800ba12:	68a3      	ldr	r3, [r4, #8]
 800ba14:	6822      	ldr	r2, [r4, #0]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d03d      	beq.n	800ba96 <_scanf_i+0x15e>
 800ba1a:	6831      	ldr	r1, [r6, #0]
 800ba1c:	6960      	ldr	r0, [r4, #20]
 800ba1e:	f891 c000 	ldrb.w	ip, [r1]
 800ba22:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ba26:	2800      	cmp	r0, #0
 800ba28:	d035      	beq.n	800ba96 <_scanf_i+0x15e>
 800ba2a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800ba2e:	d124      	bne.n	800ba7a <_scanf_i+0x142>
 800ba30:	0510      	lsls	r0, r2, #20
 800ba32:	d522      	bpl.n	800ba7a <_scanf_i+0x142>
 800ba34:	f10b 0b01 	add.w	fp, fp, #1
 800ba38:	f1b9 0f00 	cmp.w	r9, #0
 800ba3c:	d003      	beq.n	800ba46 <_scanf_i+0x10e>
 800ba3e:	3301      	adds	r3, #1
 800ba40:	f109 39ff 	add.w	r9, r9, #4294967295
 800ba44:	60a3      	str	r3, [r4, #8]
 800ba46:	6873      	ldr	r3, [r6, #4]
 800ba48:	3b01      	subs	r3, #1
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	6073      	str	r3, [r6, #4]
 800ba4e:	dd1b      	ble.n	800ba88 <_scanf_i+0x150>
 800ba50:	6833      	ldr	r3, [r6, #0]
 800ba52:	3301      	adds	r3, #1
 800ba54:	6033      	str	r3, [r6, #0]
 800ba56:	68a3      	ldr	r3, [r4, #8]
 800ba58:	3b01      	subs	r3, #1
 800ba5a:	60a3      	str	r3, [r4, #8]
 800ba5c:	e7d9      	b.n	800ba12 <_scanf_i+0xda>
 800ba5e:	f1bb 0f02 	cmp.w	fp, #2
 800ba62:	d1ae      	bne.n	800b9c2 <_scanf_i+0x8a>
 800ba64:	6822      	ldr	r2, [r4, #0]
 800ba66:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ba6a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ba6e:	d1bf      	bne.n	800b9f0 <_scanf_i+0xb8>
 800ba70:	2310      	movs	r3, #16
 800ba72:	6063      	str	r3, [r4, #4]
 800ba74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba78:	e7a2      	b.n	800b9c0 <_scanf_i+0x88>
 800ba7a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ba7e:	6022      	str	r2, [r4, #0]
 800ba80:	780b      	ldrb	r3, [r1, #0]
 800ba82:	f805 3b01 	strb.w	r3, [r5], #1
 800ba86:	e7de      	b.n	800ba46 <_scanf_i+0x10e>
 800ba88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ba8c:	4631      	mov	r1, r6
 800ba8e:	4650      	mov	r0, sl
 800ba90:	4798      	blx	r3
 800ba92:	2800      	cmp	r0, #0
 800ba94:	d0df      	beq.n	800ba56 <_scanf_i+0x11e>
 800ba96:	6823      	ldr	r3, [r4, #0]
 800ba98:	05db      	lsls	r3, r3, #23
 800ba9a:	d50d      	bpl.n	800bab8 <_scanf_i+0x180>
 800ba9c:	42bd      	cmp	r5, r7
 800ba9e:	d909      	bls.n	800bab4 <_scanf_i+0x17c>
 800baa0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800baa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800baa8:	4632      	mov	r2, r6
 800baaa:	4650      	mov	r0, sl
 800baac:	4798      	blx	r3
 800baae:	f105 39ff 	add.w	r9, r5, #4294967295
 800bab2:	464d      	mov	r5, r9
 800bab4:	42bd      	cmp	r5, r7
 800bab6:	d02d      	beq.n	800bb14 <_scanf_i+0x1dc>
 800bab8:	6822      	ldr	r2, [r4, #0]
 800baba:	f012 0210 	ands.w	r2, r2, #16
 800babe:	d113      	bne.n	800bae8 <_scanf_i+0x1b0>
 800bac0:	702a      	strb	r2, [r5, #0]
 800bac2:	6863      	ldr	r3, [r4, #4]
 800bac4:	9e01      	ldr	r6, [sp, #4]
 800bac6:	4639      	mov	r1, r7
 800bac8:	4650      	mov	r0, sl
 800baca:	47b0      	blx	r6
 800bacc:	6821      	ldr	r1, [r4, #0]
 800bace:	f8d8 3000 	ldr.w	r3, [r8]
 800bad2:	f011 0f20 	tst.w	r1, #32
 800bad6:	d013      	beq.n	800bb00 <_scanf_i+0x1c8>
 800bad8:	1d1a      	adds	r2, r3, #4
 800bada:	f8c8 2000 	str.w	r2, [r8]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	6018      	str	r0, [r3, #0]
 800bae2:	68e3      	ldr	r3, [r4, #12]
 800bae4:	3301      	adds	r3, #1
 800bae6:	60e3      	str	r3, [r4, #12]
 800bae8:	1bed      	subs	r5, r5, r7
 800baea:	44ab      	add	fp, r5
 800baec:	6925      	ldr	r5, [r4, #16]
 800baee:	445d      	add	r5, fp
 800baf0:	6125      	str	r5, [r4, #16]
 800baf2:	2000      	movs	r0, #0
 800baf4:	b007      	add	sp, #28
 800baf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bafa:	f04f 0b00 	mov.w	fp, #0
 800bafe:	e7ca      	b.n	800ba96 <_scanf_i+0x15e>
 800bb00:	1d1a      	adds	r2, r3, #4
 800bb02:	f8c8 2000 	str.w	r2, [r8]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f011 0f01 	tst.w	r1, #1
 800bb0c:	bf14      	ite	ne
 800bb0e:	8018      	strhne	r0, [r3, #0]
 800bb10:	6018      	streq	r0, [r3, #0]
 800bb12:	e7e6      	b.n	800bae2 <_scanf_i+0x1aa>
 800bb14:	2001      	movs	r0, #1
 800bb16:	e7ed      	b.n	800baf4 <_scanf_i+0x1bc>
 800bb18:	0800c838 	.word	0x0800c838
 800bb1c:	0800bcfd 	.word	0x0800bcfd
 800bb20:	0800921d 	.word	0x0800921d
 800bb24:	0800cc76 	.word	0x0800cc76

0800bb28 <_read_r>:
 800bb28:	b538      	push	{r3, r4, r5, lr}
 800bb2a:	4d07      	ldr	r5, [pc, #28]	; (800bb48 <_read_r+0x20>)
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	4608      	mov	r0, r1
 800bb30:	4611      	mov	r1, r2
 800bb32:	2200      	movs	r2, #0
 800bb34:	602a      	str	r2, [r5, #0]
 800bb36:	461a      	mov	r2, r3
 800bb38:	f7f6 fa78 	bl	800202c <_read>
 800bb3c:	1c43      	adds	r3, r0, #1
 800bb3e:	d102      	bne.n	800bb46 <_read_r+0x1e>
 800bb40:	682b      	ldr	r3, [r5, #0]
 800bb42:	b103      	cbz	r3, 800bb46 <_read_r+0x1e>
 800bb44:	6023      	str	r3, [r4, #0]
 800bb46:	bd38      	pop	{r3, r4, r5, pc}
 800bb48:	200005bc 	.word	0x200005bc
 800bb4c:	00000000 	.word	0x00000000

0800bb50 <nan>:
 800bb50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bb58 <nan+0x8>
 800bb54:	4770      	bx	lr
 800bb56:	bf00      	nop
 800bb58:	00000000 	.word	0x00000000
 800bb5c:	7ff80000 	.word	0x7ff80000

0800bb60 <_sbrk_r>:
 800bb60:	b538      	push	{r3, r4, r5, lr}
 800bb62:	4d06      	ldr	r5, [pc, #24]	; (800bb7c <_sbrk_r+0x1c>)
 800bb64:	2300      	movs	r3, #0
 800bb66:	4604      	mov	r4, r0
 800bb68:	4608      	mov	r0, r1
 800bb6a:	602b      	str	r3, [r5, #0]
 800bb6c:	f7f6 facc 	bl	8002108 <_sbrk>
 800bb70:	1c43      	adds	r3, r0, #1
 800bb72:	d102      	bne.n	800bb7a <_sbrk_r+0x1a>
 800bb74:	682b      	ldr	r3, [r5, #0]
 800bb76:	b103      	cbz	r3, 800bb7a <_sbrk_r+0x1a>
 800bb78:	6023      	str	r3, [r4, #0]
 800bb7a:	bd38      	pop	{r3, r4, r5, pc}
 800bb7c:	200005bc 	.word	0x200005bc

0800bb80 <__sccl>:
 800bb80:	b570      	push	{r4, r5, r6, lr}
 800bb82:	780b      	ldrb	r3, [r1, #0]
 800bb84:	4604      	mov	r4, r0
 800bb86:	2b5e      	cmp	r3, #94	; 0x5e
 800bb88:	bf0b      	itete	eq
 800bb8a:	784b      	ldrbeq	r3, [r1, #1]
 800bb8c:	1c48      	addne	r0, r1, #1
 800bb8e:	1c88      	addeq	r0, r1, #2
 800bb90:	2200      	movne	r2, #0
 800bb92:	bf08      	it	eq
 800bb94:	2201      	moveq	r2, #1
 800bb96:	1e61      	subs	r1, r4, #1
 800bb98:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800bb9c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800bba0:	42a9      	cmp	r1, r5
 800bba2:	d1fb      	bne.n	800bb9c <__sccl+0x1c>
 800bba4:	b90b      	cbnz	r3, 800bbaa <__sccl+0x2a>
 800bba6:	3801      	subs	r0, #1
 800bba8:	bd70      	pop	{r4, r5, r6, pc}
 800bbaa:	f082 0201 	eor.w	r2, r2, #1
 800bbae:	54e2      	strb	r2, [r4, r3]
 800bbb0:	4605      	mov	r5, r0
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	f810 1b01 	ldrb.w	r1, [r0], #1
 800bbb8:	292d      	cmp	r1, #45	; 0x2d
 800bbba:	d006      	beq.n	800bbca <__sccl+0x4a>
 800bbbc:	295d      	cmp	r1, #93	; 0x5d
 800bbbe:	d0f3      	beq.n	800bba8 <__sccl+0x28>
 800bbc0:	b909      	cbnz	r1, 800bbc6 <__sccl+0x46>
 800bbc2:	4628      	mov	r0, r5
 800bbc4:	e7f0      	b.n	800bba8 <__sccl+0x28>
 800bbc6:	460b      	mov	r3, r1
 800bbc8:	e7f1      	b.n	800bbae <__sccl+0x2e>
 800bbca:	786e      	ldrb	r6, [r5, #1]
 800bbcc:	2e5d      	cmp	r6, #93	; 0x5d
 800bbce:	d0fa      	beq.n	800bbc6 <__sccl+0x46>
 800bbd0:	42b3      	cmp	r3, r6
 800bbd2:	dcf8      	bgt.n	800bbc6 <__sccl+0x46>
 800bbd4:	3502      	adds	r5, #2
 800bbd6:	4619      	mov	r1, r3
 800bbd8:	3101      	adds	r1, #1
 800bbda:	428e      	cmp	r6, r1
 800bbdc:	5462      	strb	r2, [r4, r1]
 800bbde:	dcfb      	bgt.n	800bbd8 <__sccl+0x58>
 800bbe0:	1af1      	subs	r1, r6, r3
 800bbe2:	3901      	subs	r1, #1
 800bbe4:	1c58      	adds	r0, r3, #1
 800bbe6:	42b3      	cmp	r3, r6
 800bbe8:	bfa8      	it	ge
 800bbea:	2100      	movge	r1, #0
 800bbec:	1843      	adds	r3, r0, r1
 800bbee:	e7e0      	b.n	800bbb2 <__sccl+0x32>

0800bbf0 <strncmp>:
 800bbf0:	b510      	push	{r4, lr}
 800bbf2:	b17a      	cbz	r2, 800bc14 <strncmp+0x24>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	3901      	subs	r1, #1
 800bbf8:	1884      	adds	r4, r0, r2
 800bbfa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bbfe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bc02:	4290      	cmp	r0, r2
 800bc04:	d101      	bne.n	800bc0a <strncmp+0x1a>
 800bc06:	42a3      	cmp	r3, r4
 800bc08:	d101      	bne.n	800bc0e <strncmp+0x1e>
 800bc0a:	1a80      	subs	r0, r0, r2
 800bc0c:	bd10      	pop	{r4, pc}
 800bc0e:	2800      	cmp	r0, #0
 800bc10:	d1f3      	bne.n	800bbfa <strncmp+0xa>
 800bc12:	e7fa      	b.n	800bc0a <strncmp+0x1a>
 800bc14:	4610      	mov	r0, r2
 800bc16:	e7f9      	b.n	800bc0c <strncmp+0x1c>

0800bc18 <_strtoul_l.constprop.0>:
 800bc18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc1c:	4f36      	ldr	r7, [pc, #216]	; (800bcf8 <_strtoul_l.constprop.0+0xe0>)
 800bc1e:	4686      	mov	lr, r0
 800bc20:	460d      	mov	r5, r1
 800bc22:	4628      	mov	r0, r5
 800bc24:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc28:	5de6      	ldrb	r6, [r4, r7]
 800bc2a:	f016 0608 	ands.w	r6, r6, #8
 800bc2e:	d1f8      	bne.n	800bc22 <_strtoul_l.constprop.0+0xa>
 800bc30:	2c2d      	cmp	r4, #45	; 0x2d
 800bc32:	d12f      	bne.n	800bc94 <_strtoul_l.constprop.0+0x7c>
 800bc34:	782c      	ldrb	r4, [r5, #0]
 800bc36:	2601      	movs	r6, #1
 800bc38:	1c85      	adds	r5, r0, #2
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d057      	beq.n	800bcee <_strtoul_l.constprop.0+0xd6>
 800bc3e:	2b10      	cmp	r3, #16
 800bc40:	d109      	bne.n	800bc56 <_strtoul_l.constprop.0+0x3e>
 800bc42:	2c30      	cmp	r4, #48	; 0x30
 800bc44:	d107      	bne.n	800bc56 <_strtoul_l.constprop.0+0x3e>
 800bc46:	7828      	ldrb	r0, [r5, #0]
 800bc48:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bc4c:	2858      	cmp	r0, #88	; 0x58
 800bc4e:	d149      	bne.n	800bce4 <_strtoul_l.constprop.0+0xcc>
 800bc50:	786c      	ldrb	r4, [r5, #1]
 800bc52:	2310      	movs	r3, #16
 800bc54:	3502      	adds	r5, #2
 800bc56:	f04f 38ff 	mov.w	r8, #4294967295
 800bc5a:	2700      	movs	r7, #0
 800bc5c:	fbb8 f8f3 	udiv	r8, r8, r3
 800bc60:	fb03 f908 	mul.w	r9, r3, r8
 800bc64:	ea6f 0909 	mvn.w	r9, r9
 800bc68:	4638      	mov	r0, r7
 800bc6a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800bc6e:	f1bc 0f09 	cmp.w	ip, #9
 800bc72:	d814      	bhi.n	800bc9e <_strtoul_l.constprop.0+0x86>
 800bc74:	4664      	mov	r4, ip
 800bc76:	42a3      	cmp	r3, r4
 800bc78:	dd22      	ble.n	800bcc0 <_strtoul_l.constprop.0+0xa8>
 800bc7a:	2f00      	cmp	r7, #0
 800bc7c:	db1d      	blt.n	800bcba <_strtoul_l.constprop.0+0xa2>
 800bc7e:	4580      	cmp	r8, r0
 800bc80:	d31b      	bcc.n	800bcba <_strtoul_l.constprop.0+0xa2>
 800bc82:	d101      	bne.n	800bc88 <_strtoul_l.constprop.0+0x70>
 800bc84:	45a1      	cmp	r9, r4
 800bc86:	db18      	blt.n	800bcba <_strtoul_l.constprop.0+0xa2>
 800bc88:	fb00 4003 	mla	r0, r0, r3, r4
 800bc8c:	2701      	movs	r7, #1
 800bc8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc92:	e7ea      	b.n	800bc6a <_strtoul_l.constprop.0+0x52>
 800bc94:	2c2b      	cmp	r4, #43	; 0x2b
 800bc96:	bf04      	itt	eq
 800bc98:	782c      	ldrbeq	r4, [r5, #0]
 800bc9a:	1c85      	addeq	r5, r0, #2
 800bc9c:	e7cd      	b.n	800bc3a <_strtoul_l.constprop.0+0x22>
 800bc9e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800bca2:	f1bc 0f19 	cmp.w	ip, #25
 800bca6:	d801      	bhi.n	800bcac <_strtoul_l.constprop.0+0x94>
 800bca8:	3c37      	subs	r4, #55	; 0x37
 800bcaa:	e7e4      	b.n	800bc76 <_strtoul_l.constprop.0+0x5e>
 800bcac:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800bcb0:	f1bc 0f19 	cmp.w	ip, #25
 800bcb4:	d804      	bhi.n	800bcc0 <_strtoul_l.constprop.0+0xa8>
 800bcb6:	3c57      	subs	r4, #87	; 0x57
 800bcb8:	e7dd      	b.n	800bc76 <_strtoul_l.constprop.0+0x5e>
 800bcba:	f04f 37ff 	mov.w	r7, #4294967295
 800bcbe:	e7e6      	b.n	800bc8e <_strtoul_l.constprop.0+0x76>
 800bcc0:	2f00      	cmp	r7, #0
 800bcc2:	da07      	bge.n	800bcd4 <_strtoul_l.constprop.0+0xbc>
 800bcc4:	2322      	movs	r3, #34	; 0x22
 800bcc6:	f8ce 3000 	str.w	r3, [lr]
 800bcca:	f04f 30ff 	mov.w	r0, #4294967295
 800bcce:	b932      	cbnz	r2, 800bcde <_strtoul_l.constprop.0+0xc6>
 800bcd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bcd4:	b106      	cbz	r6, 800bcd8 <_strtoul_l.constprop.0+0xc0>
 800bcd6:	4240      	negs	r0, r0
 800bcd8:	2a00      	cmp	r2, #0
 800bcda:	d0f9      	beq.n	800bcd0 <_strtoul_l.constprop.0+0xb8>
 800bcdc:	b107      	cbz	r7, 800bce0 <_strtoul_l.constprop.0+0xc8>
 800bcde:	1e69      	subs	r1, r5, #1
 800bce0:	6011      	str	r1, [r2, #0]
 800bce2:	e7f5      	b.n	800bcd0 <_strtoul_l.constprop.0+0xb8>
 800bce4:	2430      	movs	r4, #48	; 0x30
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d1b5      	bne.n	800bc56 <_strtoul_l.constprop.0+0x3e>
 800bcea:	2308      	movs	r3, #8
 800bcec:	e7b3      	b.n	800bc56 <_strtoul_l.constprop.0+0x3e>
 800bcee:	2c30      	cmp	r4, #48	; 0x30
 800bcf0:	d0a9      	beq.n	800bc46 <_strtoul_l.constprop.0+0x2e>
 800bcf2:	230a      	movs	r3, #10
 800bcf4:	e7af      	b.n	800bc56 <_strtoul_l.constprop.0+0x3e>
 800bcf6:	bf00      	nop
 800bcf8:	0800c8e9 	.word	0x0800c8e9

0800bcfc <_strtoul_r>:
 800bcfc:	f7ff bf8c 	b.w	800bc18 <_strtoul_l.constprop.0>

0800bd00 <__submore>:
 800bd00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd04:	460c      	mov	r4, r1
 800bd06:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bd08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd0c:	4299      	cmp	r1, r3
 800bd0e:	d11d      	bne.n	800bd4c <__submore+0x4c>
 800bd10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bd14:	f7ff fa14 	bl	800b140 <_malloc_r>
 800bd18:	b918      	cbnz	r0, 800bd22 <__submore+0x22>
 800bd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd26:	63a3      	str	r3, [r4, #56]	; 0x38
 800bd28:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800bd2c:	6360      	str	r0, [r4, #52]	; 0x34
 800bd2e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800bd32:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800bd36:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800bd3a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800bd3e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800bd42:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800bd46:	6020      	str	r0, [r4, #0]
 800bd48:	2000      	movs	r0, #0
 800bd4a:	e7e8      	b.n	800bd1e <__submore+0x1e>
 800bd4c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800bd4e:	0077      	lsls	r7, r6, #1
 800bd50:	463a      	mov	r2, r7
 800bd52:	f000 fa2d 	bl	800c1b0 <_realloc_r>
 800bd56:	4605      	mov	r5, r0
 800bd58:	2800      	cmp	r0, #0
 800bd5a:	d0de      	beq.n	800bd1a <__submore+0x1a>
 800bd5c:	eb00 0806 	add.w	r8, r0, r6
 800bd60:	4601      	mov	r1, r0
 800bd62:	4632      	mov	r2, r6
 800bd64:	4640      	mov	r0, r8
 800bd66:	f7fe fc99 	bl	800a69c <memcpy>
 800bd6a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800bd6e:	f8c4 8000 	str.w	r8, [r4]
 800bd72:	e7e9      	b.n	800bd48 <__submore+0x48>

0800bd74 <__ascii_wctomb>:
 800bd74:	b149      	cbz	r1, 800bd8a <__ascii_wctomb+0x16>
 800bd76:	2aff      	cmp	r2, #255	; 0xff
 800bd78:	bf85      	ittet	hi
 800bd7a:	238a      	movhi	r3, #138	; 0x8a
 800bd7c:	6003      	strhi	r3, [r0, #0]
 800bd7e:	700a      	strbls	r2, [r1, #0]
 800bd80:	f04f 30ff 	movhi.w	r0, #4294967295
 800bd84:	bf98      	it	ls
 800bd86:	2001      	movls	r0, #1
 800bd88:	4770      	bx	lr
 800bd8a:	4608      	mov	r0, r1
 800bd8c:	4770      	bx	lr
	...

0800bd90 <__assert_func>:
 800bd90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd92:	4614      	mov	r4, r2
 800bd94:	461a      	mov	r2, r3
 800bd96:	4b09      	ldr	r3, [pc, #36]	; (800bdbc <__assert_func+0x2c>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	4605      	mov	r5, r0
 800bd9c:	68d8      	ldr	r0, [r3, #12]
 800bd9e:	b14c      	cbz	r4, 800bdb4 <__assert_func+0x24>
 800bda0:	4b07      	ldr	r3, [pc, #28]	; (800bdc0 <__assert_func+0x30>)
 800bda2:	9100      	str	r1, [sp, #0]
 800bda4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bda8:	4906      	ldr	r1, [pc, #24]	; (800bdc4 <__assert_func+0x34>)
 800bdaa:	462b      	mov	r3, r5
 800bdac:	f000 f9a6 	bl	800c0fc <fiprintf>
 800bdb0:	f000 fc46 	bl	800c640 <abort>
 800bdb4:	4b04      	ldr	r3, [pc, #16]	; (800bdc8 <__assert_func+0x38>)
 800bdb6:	461c      	mov	r4, r3
 800bdb8:	e7f3      	b.n	800bda2 <__assert_func+0x12>
 800bdba:	bf00      	nop
 800bdbc:	20000010 	.word	0x20000010
 800bdc0:	0800cc78 	.word	0x0800cc78
 800bdc4:	0800cc85 	.word	0x0800cc85
 800bdc8:	0800ccb3 	.word	0x0800ccb3

0800bdcc <__sflush_r>:
 800bdcc:	898a      	ldrh	r2, [r1, #12]
 800bdce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdd2:	4605      	mov	r5, r0
 800bdd4:	0710      	lsls	r0, r2, #28
 800bdd6:	460c      	mov	r4, r1
 800bdd8:	d458      	bmi.n	800be8c <__sflush_r+0xc0>
 800bdda:	684b      	ldr	r3, [r1, #4]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	dc05      	bgt.n	800bdec <__sflush_r+0x20>
 800bde0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	dc02      	bgt.n	800bdec <__sflush_r+0x20>
 800bde6:	2000      	movs	r0, #0
 800bde8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bdee:	2e00      	cmp	r6, #0
 800bdf0:	d0f9      	beq.n	800bde6 <__sflush_r+0x1a>
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bdf8:	682f      	ldr	r7, [r5, #0]
 800bdfa:	602b      	str	r3, [r5, #0]
 800bdfc:	d032      	beq.n	800be64 <__sflush_r+0x98>
 800bdfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be00:	89a3      	ldrh	r3, [r4, #12]
 800be02:	075a      	lsls	r2, r3, #29
 800be04:	d505      	bpl.n	800be12 <__sflush_r+0x46>
 800be06:	6863      	ldr	r3, [r4, #4]
 800be08:	1ac0      	subs	r0, r0, r3
 800be0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be0c:	b10b      	cbz	r3, 800be12 <__sflush_r+0x46>
 800be0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be10:	1ac0      	subs	r0, r0, r3
 800be12:	2300      	movs	r3, #0
 800be14:	4602      	mov	r2, r0
 800be16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be18:	6a21      	ldr	r1, [r4, #32]
 800be1a:	4628      	mov	r0, r5
 800be1c:	47b0      	blx	r6
 800be1e:	1c43      	adds	r3, r0, #1
 800be20:	89a3      	ldrh	r3, [r4, #12]
 800be22:	d106      	bne.n	800be32 <__sflush_r+0x66>
 800be24:	6829      	ldr	r1, [r5, #0]
 800be26:	291d      	cmp	r1, #29
 800be28:	d82c      	bhi.n	800be84 <__sflush_r+0xb8>
 800be2a:	4a2a      	ldr	r2, [pc, #168]	; (800bed4 <__sflush_r+0x108>)
 800be2c:	40ca      	lsrs	r2, r1
 800be2e:	07d6      	lsls	r6, r2, #31
 800be30:	d528      	bpl.n	800be84 <__sflush_r+0xb8>
 800be32:	2200      	movs	r2, #0
 800be34:	6062      	str	r2, [r4, #4]
 800be36:	04d9      	lsls	r1, r3, #19
 800be38:	6922      	ldr	r2, [r4, #16]
 800be3a:	6022      	str	r2, [r4, #0]
 800be3c:	d504      	bpl.n	800be48 <__sflush_r+0x7c>
 800be3e:	1c42      	adds	r2, r0, #1
 800be40:	d101      	bne.n	800be46 <__sflush_r+0x7a>
 800be42:	682b      	ldr	r3, [r5, #0]
 800be44:	b903      	cbnz	r3, 800be48 <__sflush_r+0x7c>
 800be46:	6560      	str	r0, [r4, #84]	; 0x54
 800be48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be4a:	602f      	str	r7, [r5, #0]
 800be4c:	2900      	cmp	r1, #0
 800be4e:	d0ca      	beq.n	800bde6 <__sflush_r+0x1a>
 800be50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be54:	4299      	cmp	r1, r3
 800be56:	d002      	beq.n	800be5e <__sflush_r+0x92>
 800be58:	4628      	mov	r0, r5
 800be5a:	f7ff f905 	bl	800b068 <_free_r>
 800be5e:	2000      	movs	r0, #0
 800be60:	6360      	str	r0, [r4, #52]	; 0x34
 800be62:	e7c1      	b.n	800bde8 <__sflush_r+0x1c>
 800be64:	6a21      	ldr	r1, [r4, #32]
 800be66:	2301      	movs	r3, #1
 800be68:	4628      	mov	r0, r5
 800be6a:	47b0      	blx	r6
 800be6c:	1c41      	adds	r1, r0, #1
 800be6e:	d1c7      	bne.n	800be00 <__sflush_r+0x34>
 800be70:	682b      	ldr	r3, [r5, #0]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d0c4      	beq.n	800be00 <__sflush_r+0x34>
 800be76:	2b1d      	cmp	r3, #29
 800be78:	d001      	beq.n	800be7e <__sflush_r+0xb2>
 800be7a:	2b16      	cmp	r3, #22
 800be7c:	d101      	bne.n	800be82 <__sflush_r+0xb6>
 800be7e:	602f      	str	r7, [r5, #0]
 800be80:	e7b1      	b.n	800bde6 <__sflush_r+0x1a>
 800be82:	89a3      	ldrh	r3, [r4, #12]
 800be84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be88:	81a3      	strh	r3, [r4, #12]
 800be8a:	e7ad      	b.n	800bde8 <__sflush_r+0x1c>
 800be8c:	690f      	ldr	r7, [r1, #16]
 800be8e:	2f00      	cmp	r7, #0
 800be90:	d0a9      	beq.n	800bde6 <__sflush_r+0x1a>
 800be92:	0793      	lsls	r3, r2, #30
 800be94:	680e      	ldr	r6, [r1, #0]
 800be96:	bf08      	it	eq
 800be98:	694b      	ldreq	r3, [r1, #20]
 800be9a:	600f      	str	r7, [r1, #0]
 800be9c:	bf18      	it	ne
 800be9e:	2300      	movne	r3, #0
 800bea0:	eba6 0807 	sub.w	r8, r6, r7
 800bea4:	608b      	str	r3, [r1, #8]
 800bea6:	f1b8 0f00 	cmp.w	r8, #0
 800beaa:	dd9c      	ble.n	800bde6 <__sflush_r+0x1a>
 800beac:	6a21      	ldr	r1, [r4, #32]
 800beae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800beb0:	4643      	mov	r3, r8
 800beb2:	463a      	mov	r2, r7
 800beb4:	4628      	mov	r0, r5
 800beb6:	47b0      	blx	r6
 800beb8:	2800      	cmp	r0, #0
 800beba:	dc06      	bgt.n	800beca <__sflush_r+0xfe>
 800bebc:	89a3      	ldrh	r3, [r4, #12]
 800bebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bec2:	81a3      	strh	r3, [r4, #12]
 800bec4:	f04f 30ff 	mov.w	r0, #4294967295
 800bec8:	e78e      	b.n	800bde8 <__sflush_r+0x1c>
 800beca:	4407      	add	r7, r0
 800becc:	eba8 0800 	sub.w	r8, r8, r0
 800bed0:	e7e9      	b.n	800bea6 <__sflush_r+0xda>
 800bed2:	bf00      	nop
 800bed4:	20400001 	.word	0x20400001

0800bed8 <_fflush_r>:
 800bed8:	b538      	push	{r3, r4, r5, lr}
 800beda:	690b      	ldr	r3, [r1, #16]
 800bedc:	4605      	mov	r5, r0
 800bede:	460c      	mov	r4, r1
 800bee0:	b913      	cbnz	r3, 800bee8 <_fflush_r+0x10>
 800bee2:	2500      	movs	r5, #0
 800bee4:	4628      	mov	r0, r5
 800bee6:	bd38      	pop	{r3, r4, r5, pc}
 800bee8:	b118      	cbz	r0, 800bef2 <_fflush_r+0x1a>
 800beea:	6983      	ldr	r3, [r0, #24]
 800beec:	b90b      	cbnz	r3, 800bef2 <_fflush_r+0x1a>
 800beee:	f000 f887 	bl	800c000 <__sinit>
 800bef2:	4b14      	ldr	r3, [pc, #80]	; (800bf44 <_fflush_r+0x6c>)
 800bef4:	429c      	cmp	r4, r3
 800bef6:	d11b      	bne.n	800bf30 <_fflush_r+0x58>
 800bef8:	686c      	ldr	r4, [r5, #4]
 800befa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d0ef      	beq.n	800bee2 <_fflush_r+0xa>
 800bf02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf04:	07d0      	lsls	r0, r2, #31
 800bf06:	d404      	bmi.n	800bf12 <_fflush_r+0x3a>
 800bf08:	0599      	lsls	r1, r3, #22
 800bf0a:	d402      	bmi.n	800bf12 <_fflush_r+0x3a>
 800bf0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf0e:	f000 f927 	bl	800c160 <__retarget_lock_acquire_recursive>
 800bf12:	4628      	mov	r0, r5
 800bf14:	4621      	mov	r1, r4
 800bf16:	f7ff ff59 	bl	800bdcc <__sflush_r>
 800bf1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf1c:	07da      	lsls	r2, r3, #31
 800bf1e:	4605      	mov	r5, r0
 800bf20:	d4e0      	bmi.n	800bee4 <_fflush_r+0xc>
 800bf22:	89a3      	ldrh	r3, [r4, #12]
 800bf24:	059b      	lsls	r3, r3, #22
 800bf26:	d4dd      	bmi.n	800bee4 <_fflush_r+0xc>
 800bf28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf2a:	f000 f91a 	bl	800c162 <__retarget_lock_release_recursive>
 800bf2e:	e7d9      	b.n	800bee4 <_fflush_r+0xc>
 800bf30:	4b05      	ldr	r3, [pc, #20]	; (800bf48 <_fflush_r+0x70>)
 800bf32:	429c      	cmp	r4, r3
 800bf34:	d101      	bne.n	800bf3a <_fflush_r+0x62>
 800bf36:	68ac      	ldr	r4, [r5, #8]
 800bf38:	e7df      	b.n	800befa <_fflush_r+0x22>
 800bf3a:	4b04      	ldr	r3, [pc, #16]	; (800bf4c <_fflush_r+0x74>)
 800bf3c:	429c      	cmp	r4, r3
 800bf3e:	bf08      	it	eq
 800bf40:	68ec      	ldreq	r4, [r5, #12]
 800bf42:	e7da      	b.n	800befa <_fflush_r+0x22>
 800bf44:	0800ccd4 	.word	0x0800ccd4
 800bf48:	0800ccf4 	.word	0x0800ccf4
 800bf4c:	0800ccb4 	.word	0x0800ccb4

0800bf50 <std>:
 800bf50:	2300      	movs	r3, #0
 800bf52:	b510      	push	{r4, lr}
 800bf54:	4604      	mov	r4, r0
 800bf56:	e9c0 3300 	strd	r3, r3, [r0]
 800bf5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf5e:	6083      	str	r3, [r0, #8]
 800bf60:	8181      	strh	r1, [r0, #12]
 800bf62:	6643      	str	r3, [r0, #100]	; 0x64
 800bf64:	81c2      	strh	r2, [r0, #14]
 800bf66:	6183      	str	r3, [r0, #24]
 800bf68:	4619      	mov	r1, r3
 800bf6a:	2208      	movs	r2, #8
 800bf6c:	305c      	adds	r0, #92	; 0x5c
 800bf6e:	f7fb fb5b 	bl	8007628 <memset>
 800bf72:	4b05      	ldr	r3, [pc, #20]	; (800bf88 <std+0x38>)
 800bf74:	6263      	str	r3, [r4, #36]	; 0x24
 800bf76:	4b05      	ldr	r3, [pc, #20]	; (800bf8c <std+0x3c>)
 800bf78:	62a3      	str	r3, [r4, #40]	; 0x28
 800bf7a:	4b05      	ldr	r3, [pc, #20]	; (800bf90 <std+0x40>)
 800bf7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf7e:	4b05      	ldr	r3, [pc, #20]	; (800bf94 <std+0x44>)
 800bf80:	6224      	str	r4, [r4, #32]
 800bf82:	6323      	str	r3, [r4, #48]	; 0x30
 800bf84:	bd10      	pop	{r4, pc}
 800bf86:	bf00      	nop
 800bf88:	08008439 	.word	0x08008439
 800bf8c:	0800845f 	.word	0x0800845f
 800bf90:	08008497 	.word	0x08008497
 800bf94:	080084bb 	.word	0x080084bb

0800bf98 <_cleanup_r>:
 800bf98:	4901      	ldr	r1, [pc, #4]	; (800bfa0 <_cleanup_r+0x8>)
 800bf9a:	f000 b8c1 	b.w	800c120 <_fwalk_reent>
 800bf9e:	bf00      	nop
 800bfa0:	0800bed9 	.word	0x0800bed9

0800bfa4 <__sfmoreglue>:
 800bfa4:	b570      	push	{r4, r5, r6, lr}
 800bfa6:	2268      	movs	r2, #104	; 0x68
 800bfa8:	1e4d      	subs	r5, r1, #1
 800bfaa:	4355      	muls	r5, r2
 800bfac:	460e      	mov	r6, r1
 800bfae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bfb2:	f7ff f8c5 	bl	800b140 <_malloc_r>
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	b140      	cbz	r0, 800bfcc <__sfmoreglue+0x28>
 800bfba:	2100      	movs	r1, #0
 800bfbc:	e9c0 1600 	strd	r1, r6, [r0]
 800bfc0:	300c      	adds	r0, #12
 800bfc2:	60a0      	str	r0, [r4, #8]
 800bfc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bfc8:	f7fb fb2e 	bl	8007628 <memset>
 800bfcc:	4620      	mov	r0, r4
 800bfce:	bd70      	pop	{r4, r5, r6, pc}

0800bfd0 <__sfp_lock_acquire>:
 800bfd0:	4801      	ldr	r0, [pc, #4]	; (800bfd8 <__sfp_lock_acquire+0x8>)
 800bfd2:	f000 b8c5 	b.w	800c160 <__retarget_lock_acquire_recursive>
 800bfd6:	bf00      	nop
 800bfd8:	200005c1 	.word	0x200005c1

0800bfdc <__sfp_lock_release>:
 800bfdc:	4801      	ldr	r0, [pc, #4]	; (800bfe4 <__sfp_lock_release+0x8>)
 800bfde:	f000 b8c0 	b.w	800c162 <__retarget_lock_release_recursive>
 800bfe2:	bf00      	nop
 800bfe4:	200005c1 	.word	0x200005c1

0800bfe8 <__sinit_lock_acquire>:
 800bfe8:	4801      	ldr	r0, [pc, #4]	; (800bff0 <__sinit_lock_acquire+0x8>)
 800bfea:	f000 b8b9 	b.w	800c160 <__retarget_lock_acquire_recursive>
 800bfee:	bf00      	nop
 800bff0:	200005c2 	.word	0x200005c2

0800bff4 <__sinit_lock_release>:
 800bff4:	4801      	ldr	r0, [pc, #4]	; (800bffc <__sinit_lock_release+0x8>)
 800bff6:	f000 b8b4 	b.w	800c162 <__retarget_lock_release_recursive>
 800bffa:	bf00      	nop
 800bffc:	200005c2 	.word	0x200005c2

0800c000 <__sinit>:
 800c000:	b510      	push	{r4, lr}
 800c002:	4604      	mov	r4, r0
 800c004:	f7ff fff0 	bl	800bfe8 <__sinit_lock_acquire>
 800c008:	69a3      	ldr	r3, [r4, #24]
 800c00a:	b11b      	cbz	r3, 800c014 <__sinit+0x14>
 800c00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c010:	f7ff bff0 	b.w	800bff4 <__sinit_lock_release>
 800c014:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c018:	6523      	str	r3, [r4, #80]	; 0x50
 800c01a:	4b13      	ldr	r3, [pc, #76]	; (800c068 <__sinit+0x68>)
 800c01c:	4a13      	ldr	r2, [pc, #76]	; (800c06c <__sinit+0x6c>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	62a2      	str	r2, [r4, #40]	; 0x28
 800c022:	42a3      	cmp	r3, r4
 800c024:	bf04      	itt	eq
 800c026:	2301      	moveq	r3, #1
 800c028:	61a3      	streq	r3, [r4, #24]
 800c02a:	4620      	mov	r0, r4
 800c02c:	f000 f820 	bl	800c070 <__sfp>
 800c030:	6060      	str	r0, [r4, #4]
 800c032:	4620      	mov	r0, r4
 800c034:	f000 f81c 	bl	800c070 <__sfp>
 800c038:	60a0      	str	r0, [r4, #8]
 800c03a:	4620      	mov	r0, r4
 800c03c:	f000 f818 	bl	800c070 <__sfp>
 800c040:	2200      	movs	r2, #0
 800c042:	60e0      	str	r0, [r4, #12]
 800c044:	2104      	movs	r1, #4
 800c046:	6860      	ldr	r0, [r4, #4]
 800c048:	f7ff ff82 	bl	800bf50 <std>
 800c04c:	68a0      	ldr	r0, [r4, #8]
 800c04e:	2201      	movs	r2, #1
 800c050:	2109      	movs	r1, #9
 800c052:	f7ff ff7d 	bl	800bf50 <std>
 800c056:	68e0      	ldr	r0, [r4, #12]
 800c058:	2202      	movs	r2, #2
 800c05a:	2112      	movs	r1, #18
 800c05c:	f7ff ff78 	bl	800bf50 <std>
 800c060:	2301      	movs	r3, #1
 800c062:	61a3      	str	r3, [r4, #24]
 800c064:	e7d2      	b.n	800c00c <__sinit+0xc>
 800c066:	bf00      	nop
 800c068:	0800c85c 	.word	0x0800c85c
 800c06c:	0800bf99 	.word	0x0800bf99

0800c070 <__sfp>:
 800c070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c072:	4607      	mov	r7, r0
 800c074:	f7ff ffac 	bl	800bfd0 <__sfp_lock_acquire>
 800c078:	4b1e      	ldr	r3, [pc, #120]	; (800c0f4 <__sfp+0x84>)
 800c07a:	681e      	ldr	r6, [r3, #0]
 800c07c:	69b3      	ldr	r3, [r6, #24]
 800c07e:	b913      	cbnz	r3, 800c086 <__sfp+0x16>
 800c080:	4630      	mov	r0, r6
 800c082:	f7ff ffbd 	bl	800c000 <__sinit>
 800c086:	3648      	adds	r6, #72	; 0x48
 800c088:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c08c:	3b01      	subs	r3, #1
 800c08e:	d503      	bpl.n	800c098 <__sfp+0x28>
 800c090:	6833      	ldr	r3, [r6, #0]
 800c092:	b30b      	cbz	r3, 800c0d8 <__sfp+0x68>
 800c094:	6836      	ldr	r6, [r6, #0]
 800c096:	e7f7      	b.n	800c088 <__sfp+0x18>
 800c098:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c09c:	b9d5      	cbnz	r5, 800c0d4 <__sfp+0x64>
 800c09e:	4b16      	ldr	r3, [pc, #88]	; (800c0f8 <__sfp+0x88>)
 800c0a0:	60e3      	str	r3, [r4, #12]
 800c0a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c0a6:	6665      	str	r5, [r4, #100]	; 0x64
 800c0a8:	f000 f859 	bl	800c15e <__retarget_lock_init_recursive>
 800c0ac:	f7ff ff96 	bl	800bfdc <__sfp_lock_release>
 800c0b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c0b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c0b8:	6025      	str	r5, [r4, #0]
 800c0ba:	61a5      	str	r5, [r4, #24]
 800c0bc:	2208      	movs	r2, #8
 800c0be:	4629      	mov	r1, r5
 800c0c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c0c4:	f7fb fab0 	bl	8007628 <memset>
 800c0c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c0cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c0d0:	4620      	mov	r0, r4
 800c0d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0d4:	3468      	adds	r4, #104	; 0x68
 800c0d6:	e7d9      	b.n	800c08c <__sfp+0x1c>
 800c0d8:	2104      	movs	r1, #4
 800c0da:	4638      	mov	r0, r7
 800c0dc:	f7ff ff62 	bl	800bfa4 <__sfmoreglue>
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	6030      	str	r0, [r6, #0]
 800c0e4:	2800      	cmp	r0, #0
 800c0e6:	d1d5      	bne.n	800c094 <__sfp+0x24>
 800c0e8:	f7ff ff78 	bl	800bfdc <__sfp_lock_release>
 800c0ec:	230c      	movs	r3, #12
 800c0ee:	603b      	str	r3, [r7, #0]
 800c0f0:	e7ee      	b.n	800c0d0 <__sfp+0x60>
 800c0f2:	bf00      	nop
 800c0f4:	0800c85c 	.word	0x0800c85c
 800c0f8:	ffff0001 	.word	0xffff0001

0800c0fc <fiprintf>:
 800c0fc:	b40e      	push	{r1, r2, r3}
 800c0fe:	b503      	push	{r0, r1, lr}
 800c100:	4601      	mov	r1, r0
 800c102:	ab03      	add	r3, sp, #12
 800c104:	4805      	ldr	r0, [pc, #20]	; (800c11c <fiprintf+0x20>)
 800c106:	f853 2b04 	ldr.w	r2, [r3], #4
 800c10a:	6800      	ldr	r0, [r0, #0]
 800c10c:	9301      	str	r3, [sp, #4]
 800c10e:	f000 f8a7 	bl	800c260 <_vfiprintf_r>
 800c112:	b002      	add	sp, #8
 800c114:	f85d eb04 	ldr.w	lr, [sp], #4
 800c118:	b003      	add	sp, #12
 800c11a:	4770      	bx	lr
 800c11c:	20000010 	.word	0x20000010

0800c120 <_fwalk_reent>:
 800c120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c124:	4606      	mov	r6, r0
 800c126:	4688      	mov	r8, r1
 800c128:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c12c:	2700      	movs	r7, #0
 800c12e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c132:	f1b9 0901 	subs.w	r9, r9, #1
 800c136:	d505      	bpl.n	800c144 <_fwalk_reent+0x24>
 800c138:	6824      	ldr	r4, [r4, #0]
 800c13a:	2c00      	cmp	r4, #0
 800c13c:	d1f7      	bne.n	800c12e <_fwalk_reent+0xe>
 800c13e:	4638      	mov	r0, r7
 800c140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c144:	89ab      	ldrh	r3, [r5, #12]
 800c146:	2b01      	cmp	r3, #1
 800c148:	d907      	bls.n	800c15a <_fwalk_reent+0x3a>
 800c14a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c14e:	3301      	adds	r3, #1
 800c150:	d003      	beq.n	800c15a <_fwalk_reent+0x3a>
 800c152:	4629      	mov	r1, r5
 800c154:	4630      	mov	r0, r6
 800c156:	47c0      	blx	r8
 800c158:	4307      	orrs	r7, r0
 800c15a:	3568      	adds	r5, #104	; 0x68
 800c15c:	e7e9      	b.n	800c132 <_fwalk_reent+0x12>

0800c15e <__retarget_lock_init_recursive>:
 800c15e:	4770      	bx	lr

0800c160 <__retarget_lock_acquire_recursive>:
 800c160:	4770      	bx	lr

0800c162 <__retarget_lock_release_recursive>:
 800c162:	4770      	bx	lr

0800c164 <memmove>:
 800c164:	4288      	cmp	r0, r1
 800c166:	b510      	push	{r4, lr}
 800c168:	eb01 0402 	add.w	r4, r1, r2
 800c16c:	d902      	bls.n	800c174 <memmove+0x10>
 800c16e:	4284      	cmp	r4, r0
 800c170:	4623      	mov	r3, r4
 800c172:	d807      	bhi.n	800c184 <memmove+0x20>
 800c174:	1e43      	subs	r3, r0, #1
 800c176:	42a1      	cmp	r1, r4
 800c178:	d008      	beq.n	800c18c <memmove+0x28>
 800c17a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c17e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c182:	e7f8      	b.n	800c176 <memmove+0x12>
 800c184:	4402      	add	r2, r0
 800c186:	4601      	mov	r1, r0
 800c188:	428a      	cmp	r2, r1
 800c18a:	d100      	bne.n	800c18e <memmove+0x2a>
 800c18c:	bd10      	pop	{r4, pc}
 800c18e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c192:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c196:	e7f7      	b.n	800c188 <memmove+0x24>

0800c198 <__malloc_lock>:
 800c198:	4801      	ldr	r0, [pc, #4]	; (800c1a0 <__malloc_lock+0x8>)
 800c19a:	f7ff bfe1 	b.w	800c160 <__retarget_lock_acquire_recursive>
 800c19e:	bf00      	nop
 800c1a0:	200005c0 	.word	0x200005c0

0800c1a4 <__malloc_unlock>:
 800c1a4:	4801      	ldr	r0, [pc, #4]	; (800c1ac <__malloc_unlock+0x8>)
 800c1a6:	f7ff bfdc 	b.w	800c162 <__retarget_lock_release_recursive>
 800c1aa:	bf00      	nop
 800c1ac:	200005c0 	.word	0x200005c0

0800c1b0 <_realloc_r>:
 800c1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1b4:	4680      	mov	r8, r0
 800c1b6:	4614      	mov	r4, r2
 800c1b8:	460e      	mov	r6, r1
 800c1ba:	b921      	cbnz	r1, 800c1c6 <_realloc_r+0x16>
 800c1bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1c0:	4611      	mov	r1, r2
 800c1c2:	f7fe bfbd 	b.w	800b140 <_malloc_r>
 800c1c6:	b92a      	cbnz	r2, 800c1d4 <_realloc_r+0x24>
 800c1c8:	f7fe ff4e 	bl	800b068 <_free_r>
 800c1cc:	4625      	mov	r5, r4
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1d4:	f000 faa0 	bl	800c718 <_malloc_usable_size_r>
 800c1d8:	4284      	cmp	r4, r0
 800c1da:	4607      	mov	r7, r0
 800c1dc:	d802      	bhi.n	800c1e4 <_realloc_r+0x34>
 800c1de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c1e2:	d812      	bhi.n	800c20a <_realloc_r+0x5a>
 800c1e4:	4621      	mov	r1, r4
 800c1e6:	4640      	mov	r0, r8
 800c1e8:	f7fe ffaa 	bl	800b140 <_malloc_r>
 800c1ec:	4605      	mov	r5, r0
 800c1ee:	2800      	cmp	r0, #0
 800c1f0:	d0ed      	beq.n	800c1ce <_realloc_r+0x1e>
 800c1f2:	42bc      	cmp	r4, r7
 800c1f4:	4622      	mov	r2, r4
 800c1f6:	4631      	mov	r1, r6
 800c1f8:	bf28      	it	cs
 800c1fa:	463a      	movcs	r2, r7
 800c1fc:	f7fe fa4e 	bl	800a69c <memcpy>
 800c200:	4631      	mov	r1, r6
 800c202:	4640      	mov	r0, r8
 800c204:	f7fe ff30 	bl	800b068 <_free_r>
 800c208:	e7e1      	b.n	800c1ce <_realloc_r+0x1e>
 800c20a:	4635      	mov	r5, r6
 800c20c:	e7df      	b.n	800c1ce <_realloc_r+0x1e>

0800c20e <__sfputc_r>:
 800c20e:	6893      	ldr	r3, [r2, #8]
 800c210:	3b01      	subs	r3, #1
 800c212:	2b00      	cmp	r3, #0
 800c214:	b410      	push	{r4}
 800c216:	6093      	str	r3, [r2, #8]
 800c218:	da08      	bge.n	800c22c <__sfputc_r+0x1e>
 800c21a:	6994      	ldr	r4, [r2, #24]
 800c21c:	42a3      	cmp	r3, r4
 800c21e:	db01      	blt.n	800c224 <__sfputc_r+0x16>
 800c220:	290a      	cmp	r1, #10
 800c222:	d103      	bne.n	800c22c <__sfputc_r+0x1e>
 800c224:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c228:	f000 b94a 	b.w	800c4c0 <__swbuf_r>
 800c22c:	6813      	ldr	r3, [r2, #0]
 800c22e:	1c58      	adds	r0, r3, #1
 800c230:	6010      	str	r0, [r2, #0]
 800c232:	7019      	strb	r1, [r3, #0]
 800c234:	4608      	mov	r0, r1
 800c236:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c23a:	4770      	bx	lr

0800c23c <__sfputs_r>:
 800c23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c23e:	4606      	mov	r6, r0
 800c240:	460f      	mov	r7, r1
 800c242:	4614      	mov	r4, r2
 800c244:	18d5      	adds	r5, r2, r3
 800c246:	42ac      	cmp	r4, r5
 800c248:	d101      	bne.n	800c24e <__sfputs_r+0x12>
 800c24a:	2000      	movs	r0, #0
 800c24c:	e007      	b.n	800c25e <__sfputs_r+0x22>
 800c24e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c252:	463a      	mov	r2, r7
 800c254:	4630      	mov	r0, r6
 800c256:	f7ff ffda 	bl	800c20e <__sfputc_r>
 800c25a:	1c43      	adds	r3, r0, #1
 800c25c:	d1f3      	bne.n	800c246 <__sfputs_r+0xa>
 800c25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c260 <_vfiprintf_r>:
 800c260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c264:	460d      	mov	r5, r1
 800c266:	b09d      	sub	sp, #116	; 0x74
 800c268:	4614      	mov	r4, r2
 800c26a:	4698      	mov	r8, r3
 800c26c:	4606      	mov	r6, r0
 800c26e:	b118      	cbz	r0, 800c278 <_vfiprintf_r+0x18>
 800c270:	6983      	ldr	r3, [r0, #24]
 800c272:	b90b      	cbnz	r3, 800c278 <_vfiprintf_r+0x18>
 800c274:	f7ff fec4 	bl	800c000 <__sinit>
 800c278:	4b89      	ldr	r3, [pc, #548]	; (800c4a0 <_vfiprintf_r+0x240>)
 800c27a:	429d      	cmp	r5, r3
 800c27c:	d11b      	bne.n	800c2b6 <_vfiprintf_r+0x56>
 800c27e:	6875      	ldr	r5, [r6, #4]
 800c280:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c282:	07d9      	lsls	r1, r3, #31
 800c284:	d405      	bmi.n	800c292 <_vfiprintf_r+0x32>
 800c286:	89ab      	ldrh	r3, [r5, #12]
 800c288:	059a      	lsls	r2, r3, #22
 800c28a:	d402      	bmi.n	800c292 <_vfiprintf_r+0x32>
 800c28c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c28e:	f7ff ff67 	bl	800c160 <__retarget_lock_acquire_recursive>
 800c292:	89ab      	ldrh	r3, [r5, #12]
 800c294:	071b      	lsls	r3, r3, #28
 800c296:	d501      	bpl.n	800c29c <_vfiprintf_r+0x3c>
 800c298:	692b      	ldr	r3, [r5, #16]
 800c29a:	b9eb      	cbnz	r3, 800c2d8 <_vfiprintf_r+0x78>
 800c29c:	4629      	mov	r1, r5
 800c29e:	4630      	mov	r0, r6
 800c2a0:	f000 f960 	bl	800c564 <__swsetup_r>
 800c2a4:	b1c0      	cbz	r0, 800c2d8 <_vfiprintf_r+0x78>
 800c2a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2a8:	07dc      	lsls	r4, r3, #31
 800c2aa:	d50e      	bpl.n	800c2ca <_vfiprintf_r+0x6a>
 800c2ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c2b0:	b01d      	add	sp, #116	; 0x74
 800c2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2b6:	4b7b      	ldr	r3, [pc, #492]	; (800c4a4 <_vfiprintf_r+0x244>)
 800c2b8:	429d      	cmp	r5, r3
 800c2ba:	d101      	bne.n	800c2c0 <_vfiprintf_r+0x60>
 800c2bc:	68b5      	ldr	r5, [r6, #8]
 800c2be:	e7df      	b.n	800c280 <_vfiprintf_r+0x20>
 800c2c0:	4b79      	ldr	r3, [pc, #484]	; (800c4a8 <_vfiprintf_r+0x248>)
 800c2c2:	429d      	cmp	r5, r3
 800c2c4:	bf08      	it	eq
 800c2c6:	68f5      	ldreq	r5, [r6, #12]
 800c2c8:	e7da      	b.n	800c280 <_vfiprintf_r+0x20>
 800c2ca:	89ab      	ldrh	r3, [r5, #12]
 800c2cc:	0598      	lsls	r0, r3, #22
 800c2ce:	d4ed      	bmi.n	800c2ac <_vfiprintf_r+0x4c>
 800c2d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2d2:	f7ff ff46 	bl	800c162 <__retarget_lock_release_recursive>
 800c2d6:	e7e9      	b.n	800c2ac <_vfiprintf_r+0x4c>
 800c2d8:	2300      	movs	r3, #0
 800c2da:	9309      	str	r3, [sp, #36]	; 0x24
 800c2dc:	2320      	movs	r3, #32
 800c2de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c2e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2e6:	2330      	movs	r3, #48	; 0x30
 800c2e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c4ac <_vfiprintf_r+0x24c>
 800c2ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c2f0:	f04f 0901 	mov.w	r9, #1
 800c2f4:	4623      	mov	r3, r4
 800c2f6:	469a      	mov	sl, r3
 800c2f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2fc:	b10a      	cbz	r2, 800c302 <_vfiprintf_r+0xa2>
 800c2fe:	2a25      	cmp	r2, #37	; 0x25
 800c300:	d1f9      	bne.n	800c2f6 <_vfiprintf_r+0x96>
 800c302:	ebba 0b04 	subs.w	fp, sl, r4
 800c306:	d00b      	beq.n	800c320 <_vfiprintf_r+0xc0>
 800c308:	465b      	mov	r3, fp
 800c30a:	4622      	mov	r2, r4
 800c30c:	4629      	mov	r1, r5
 800c30e:	4630      	mov	r0, r6
 800c310:	f7ff ff94 	bl	800c23c <__sfputs_r>
 800c314:	3001      	adds	r0, #1
 800c316:	f000 80aa 	beq.w	800c46e <_vfiprintf_r+0x20e>
 800c31a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c31c:	445a      	add	r2, fp
 800c31e:	9209      	str	r2, [sp, #36]	; 0x24
 800c320:	f89a 3000 	ldrb.w	r3, [sl]
 800c324:	2b00      	cmp	r3, #0
 800c326:	f000 80a2 	beq.w	800c46e <_vfiprintf_r+0x20e>
 800c32a:	2300      	movs	r3, #0
 800c32c:	f04f 32ff 	mov.w	r2, #4294967295
 800c330:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c334:	f10a 0a01 	add.w	sl, sl, #1
 800c338:	9304      	str	r3, [sp, #16]
 800c33a:	9307      	str	r3, [sp, #28]
 800c33c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c340:	931a      	str	r3, [sp, #104]	; 0x68
 800c342:	4654      	mov	r4, sl
 800c344:	2205      	movs	r2, #5
 800c346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c34a:	4858      	ldr	r0, [pc, #352]	; (800c4ac <_vfiprintf_r+0x24c>)
 800c34c:	f7f3 ff68 	bl	8000220 <memchr>
 800c350:	9a04      	ldr	r2, [sp, #16]
 800c352:	b9d8      	cbnz	r0, 800c38c <_vfiprintf_r+0x12c>
 800c354:	06d1      	lsls	r1, r2, #27
 800c356:	bf44      	itt	mi
 800c358:	2320      	movmi	r3, #32
 800c35a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c35e:	0713      	lsls	r3, r2, #28
 800c360:	bf44      	itt	mi
 800c362:	232b      	movmi	r3, #43	; 0x2b
 800c364:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c368:	f89a 3000 	ldrb.w	r3, [sl]
 800c36c:	2b2a      	cmp	r3, #42	; 0x2a
 800c36e:	d015      	beq.n	800c39c <_vfiprintf_r+0x13c>
 800c370:	9a07      	ldr	r2, [sp, #28]
 800c372:	4654      	mov	r4, sl
 800c374:	2000      	movs	r0, #0
 800c376:	f04f 0c0a 	mov.w	ip, #10
 800c37a:	4621      	mov	r1, r4
 800c37c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c380:	3b30      	subs	r3, #48	; 0x30
 800c382:	2b09      	cmp	r3, #9
 800c384:	d94e      	bls.n	800c424 <_vfiprintf_r+0x1c4>
 800c386:	b1b0      	cbz	r0, 800c3b6 <_vfiprintf_r+0x156>
 800c388:	9207      	str	r2, [sp, #28]
 800c38a:	e014      	b.n	800c3b6 <_vfiprintf_r+0x156>
 800c38c:	eba0 0308 	sub.w	r3, r0, r8
 800c390:	fa09 f303 	lsl.w	r3, r9, r3
 800c394:	4313      	orrs	r3, r2
 800c396:	9304      	str	r3, [sp, #16]
 800c398:	46a2      	mov	sl, r4
 800c39a:	e7d2      	b.n	800c342 <_vfiprintf_r+0xe2>
 800c39c:	9b03      	ldr	r3, [sp, #12]
 800c39e:	1d19      	adds	r1, r3, #4
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	9103      	str	r1, [sp, #12]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	bfbb      	ittet	lt
 800c3a8:	425b      	neglt	r3, r3
 800c3aa:	f042 0202 	orrlt.w	r2, r2, #2
 800c3ae:	9307      	strge	r3, [sp, #28]
 800c3b0:	9307      	strlt	r3, [sp, #28]
 800c3b2:	bfb8      	it	lt
 800c3b4:	9204      	strlt	r2, [sp, #16]
 800c3b6:	7823      	ldrb	r3, [r4, #0]
 800c3b8:	2b2e      	cmp	r3, #46	; 0x2e
 800c3ba:	d10c      	bne.n	800c3d6 <_vfiprintf_r+0x176>
 800c3bc:	7863      	ldrb	r3, [r4, #1]
 800c3be:	2b2a      	cmp	r3, #42	; 0x2a
 800c3c0:	d135      	bne.n	800c42e <_vfiprintf_r+0x1ce>
 800c3c2:	9b03      	ldr	r3, [sp, #12]
 800c3c4:	1d1a      	adds	r2, r3, #4
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	9203      	str	r2, [sp, #12]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	bfb8      	it	lt
 800c3ce:	f04f 33ff 	movlt.w	r3, #4294967295
 800c3d2:	3402      	adds	r4, #2
 800c3d4:	9305      	str	r3, [sp, #20]
 800c3d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c4bc <_vfiprintf_r+0x25c>
 800c3da:	7821      	ldrb	r1, [r4, #0]
 800c3dc:	2203      	movs	r2, #3
 800c3de:	4650      	mov	r0, sl
 800c3e0:	f7f3 ff1e 	bl	8000220 <memchr>
 800c3e4:	b140      	cbz	r0, 800c3f8 <_vfiprintf_r+0x198>
 800c3e6:	2340      	movs	r3, #64	; 0x40
 800c3e8:	eba0 000a 	sub.w	r0, r0, sl
 800c3ec:	fa03 f000 	lsl.w	r0, r3, r0
 800c3f0:	9b04      	ldr	r3, [sp, #16]
 800c3f2:	4303      	orrs	r3, r0
 800c3f4:	3401      	adds	r4, #1
 800c3f6:	9304      	str	r3, [sp, #16]
 800c3f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3fc:	482c      	ldr	r0, [pc, #176]	; (800c4b0 <_vfiprintf_r+0x250>)
 800c3fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c402:	2206      	movs	r2, #6
 800c404:	f7f3 ff0c 	bl	8000220 <memchr>
 800c408:	2800      	cmp	r0, #0
 800c40a:	d03f      	beq.n	800c48c <_vfiprintf_r+0x22c>
 800c40c:	4b29      	ldr	r3, [pc, #164]	; (800c4b4 <_vfiprintf_r+0x254>)
 800c40e:	bb1b      	cbnz	r3, 800c458 <_vfiprintf_r+0x1f8>
 800c410:	9b03      	ldr	r3, [sp, #12]
 800c412:	3307      	adds	r3, #7
 800c414:	f023 0307 	bic.w	r3, r3, #7
 800c418:	3308      	adds	r3, #8
 800c41a:	9303      	str	r3, [sp, #12]
 800c41c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c41e:	443b      	add	r3, r7
 800c420:	9309      	str	r3, [sp, #36]	; 0x24
 800c422:	e767      	b.n	800c2f4 <_vfiprintf_r+0x94>
 800c424:	fb0c 3202 	mla	r2, ip, r2, r3
 800c428:	460c      	mov	r4, r1
 800c42a:	2001      	movs	r0, #1
 800c42c:	e7a5      	b.n	800c37a <_vfiprintf_r+0x11a>
 800c42e:	2300      	movs	r3, #0
 800c430:	3401      	adds	r4, #1
 800c432:	9305      	str	r3, [sp, #20]
 800c434:	4619      	mov	r1, r3
 800c436:	f04f 0c0a 	mov.w	ip, #10
 800c43a:	4620      	mov	r0, r4
 800c43c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c440:	3a30      	subs	r2, #48	; 0x30
 800c442:	2a09      	cmp	r2, #9
 800c444:	d903      	bls.n	800c44e <_vfiprintf_r+0x1ee>
 800c446:	2b00      	cmp	r3, #0
 800c448:	d0c5      	beq.n	800c3d6 <_vfiprintf_r+0x176>
 800c44a:	9105      	str	r1, [sp, #20]
 800c44c:	e7c3      	b.n	800c3d6 <_vfiprintf_r+0x176>
 800c44e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c452:	4604      	mov	r4, r0
 800c454:	2301      	movs	r3, #1
 800c456:	e7f0      	b.n	800c43a <_vfiprintf_r+0x1da>
 800c458:	ab03      	add	r3, sp, #12
 800c45a:	9300      	str	r3, [sp, #0]
 800c45c:	462a      	mov	r2, r5
 800c45e:	4b16      	ldr	r3, [pc, #88]	; (800c4b8 <_vfiprintf_r+0x258>)
 800c460:	a904      	add	r1, sp, #16
 800c462:	4630      	mov	r0, r6
 800c464:	f7fb f988 	bl	8007778 <_printf_float>
 800c468:	4607      	mov	r7, r0
 800c46a:	1c78      	adds	r0, r7, #1
 800c46c:	d1d6      	bne.n	800c41c <_vfiprintf_r+0x1bc>
 800c46e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c470:	07d9      	lsls	r1, r3, #31
 800c472:	d405      	bmi.n	800c480 <_vfiprintf_r+0x220>
 800c474:	89ab      	ldrh	r3, [r5, #12]
 800c476:	059a      	lsls	r2, r3, #22
 800c478:	d402      	bmi.n	800c480 <_vfiprintf_r+0x220>
 800c47a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c47c:	f7ff fe71 	bl	800c162 <__retarget_lock_release_recursive>
 800c480:	89ab      	ldrh	r3, [r5, #12]
 800c482:	065b      	lsls	r3, r3, #25
 800c484:	f53f af12 	bmi.w	800c2ac <_vfiprintf_r+0x4c>
 800c488:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c48a:	e711      	b.n	800c2b0 <_vfiprintf_r+0x50>
 800c48c:	ab03      	add	r3, sp, #12
 800c48e:	9300      	str	r3, [sp, #0]
 800c490:	462a      	mov	r2, r5
 800c492:	4b09      	ldr	r3, [pc, #36]	; (800c4b8 <_vfiprintf_r+0x258>)
 800c494:	a904      	add	r1, sp, #16
 800c496:	4630      	mov	r0, r6
 800c498:	f7fb fc12 	bl	8007cc0 <_printf_i>
 800c49c:	e7e4      	b.n	800c468 <_vfiprintf_r+0x208>
 800c49e:	bf00      	nop
 800c4a0:	0800ccd4 	.word	0x0800ccd4
 800c4a4:	0800ccf4 	.word	0x0800ccf4
 800c4a8:	0800ccb4 	.word	0x0800ccb4
 800c4ac:	0800cc4c 	.word	0x0800cc4c
 800c4b0:	0800cc56 	.word	0x0800cc56
 800c4b4:	08007779 	.word	0x08007779
 800c4b8:	0800c23d 	.word	0x0800c23d
 800c4bc:	0800cc52 	.word	0x0800cc52

0800c4c0 <__swbuf_r>:
 800c4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4c2:	460e      	mov	r6, r1
 800c4c4:	4614      	mov	r4, r2
 800c4c6:	4605      	mov	r5, r0
 800c4c8:	b118      	cbz	r0, 800c4d2 <__swbuf_r+0x12>
 800c4ca:	6983      	ldr	r3, [r0, #24]
 800c4cc:	b90b      	cbnz	r3, 800c4d2 <__swbuf_r+0x12>
 800c4ce:	f7ff fd97 	bl	800c000 <__sinit>
 800c4d2:	4b21      	ldr	r3, [pc, #132]	; (800c558 <__swbuf_r+0x98>)
 800c4d4:	429c      	cmp	r4, r3
 800c4d6:	d12b      	bne.n	800c530 <__swbuf_r+0x70>
 800c4d8:	686c      	ldr	r4, [r5, #4]
 800c4da:	69a3      	ldr	r3, [r4, #24]
 800c4dc:	60a3      	str	r3, [r4, #8]
 800c4de:	89a3      	ldrh	r3, [r4, #12]
 800c4e0:	071a      	lsls	r2, r3, #28
 800c4e2:	d52f      	bpl.n	800c544 <__swbuf_r+0x84>
 800c4e4:	6923      	ldr	r3, [r4, #16]
 800c4e6:	b36b      	cbz	r3, 800c544 <__swbuf_r+0x84>
 800c4e8:	6923      	ldr	r3, [r4, #16]
 800c4ea:	6820      	ldr	r0, [r4, #0]
 800c4ec:	1ac0      	subs	r0, r0, r3
 800c4ee:	6963      	ldr	r3, [r4, #20]
 800c4f0:	b2f6      	uxtb	r6, r6
 800c4f2:	4283      	cmp	r3, r0
 800c4f4:	4637      	mov	r7, r6
 800c4f6:	dc04      	bgt.n	800c502 <__swbuf_r+0x42>
 800c4f8:	4621      	mov	r1, r4
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	f7ff fcec 	bl	800bed8 <_fflush_r>
 800c500:	bb30      	cbnz	r0, 800c550 <__swbuf_r+0x90>
 800c502:	68a3      	ldr	r3, [r4, #8]
 800c504:	3b01      	subs	r3, #1
 800c506:	60a3      	str	r3, [r4, #8]
 800c508:	6823      	ldr	r3, [r4, #0]
 800c50a:	1c5a      	adds	r2, r3, #1
 800c50c:	6022      	str	r2, [r4, #0]
 800c50e:	701e      	strb	r6, [r3, #0]
 800c510:	6963      	ldr	r3, [r4, #20]
 800c512:	3001      	adds	r0, #1
 800c514:	4283      	cmp	r3, r0
 800c516:	d004      	beq.n	800c522 <__swbuf_r+0x62>
 800c518:	89a3      	ldrh	r3, [r4, #12]
 800c51a:	07db      	lsls	r3, r3, #31
 800c51c:	d506      	bpl.n	800c52c <__swbuf_r+0x6c>
 800c51e:	2e0a      	cmp	r6, #10
 800c520:	d104      	bne.n	800c52c <__swbuf_r+0x6c>
 800c522:	4621      	mov	r1, r4
 800c524:	4628      	mov	r0, r5
 800c526:	f7ff fcd7 	bl	800bed8 <_fflush_r>
 800c52a:	b988      	cbnz	r0, 800c550 <__swbuf_r+0x90>
 800c52c:	4638      	mov	r0, r7
 800c52e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c530:	4b0a      	ldr	r3, [pc, #40]	; (800c55c <__swbuf_r+0x9c>)
 800c532:	429c      	cmp	r4, r3
 800c534:	d101      	bne.n	800c53a <__swbuf_r+0x7a>
 800c536:	68ac      	ldr	r4, [r5, #8]
 800c538:	e7cf      	b.n	800c4da <__swbuf_r+0x1a>
 800c53a:	4b09      	ldr	r3, [pc, #36]	; (800c560 <__swbuf_r+0xa0>)
 800c53c:	429c      	cmp	r4, r3
 800c53e:	bf08      	it	eq
 800c540:	68ec      	ldreq	r4, [r5, #12]
 800c542:	e7ca      	b.n	800c4da <__swbuf_r+0x1a>
 800c544:	4621      	mov	r1, r4
 800c546:	4628      	mov	r0, r5
 800c548:	f000 f80c 	bl	800c564 <__swsetup_r>
 800c54c:	2800      	cmp	r0, #0
 800c54e:	d0cb      	beq.n	800c4e8 <__swbuf_r+0x28>
 800c550:	f04f 37ff 	mov.w	r7, #4294967295
 800c554:	e7ea      	b.n	800c52c <__swbuf_r+0x6c>
 800c556:	bf00      	nop
 800c558:	0800ccd4 	.word	0x0800ccd4
 800c55c:	0800ccf4 	.word	0x0800ccf4
 800c560:	0800ccb4 	.word	0x0800ccb4

0800c564 <__swsetup_r>:
 800c564:	4b32      	ldr	r3, [pc, #200]	; (800c630 <__swsetup_r+0xcc>)
 800c566:	b570      	push	{r4, r5, r6, lr}
 800c568:	681d      	ldr	r5, [r3, #0]
 800c56a:	4606      	mov	r6, r0
 800c56c:	460c      	mov	r4, r1
 800c56e:	b125      	cbz	r5, 800c57a <__swsetup_r+0x16>
 800c570:	69ab      	ldr	r3, [r5, #24]
 800c572:	b913      	cbnz	r3, 800c57a <__swsetup_r+0x16>
 800c574:	4628      	mov	r0, r5
 800c576:	f7ff fd43 	bl	800c000 <__sinit>
 800c57a:	4b2e      	ldr	r3, [pc, #184]	; (800c634 <__swsetup_r+0xd0>)
 800c57c:	429c      	cmp	r4, r3
 800c57e:	d10f      	bne.n	800c5a0 <__swsetup_r+0x3c>
 800c580:	686c      	ldr	r4, [r5, #4]
 800c582:	89a3      	ldrh	r3, [r4, #12]
 800c584:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c588:	0719      	lsls	r1, r3, #28
 800c58a:	d42c      	bmi.n	800c5e6 <__swsetup_r+0x82>
 800c58c:	06dd      	lsls	r5, r3, #27
 800c58e:	d411      	bmi.n	800c5b4 <__swsetup_r+0x50>
 800c590:	2309      	movs	r3, #9
 800c592:	6033      	str	r3, [r6, #0]
 800c594:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c598:	81a3      	strh	r3, [r4, #12]
 800c59a:	f04f 30ff 	mov.w	r0, #4294967295
 800c59e:	e03e      	b.n	800c61e <__swsetup_r+0xba>
 800c5a0:	4b25      	ldr	r3, [pc, #148]	; (800c638 <__swsetup_r+0xd4>)
 800c5a2:	429c      	cmp	r4, r3
 800c5a4:	d101      	bne.n	800c5aa <__swsetup_r+0x46>
 800c5a6:	68ac      	ldr	r4, [r5, #8]
 800c5a8:	e7eb      	b.n	800c582 <__swsetup_r+0x1e>
 800c5aa:	4b24      	ldr	r3, [pc, #144]	; (800c63c <__swsetup_r+0xd8>)
 800c5ac:	429c      	cmp	r4, r3
 800c5ae:	bf08      	it	eq
 800c5b0:	68ec      	ldreq	r4, [r5, #12]
 800c5b2:	e7e6      	b.n	800c582 <__swsetup_r+0x1e>
 800c5b4:	0758      	lsls	r0, r3, #29
 800c5b6:	d512      	bpl.n	800c5de <__swsetup_r+0x7a>
 800c5b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5ba:	b141      	cbz	r1, 800c5ce <__swsetup_r+0x6a>
 800c5bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5c0:	4299      	cmp	r1, r3
 800c5c2:	d002      	beq.n	800c5ca <__swsetup_r+0x66>
 800c5c4:	4630      	mov	r0, r6
 800c5c6:	f7fe fd4f 	bl	800b068 <_free_r>
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	6363      	str	r3, [r4, #52]	; 0x34
 800c5ce:	89a3      	ldrh	r3, [r4, #12]
 800c5d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c5d4:	81a3      	strh	r3, [r4, #12]
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	6063      	str	r3, [r4, #4]
 800c5da:	6923      	ldr	r3, [r4, #16]
 800c5dc:	6023      	str	r3, [r4, #0]
 800c5de:	89a3      	ldrh	r3, [r4, #12]
 800c5e0:	f043 0308 	orr.w	r3, r3, #8
 800c5e4:	81a3      	strh	r3, [r4, #12]
 800c5e6:	6923      	ldr	r3, [r4, #16]
 800c5e8:	b94b      	cbnz	r3, 800c5fe <__swsetup_r+0x9a>
 800c5ea:	89a3      	ldrh	r3, [r4, #12]
 800c5ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c5f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5f4:	d003      	beq.n	800c5fe <__swsetup_r+0x9a>
 800c5f6:	4621      	mov	r1, r4
 800c5f8:	4630      	mov	r0, r6
 800c5fa:	f000 f84d 	bl	800c698 <__smakebuf_r>
 800c5fe:	89a0      	ldrh	r0, [r4, #12]
 800c600:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c604:	f010 0301 	ands.w	r3, r0, #1
 800c608:	d00a      	beq.n	800c620 <__swsetup_r+0xbc>
 800c60a:	2300      	movs	r3, #0
 800c60c:	60a3      	str	r3, [r4, #8]
 800c60e:	6963      	ldr	r3, [r4, #20]
 800c610:	425b      	negs	r3, r3
 800c612:	61a3      	str	r3, [r4, #24]
 800c614:	6923      	ldr	r3, [r4, #16]
 800c616:	b943      	cbnz	r3, 800c62a <__swsetup_r+0xc6>
 800c618:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c61c:	d1ba      	bne.n	800c594 <__swsetup_r+0x30>
 800c61e:	bd70      	pop	{r4, r5, r6, pc}
 800c620:	0781      	lsls	r1, r0, #30
 800c622:	bf58      	it	pl
 800c624:	6963      	ldrpl	r3, [r4, #20]
 800c626:	60a3      	str	r3, [r4, #8]
 800c628:	e7f4      	b.n	800c614 <__swsetup_r+0xb0>
 800c62a:	2000      	movs	r0, #0
 800c62c:	e7f7      	b.n	800c61e <__swsetup_r+0xba>
 800c62e:	bf00      	nop
 800c630:	20000010 	.word	0x20000010
 800c634:	0800ccd4 	.word	0x0800ccd4
 800c638:	0800ccf4 	.word	0x0800ccf4
 800c63c:	0800ccb4 	.word	0x0800ccb4

0800c640 <abort>:
 800c640:	b508      	push	{r3, lr}
 800c642:	2006      	movs	r0, #6
 800c644:	f000 f898 	bl	800c778 <raise>
 800c648:	2001      	movs	r0, #1
 800c64a:	f7f5 fce5 	bl	8002018 <_exit>

0800c64e <__swhatbuf_r>:
 800c64e:	b570      	push	{r4, r5, r6, lr}
 800c650:	460e      	mov	r6, r1
 800c652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c656:	2900      	cmp	r1, #0
 800c658:	b096      	sub	sp, #88	; 0x58
 800c65a:	4614      	mov	r4, r2
 800c65c:	461d      	mov	r5, r3
 800c65e:	da08      	bge.n	800c672 <__swhatbuf_r+0x24>
 800c660:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c664:	2200      	movs	r2, #0
 800c666:	602a      	str	r2, [r5, #0]
 800c668:	061a      	lsls	r2, r3, #24
 800c66a:	d410      	bmi.n	800c68e <__swhatbuf_r+0x40>
 800c66c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c670:	e00e      	b.n	800c690 <__swhatbuf_r+0x42>
 800c672:	466a      	mov	r2, sp
 800c674:	f000 f89c 	bl	800c7b0 <_fstat_r>
 800c678:	2800      	cmp	r0, #0
 800c67a:	dbf1      	blt.n	800c660 <__swhatbuf_r+0x12>
 800c67c:	9a01      	ldr	r2, [sp, #4]
 800c67e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c682:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c686:	425a      	negs	r2, r3
 800c688:	415a      	adcs	r2, r3
 800c68a:	602a      	str	r2, [r5, #0]
 800c68c:	e7ee      	b.n	800c66c <__swhatbuf_r+0x1e>
 800c68e:	2340      	movs	r3, #64	; 0x40
 800c690:	2000      	movs	r0, #0
 800c692:	6023      	str	r3, [r4, #0]
 800c694:	b016      	add	sp, #88	; 0x58
 800c696:	bd70      	pop	{r4, r5, r6, pc}

0800c698 <__smakebuf_r>:
 800c698:	898b      	ldrh	r3, [r1, #12]
 800c69a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c69c:	079d      	lsls	r5, r3, #30
 800c69e:	4606      	mov	r6, r0
 800c6a0:	460c      	mov	r4, r1
 800c6a2:	d507      	bpl.n	800c6b4 <__smakebuf_r+0x1c>
 800c6a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c6a8:	6023      	str	r3, [r4, #0]
 800c6aa:	6123      	str	r3, [r4, #16]
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	6163      	str	r3, [r4, #20]
 800c6b0:	b002      	add	sp, #8
 800c6b2:	bd70      	pop	{r4, r5, r6, pc}
 800c6b4:	ab01      	add	r3, sp, #4
 800c6b6:	466a      	mov	r2, sp
 800c6b8:	f7ff ffc9 	bl	800c64e <__swhatbuf_r>
 800c6bc:	9900      	ldr	r1, [sp, #0]
 800c6be:	4605      	mov	r5, r0
 800c6c0:	4630      	mov	r0, r6
 800c6c2:	f7fe fd3d 	bl	800b140 <_malloc_r>
 800c6c6:	b948      	cbnz	r0, 800c6dc <__smakebuf_r+0x44>
 800c6c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6cc:	059a      	lsls	r2, r3, #22
 800c6ce:	d4ef      	bmi.n	800c6b0 <__smakebuf_r+0x18>
 800c6d0:	f023 0303 	bic.w	r3, r3, #3
 800c6d4:	f043 0302 	orr.w	r3, r3, #2
 800c6d8:	81a3      	strh	r3, [r4, #12]
 800c6da:	e7e3      	b.n	800c6a4 <__smakebuf_r+0xc>
 800c6dc:	4b0d      	ldr	r3, [pc, #52]	; (800c714 <__smakebuf_r+0x7c>)
 800c6de:	62b3      	str	r3, [r6, #40]	; 0x28
 800c6e0:	89a3      	ldrh	r3, [r4, #12]
 800c6e2:	6020      	str	r0, [r4, #0]
 800c6e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6e8:	81a3      	strh	r3, [r4, #12]
 800c6ea:	9b00      	ldr	r3, [sp, #0]
 800c6ec:	6163      	str	r3, [r4, #20]
 800c6ee:	9b01      	ldr	r3, [sp, #4]
 800c6f0:	6120      	str	r0, [r4, #16]
 800c6f2:	b15b      	cbz	r3, 800c70c <__smakebuf_r+0x74>
 800c6f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	f000 f86b 	bl	800c7d4 <_isatty_r>
 800c6fe:	b128      	cbz	r0, 800c70c <__smakebuf_r+0x74>
 800c700:	89a3      	ldrh	r3, [r4, #12]
 800c702:	f023 0303 	bic.w	r3, r3, #3
 800c706:	f043 0301 	orr.w	r3, r3, #1
 800c70a:	81a3      	strh	r3, [r4, #12]
 800c70c:	89a0      	ldrh	r0, [r4, #12]
 800c70e:	4305      	orrs	r5, r0
 800c710:	81a5      	strh	r5, [r4, #12]
 800c712:	e7cd      	b.n	800c6b0 <__smakebuf_r+0x18>
 800c714:	0800bf99 	.word	0x0800bf99

0800c718 <_malloc_usable_size_r>:
 800c718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c71c:	1f18      	subs	r0, r3, #4
 800c71e:	2b00      	cmp	r3, #0
 800c720:	bfbc      	itt	lt
 800c722:	580b      	ldrlt	r3, [r1, r0]
 800c724:	18c0      	addlt	r0, r0, r3
 800c726:	4770      	bx	lr

0800c728 <_raise_r>:
 800c728:	291f      	cmp	r1, #31
 800c72a:	b538      	push	{r3, r4, r5, lr}
 800c72c:	4604      	mov	r4, r0
 800c72e:	460d      	mov	r5, r1
 800c730:	d904      	bls.n	800c73c <_raise_r+0x14>
 800c732:	2316      	movs	r3, #22
 800c734:	6003      	str	r3, [r0, #0]
 800c736:	f04f 30ff 	mov.w	r0, #4294967295
 800c73a:	bd38      	pop	{r3, r4, r5, pc}
 800c73c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c73e:	b112      	cbz	r2, 800c746 <_raise_r+0x1e>
 800c740:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c744:	b94b      	cbnz	r3, 800c75a <_raise_r+0x32>
 800c746:	4620      	mov	r0, r4
 800c748:	f000 f830 	bl	800c7ac <_getpid_r>
 800c74c:	462a      	mov	r2, r5
 800c74e:	4601      	mov	r1, r0
 800c750:	4620      	mov	r0, r4
 800c752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c756:	f000 b817 	b.w	800c788 <_kill_r>
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	d00a      	beq.n	800c774 <_raise_r+0x4c>
 800c75e:	1c59      	adds	r1, r3, #1
 800c760:	d103      	bne.n	800c76a <_raise_r+0x42>
 800c762:	2316      	movs	r3, #22
 800c764:	6003      	str	r3, [r0, #0]
 800c766:	2001      	movs	r0, #1
 800c768:	e7e7      	b.n	800c73a <_raise_r+0x12>
 800c76a:	2400      	movs	r4, #0
 800c76c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c770:	4628      	mov	r0, r5
 800c772:	4798      	blx	r3
 800c774:	2000      	movs	r0, #0
 800c776:	e7e0      	b.n	800c73a <_raise_r+0x12>

0800c778 <raise>:
 800c778:	4b02      	ldr	r3, [pc, #8]	; (800c784 <raise+0xc>)
 800c77a:	4601      	mov	r1, r0
 800c77c:	6818      	ldr	r0, [r3, #0]
 800c77e:	f7ff bfd3 	b.w	800c728 <_raise_r>
 800c782:	bf00      	nop
 800c784:	20000010 	.word	0x20000010

0800c788 <_kill_r>:
 800c788:	b538      	push	{r3, r4, r5, lr}
 800c78a:	4d07      	ldr	r5, [pc, #28]	; (800c7a8 <_kill_r+0x20>)
 800c78c:	2300      	movs	r3, #0
 800c78e:	4604      	mov	r4, r0
 800c790:	4608      	mov	r0, r1
 800c792:	4611      	mov	r1, r2
 800c794:	602b      	str	r3, [r5, #0]
 800c796:	f7f5 fc2f 	bl	8001ff8 <_kill>
 800c79a:	1c43      	adds	r3, r0, #1
 800c79c:	d102      	bne.n	800c7a4 <_kill_r+0x1c>
 800c79e:	682b      	ldr	r3, [r5, #0]
 800c7a0:	b103      	cbz	r3, 800c7a4 <_kill_r+0x1c>
 800c7a2:	6023      	str	r3, [r4, #0]
 800c7a4:	bd38      	pop	{r3, r4, r5, pc}
 800c7a6:	bf00      	nop
 800c7a8:	200005bc 	.word	0x200005bc

0800c7ac <_getpid_r>:
 800c7ac:	f7f5 bc1c 	b.w	8001fe8 <_getpid>

0800c7b0 <_fstat_r>:
 800c7b0:	b538      	push	{r3, r4, r5, lr}
 800c7b2:	4d07      	ldr	r5, [pc, #28]	; (800c7d0 <_fstat_r+0x20>)
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	4604      	mov	r4, r0
 800c7b8:	4608      	mov	r0, r1
 800c7ba:	4611      	mov	r1, r2
 800c7bc:	602b      	str	r3, [r5, #0]
 800c7be:	f7f5 fc7a 	bl	80020b6 <_fstat>
 800c7c2:	1c43      	adds	r3, r0, #1
 800c7c4:	d102      	bne.n	800c7cc <_fstat_r+0x1c>
 800c7c6:	682b      	ldr	r3, [r5, #0]
 800c7c8:	b103      	cbz	r3, 800c7cc <_fstat_r+0x1c>
 800c7ca:	6023      	str	r3, [r4, #0]
 800c7cc:	bd38      	pop	{r3, r4, r5, pc}
 800c7ce:	bf00      	nop
 800c7d0:	200005bc 	.word	0x200005bc

0800c7d4 <_isatty_r>:
 800c7d4:	b538      	push	{r3, r4, r5, lr}
 800c7d6:	4d06      	ldr	r5, [pc, #24]	; (800c7f0 <_isatty_r+0x1c>)
 800c7d8:	2300      	movs	r3, #0
 800c7da:	4604      	mov	r4, r0
 800c7dc:	4608      	mov	r0, r1
 800c7de:	602b      	str	r3, [r5, #0]
 800c7e0:	f7f5 fc79 	bl	80020d6 <_isatty>
 800c7e4:	1c43      	adds	r3, r0, #1
 800c7e6:	d102      	bne.n	800c7ee <_isatty_r+0x1a>
 800c7e8:	682b      	ldr	r3, [r5, #0]
 800c7ea:	b103      	cbz	r3, 800c7ee <_isatty_r+0x1a>
 800c7ec:	6023      	str	r3, [r4, #0]
 800c7ee:	bd38      	pop	{r3, r4, r5, pc}
 800c7f0:	200005bc 	.word	0x200005bc

0800c7f4 <_init>:
 800c7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7f6:	bf00      	nop
 800c7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7fa:	bc08      	pop	{r3}
 800c7fc:	469e      	mov	lr, r3
 800c7fe:	4770      	bx	lr

0800c800 <_fini>:
 800c800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c802:	bf00      	nop
 800c804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c806:	bc08      	pop	{r3}
 800c808:	469e      	mov	lr, r3
 800c80a:	4770      	bx	lr
