// Seed: 3592963319
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_4 = 1;
  wor  id_7;
  wire id_8;
  assign id_7 = 1'h0;
endmodule
module module_1 (
    output uwire id_0
    , id_7,
    output wire  id_1,
    output wand  id_2,
    input  wand  id_3,
    output tri1  id_4,
    output tri   id_5
);
  real id_8, id_9;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
