//! **************************************************************************
// Written by: Map P.20131013 on Sun Aug 04 03:11:44 2019
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "fx2_reset" LOCATE = SITE "G22" LEVEL 1;
COMP "spiflash4x_cs_n" LOCATE = SITE "AA3" LEVEL 1;
COMP "ddram_cas_n" LOCATE = SITE "M4" LEVEL 1;
COMP "spiflash4x_dq<0>" LOCATE = SITE "AB20" LEVEL 1;
COMP "spiflash4x_dq<1>" LOCATE = SITE "AA20" LEVEL 1;
COMP "spiflash4x_dq<2>" LOCATE = SITE "R13" LEVEL 1;
COMP "spiflash4x_dq<3>" LOCATE = SITE "T14" LEVEL 1;
COMP "ddram_cke" LOCATE = SITE "F2" LEVEL 1;
COMP "hdled" LOCATE = SITE "J7" LEVEL 1;
COMP "ddram_odt" LOCATE = SITE "L6" LEVEL 1;
COMP "ddram_clock_n" LOCATE = SITE "K3" LEVEL 1;
COMP "ddram_clock_p" LOCATE = SITE "K4" LEVEL 1;
COMP "pwled" LOCATE = SITE "H8" LEVEL 1;
COMP "pwrsw" LOCATE = SITE "F5" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "Y3" LEVEL 1;
COMP "ddram_a<0>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddram_a<1>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddram_a<2>" LOCATE = SITE "K5" LEVEL 1;
COMP "ddram_a<3>" LOCATE = SITE "M6" LEVEL 1;
COMP "ddram_a<4>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddram_a<5>" LOCATE = SITE "L4" LEVEL 1;
COMP "ddram_a<6>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddram_a<7>" LOCATE = SITE "K6" LEVEL 1;
COMP "ddram_a<8>" LOCATE = SITE "G3" LEVEL 1;
COMP "ddram_a<9>" LOCATE = SITE "G1" LEVEL 1;
COMP "spiflash4x_clk" LOCATE = SITE "Y20" LEVEL 1;
COMP "ddram_ras_n" LOCATE = SITE "M5" LEVEL 1;
COMP "ddram_dq<10>" LOCATE = SITE "U3" LEVEL 1;
COMP "ddram_dq<11>" LOCATE = SITE "U1" LEVEL 1;
COMP "ddram_dq<12>" LOCATE = SITE "W3" LEVEL 1;
COMP "ddram_dq<13>" LOCATE = SITE "W1" LEVEL 1;
COMP "ddram_dq<14>" LOCATE = SITE "Y2" LEVEL 1;
COMP "ddram_dq<15>" LOCATE = SITE "Y1" LEVEL 1;
COMP "clk100" LOCATE = SITE "AB13" LEVEL 1;
COMP "ddram_dqs<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "ddram_dqs<1>" LOCATE = SITE "V2" LEVEL 1;
COMP "ddram_dqs_n<0>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddram_dqs_n<1>" LOCATE = SITE "V1" LEVEL 1;
COMP "ddram_a<10>" LOCATE = SITE "J4" LEVEL 1;
COMP "ddram_a<11>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddram_a<12>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddram_a<13>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddram_a<14>" LOCATE = SITE "H5" LEVEL 1;
COMP "ddram_ba<0>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddram_ba<1>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddram_ba<2>" LOCATE = SITE "H1" LEVEL 1;
COMP "opsis_i2c_sda" LOCATE = SITE "C1" LEVEL 1;
COMP "ddram_dm<0>" LOCATE = SITE "N4" LEVEL 1;
COMP "ddram_we_n" LOCATE = SITE "H2" LEVEL 1;
COMP "ddram_dm<1>" LOCATE = SITE "P3" LEVEL 1;
COMP "opsis_i2c_scl" LOCATE = SITE "G6" LEVEL 1;
COMP "ddram_dq<0>" LOCATE = SITE "R3" LEVEL 1;
COMP "ddram_dq<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "ddram_dq<2>" LOCATE = SITE "P2" LEVEL 1;
COMP "ddram_dq<3>" LOCATE = SITE "P1" LEVEL 1;
COMP "ddram_dq<4>" LOCATE = SITE "L3" LEVEL 1;
COMP "ddram_dq<5>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddram_dq<6>" LOCATE = SITE "M2" LEVEL 1;
COMP "ddram_dq<7>" LOCATE = SITE "M1" LEVEL 1;
COMP "ddram_dq<8>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddram_dq<9>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddram_reset_n" LOCATE = SITE "E3" LEVEL 1;
COMP "fx2_serial_rx" LOCATE = SITE "T17" LEVEL 1;
COMP "fx2_serial_tx" LOCATE = SITE "P18" LEVEL 1;
PIN Mram_tag_mem_pins<9> = BEL "Mram_tag_mem" PINNAME CLKA;
PIN Mram_mem_11_pins<9> = BEL "Mram_mem_11" PINNAME CLKA;
PIN Mram_mem_12_pins<9> = BEL "Mram_mem_12" PINNAME CLKA;
PIN Mram_mem_13_pins<9> = BEL "Mram_mem_13" PINNAME CLKA;
PIN Mram_mem_14_pins<9> = BEL "Mram_mem_14" PINNAME CLKA;
PIN Mram_mem_15_pins<9> = BEL "Mram_mem_15" PINNAME CLKA;
PIN Mram_mem_18_pins<9> = BEL "Mram_mem_18" PINNAME CLKA;
PIN Mram_mem_16_pins<9> = BEL "Mram_mem_16" PINNAME CLKA;
PIN Mram_mem_17_pins<9> = BEL "Mram_mem_17" PINNAME CLKA;
PIN Mram_mem_19_pins<9> = BEL "Mram_mem_19" PINNAME CLKA;
PIN Mram_mem_110_pins<9> = BEL "Mram_mem_110" PINNAME CLKA;
PIN Mram_mem_111_pins<9> = BEL "Mram_mem_111" PINNAME CLKA;
PIN Mram_mem_112_pins<9> = BEL "Mram_mem_112" PINNAME CLKA;
PIN Mram_mem_113_pins<9> = BEL "Mram_mem_113" PINNAME CLKA;
PIN Mram_mem_114_pins<9> = BEL "Mram_mem_114" PINNAME CLKA;
PIN Mram_mem_115_pins<9> = BEL "Mram_mem_115" PINNAME CLKA;
PIN Mram_mem_116_pins<9> = BEL "Mram_mem_116" PINNAME CLKA;
PIN Mram_data_mem1_pins<9> = BEL "Mram_data_mem1" PINNAME CLKA;
PIN Mram_data_mem2_pins<9> = BEL "Mram_data_mem2" PINNAME CLKA;
PIN Mram_data_mem3_pins<9> = BEL "Mram_data_mem3" PINNAME CLKA;
PIN Mram_data_mem4_pins<9> = BEL "Mram_data_mem4" PINNAME CLKA;
PIN VexRiscv/Mram_RegFilePlugin_regFile1_pins<16> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile1" PINNAME CLKAWRCLK;
PIN VexRiscv/Mram_RegFilePlugin_regFile1_pins<17> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile1" PINNAME CLKBRDCLK;
PIN VexRiscv/Mram_RegFilePlugin_regFile_pins<16> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile" PINNAME CLKAWRCLK;
PIN VexRiscv/Mram_RegFilePlugin_regFile_pins<17> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile" PINNAME CLKBRDCLK;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags" PINNAME CLKAWRCLK;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags" PINNAME CLKBRDCLK;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas" PINNAME CLKA;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas" PINNAME CLKB;
PIN Mram_mem16_pins<13> = BEL "Mram_mem16" PINNAME CLKA;
PIN Mram_mem15_pins<13> = BEL "Mram_mem15" PINNAME CLKA;
PIN Mram_mem14_pins<13> = BEL "Mram_mem14" PINNAME CLKA;
PIN Mram_mem13_pins<13> = BEL "Mram_mem13" PINNAME CLKA;
PIN Mram_mem12_pins<13> = BEL "Mram_mem12" PINNAME CLKA;
PIN Mram_mem11_pins<13> = BEL "Mram_mem11" PINNAME CLKA;
PIN Mram_mem10_pins<13> = BEL "Mram_mem10" PINNAME CLKA;
PIN Mram_mem9_pins<13> = BEL "Mram_mem9" PINNAME CLKA;
PIN Mram_mem8_pins<13> = BEL "Mram_mem8" PINNAME CLKA;
PIN Mram_mem7_pins<13> = BEL "Mram_mem7" PINNAME CLKA;
PIN Mram_mem6_pins<13> = BEL "Mram_mem6" PINNAME CLKA;
PIN Mram_mem5_pins<13> = BEL "Mram_mem5" PINNAME CLKA;
PIN Mram_mem4_pins<13> = BEL "Mram_mem4" PINNAME CLKA;
PIN Mram_mem3_pins<13> = BEL "Mram_mem3" PINNAME CLKA;
PIN Mram_mem2_pins<13> = BEL "Mram_mem2" PINNAME CLKA;
PIN Mram_mem1_pins<13> = BEL "Mram_mem1" PINNAME CLKA;
TIMEGRP PRDsys_clk = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "basesoc_rom_bus_ack" BEL
        "basesoc_bus_wishbone_dat_r_0" BEL "basesoc_bus_wishbone_dat_r_1" BEL
        "basesoc_bus_wishbone_dat_r_2" BEL "basesoc_bus_wishbone_dat_r_3" BEL
        "basesoc_bus_wishbone_dat_r_4" BEL "basesoc_bus_wishbone_dat_r_5" BEL
        "basesoc_bus_wishbone_dat_r_6" BEL "basesoc_bus_wishbone_dat_r_7" BEL
        "basesoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "basesoc_sdram_cmd_payload_a_10" BEL "basesoc_sdram_cmd_payload_cas"
        BEL "basesoc_sdram_generator_done" BEL
        "basesoc_sdram_bandwidth_cmd_ready" BEL "basesoc_slave_sel_r_0" BEL
        "basesoc_slave_sel_r_1" BEL "basesoc_slave_sel_r_2" BEL
        "basesoc_slave_sel_r_3" BEL "basesoc_slave_sel_r_4" BEL
        "basesoc_csrbankarray_sel_r" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "basesoc_sdram_dfi_p0_we_n" BEL "basesoc_sdram_dfi_p0_cas_n" BEL
        "basesoc_sdram_dfi_p0_ras_n" BEL "basesoc_sdram_dfi_p1_cas_n" BEL
        "basesoc_sdram_dfi_p1_ras_n" BEL "basesoc_sdram_dfi_p1_we_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "basesoc_sdram_generator_counter_0" BEL
        "basesoc_sdram_generator_counter_1" BEL
        "basesoc_sdram_generator_counter_2" BEL
        "basesoc_sdram_generator_counter_3" BEL
        "basesoc_sdram_generator_counter_4" BEL
        "basesoc_sdram_generator_counter_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "basesoc_sdram_bandwidth_counter_2" BEL
        "basesoc_sdram_bandwidth_counter_3" BEL
        "basesoc_sdram_bandwidth_counter_4" BEL
        "basesoc_sdram_bandwidth_counter_5" BEL
        "basesoc_sdram_bandwidth_counter_6" BEL
        "basesoc_sdram_bandwidth_counter_7" BEL
        "basesoc_sdram_bandwidth_counter_8" BEL
        "basesoc_sdram_bandwidth_counter_9" BEL
        "basesoc_sdram_bandwidth_counter_10" BEL
        "basesoc_sdram_bandwidth_counter_11" BEL
        "basesoc_sdram_bandwidth_counter_12" BEL
        "basesoc_sdram_bandwidth_counter_13" BEL
        "basesoc_sdram_bandwidth_counter_14" BEL
        "basesoc_sdram_bandwidth_counter_15" BEL
        "basesoc_sdram_bandwidth_counter_16" BEL
        "basesoc_sdram_bandwidth_counter_17" BEL
        "basesoc_sdram_bandwidth_counter_18" BEL
        "basesoc_sdram_bandwidth_counter_19" BEL
        "basesoc_sdram_bandwidth_counter_20" BEL
        "basesoc_sdram_bandwidth_counter_21" BEL
        "basesoc_sdram_bandwidth_counter_22" BEL
        "basesoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "basesoc_interface_dat_w_0" BEL
        "basesoc_interface_dat_w_1" BEL "basesoc_interface_dat_w_2" BEL
        "basesoc_interface_dat_w_3" BEL "basesoc_interface_dat_w_4" BEL
        "basesoc_interface_dat_w_5" BEL "basesoc_interface_dat_w_6" BEL
        "basesoc_interface_dat_w_7" BEL "basesoc_interface_adr_0" BEL
        "basesoc_interface_adr_1" BEL "basesoc_interface_adr_2" BEL
        "basesoc_interface_adr_3" BEL "basesoc_interface_adr_4" BEL
        "basesoc_interface_adr_5" BEL "basesoc_interface_adr_9" BEL
        "basesoc_interface_adr_10" BEL "basesoc_interface_adr_11" BEL
        "basesoc_interface_adr_12" BEL "basesoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_phase_accumulator_tx_2" BEL
        "suart_phase_accumulator_tx_3" BEL "suart_phase_accumulator_tx_4" BEL
        "suart_phase_accumulator_tx_5" BEL "suart_phase_accumulator_tx_6" BEL
        "suart_phase_accumulator_tx_7" BEL "suart_phase_accumulator_tx_8" BEL
        "suart_phase_accumulator_tx_9" BEL "suart_phase_accumulator_tx_10" BEL
        "suart_phase_accumulator_tx_11" BEL "suart_phase_accumulator_tx_12"
        BEL "suart_phase_accumulator_tx_13" BEL
        "suart_phase_accumulator_tx_14" BEL "suart_phase_accumulator_tx_15"
        BEL "suart_phase_accumulator_tx_16" BEL
        "suart_phase_accumulator_tx_17" BEL "suart_phase_accumulator_tx_18"
        BEL "suart_phase_accumulator_tx_19" BEL
        "suart_phase_accumulator_tx_20" BEL "suart_phase_accumulator_tx_21"
        BEL "suart_phase_accumulator_tx_22" BEL
        "suart_phase_accumulator_tx_23" BEL "suart_phase_accumulator_tx_24"
        BEL "suart_phase_accumulator_tx_25" BEL
        "suart_phase_accumulator_tx_26" BEL "suart_phase_accumulator_tx_27"
        BEL "suart_phase_accumulator_tx_28" BEL
        "suart_phase_accumulator_tx_29" BEL "suart_phase_accumulator_tx_30"
        BEL "suart_phase_accumulator_tx_31" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_rx_2" BEL "suart_phase_accumulator_rx_3" BEL
        "suart_phase_accumulator_rx_4" BEL "suart_phase_accumulator_rx_5" BEL
        "suart_phase_accumulator_rx_6" BEL "suart_phase_accumulator_rx_7" BEL
        "suart_phase_accumulator_rx_8" BEL "suart_phase_accumulator_rx_9" BEL
        "suart_phase_accumulator_rx_10" BEL "suart_phase_accumulator_rx_11"
        BEL "suart_phase_accumulator_rx_12" BEL
        "suart_phase_accumulator_rx_13" BEL "suart_phase_accumulator_rx_14"
        BEL "suart_phase_accumulator_rx_15" BEL
        "suart_phase_accumulator_rx_16" BEL "suart_phase_accumulator_rx_17"
        BEL "suart_phase_accumulator_rx_18" BEL
        "suart_phase_accumulator_rx_19" BEL "suart_phase_accumulator_rx_20"
        BEL "suart_phase_accumulator_rx_21" BEL
        "suart_phase_accumulator_rx_22" BEL "suart_phase_accumulator_rx_23"
        BEL "suart_phase_accumulator_rx_24" BEL
        "suart_phase_accumulator_rx_25" BEL "suart_phase_accumulator_rx_26"
        BEL "suart_phase_accumulator_rx_27" BEL
        "suart_phase_accumulator_rx_28" BEL "suart_phase_accumulator_rx_29"
        BEL "suart_phase_accumulator_rx_30" BEL
        "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p1_rddata_valid" BEL
        "basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "basesoc_sdram_bandwidth_nreads_r_0" BEL
        "basesoc_sdram_bandwidth_nreads_r_1" BEL
        "basesoc_sdram_bandwidth_nreads_r_2" BEL
        "basesoc_sdram_bandwidth_nreads_r_3" BEL
        "basesoc_sdram_bandwidth_nreads_r_4" BEL
        "basesoc_sdram_bandwidth_nreads_r_5" BEL
        "basesoc_sdram_bandwidth_nreads_r_6" BEL
        "basesoc_sdram_bandwidth_nreads_r_7" BEL
        "basesoc_sdram_bandwidth_nreads_r_8" BEL
        "basesoc_sdram_bandwidth_nreads_r_9" BEL
        "basesoc_sdram_bandwidth_nreads_r_10" BEL
        "basesoc_sdram_bandwidth_nreads_r_11" BEL
        "basesoc_sdram_bandwidth_nreads_r_12" BEL
        "basesoc_sdram_bandwidth_nreads_r_13" BEL
        "basesoc_sdram_bandwidth_nreads_r_14" BEL
        "basesoc_sdram_bandwidth_nreads_r_15" BEL
        "basesoc_sdram_bandwidth_nreads_r_16" BEL
        "basesoc_sdram_bandwidth_nreads_r_17" BEL
        "basesoc_sdram_bandwidth_nreads_r_18" BEL
        "basesoc_sdram_bandwidth_nreads_r_19" BEL
        "basesoc_sdram_bandwidth_nreads_r_20" BEL
        "basesoc_sdram_bandwidth_nreads_r_21" BEL
        "basesoc_sdram_bandwidth_nreads_r_22" BEL
        "basesoc_sdram_bandwidth_nreads_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "basesoc_ctrl_storage_full_31" BEL
        "basesoc_sdram_bandwidth_nreads_status_0" BEL
        "basesoc_sdram_bandwidth_nreads_status_1" BEL
        "basesoc_sdram_bandwidth_nreads_status_2" BEL
        "basesoc_sdram_bandwidth_nreads_status_3" BEL
        "basesoc_sdram_bandwidth_nreads_status_4" BEL
        "basesoc_sdram_bandwidth_nreads_status_5" BEL
        "basesoc_sdram_bandwidth_nreads_status_6" BEL
        "basesoc_sdram_bandwidth_nreads_status_7" BEL
        "basesoc_sdram_bandwidth_nreads_status_8" BEL
        "basesoc_sdram_bandwidth_nreads_status_9" BEL
        "basesoc_sdram_bandwidth_nreads_status_10" BEL
        "basesoc_sdram_bandwidth_nreads_status_11" BEL
        "basesoc_sdram_bandwidth_nreads_status_12" BEL
        "basesoc_sdram_bandwidth_nreads_status_13" BEL
        "basesoc_sdram_bandwidth_nreads_status_14" BEL
        "basesoc_sdram_bandwidth_nreads_status_15" BEL
        "basesoc_sdram_bandwidth_nreads_status_16" BEL
        "basesoc_sdram_bandwidth_nreads_status_17" BEL
        "basesoc_sdram_bandwidth_nreads_status_18" BEL
        "basesoc_sdram_bandwidth_nreads_status_19" BEL
        "basesoc_sdram_bandwidth_nreads_status_20" BEL
        "basesoc_sdram_bandwidth_nreads_status_21" BEL
        "basesoc_sdram_bandwidth_nreads_status_22" BEL
        "basesoc_sdram_bandwidth_nreads_status_23" BEL
        "basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "basesoc_ctrl_storage_full_30" BEL "basesoc_ctrl_storage_full_29" BEL
        "basesoc_ctrl_storage_full_27" BEL "basesoc_ctrl_storage_full_26" BEL
        "basesoc_ctrl_storage_full_22" BEL "basesoc_ctrl_storage_full_24" BEL
        "basesoc_ctrl_storage_full_23" BEL "basesoc_ctrl_storage_full_19" BEL
        "basesoc_ctrl_storage_full_17" BEL "basesoc_ctrl_storage_full_16" BEL
        "basesoc_ctrl_storage_full_15" BEL "basesoc_ctrl_storage_full_8" BEL
        "basesoc_ctrl_storage_full_13" BEL "basesoc_ctrl_storage_full_11" BEL
        "basesoc_ctrl_storage_full_7" BEL "basesoc_ctrl_storage_full_2" BEL
        "basesoc_ctrl_storage_full_1" BEL "basesoc_ctrl_storage_full_0" BEL
        "front_panel_leds_storage_full_0" BEL
        "front_panel_leds_storage_full_1" BEL "basesoc_sdram_storage_full_0"
        BEL "basesoc_sdram_storage_full_1" BEL "basesoc_sdram_storage_full_2"
        BEL "basesoc_sdram_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "basesoc_ctrl_storage_full_28"
        BEL "basesoc_ctrl_storage_full_25" BEL "basesoc_ctrl_storage_full_21"
        BEL "basesoc_ctrl_storage_full_14" BEL "basesoc_ctrl_storage_full_20"
        BEL "basesoc_ctrl_storage_full_18" BEL "basesoc_ctrl_storage_full_12"
        BEL "basesoc_ctrl_storage_full_10" BEL "basesoc_ctrl_storage_full_9"
        BEL "basesoc_ctrl_storage_full_6" BEL "basesoc_ctrl_storage_full_3"
        BEL "basesoc_ctrl_storage_full_5" BEL "basesoc_ctrl_storage_full_4"
        BEL "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "basesoc_load_storage_full_24" BEL "basesoc_load_storage_full_25" BEL
        "basesoc_load_storage_full_26" BEL "basesoc_load_storage_full_27" BEL
        "basesoc_load_storage_full_28" BEL "basesoc_load_storage_full_29" BEL
        "basesoc_load_storage_full_30" BEL "basesoc_load_storage_full_31" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "basesoc_load_storage_full_16" BEL "basesoc_load_storage_full_17" BEL
        "basesoc_load_storage_full_18" BEL "basesoc_load_storage_full_19" BEL
        "basesoc_load_storage_full_20" BEL "basesoc_load_storage_full_21" BEL
        "basesoc_load_storage_full_22" BEL "basesoc_load_storage_full_23" BEL
        "basesoc_load_storage_full_8" BEL "basesoc_load_storage_full_9" BEL
        "basesoc_load_storage_full_10" BEL "basesoc_load_storage_full_11" BEL
        "basesoc_load_storage_full_12" BEL "basesoc_load_storage_full_13" BEL
        "basesoc_load_storage_full_14" BEL "basesoc_load_storage_full_15" BEL
        "basesoc_load_storage_full_0" BEL "basesoc_load_storage_full_1" BEL
        "basesoc_load_storage_full_2" BEL "basesoc_load_storage_full_3" BEL
        "basesoc_load_storage_full_4" BEL "basesoc_load_storage_full_5" BEL
        "basesoc_load_storage_full_6" BEL "basesoc_load_storage_full_7" BEL
        "basesoc_reload_storage_full_24" BEL "basesoc_reload_storage_full_25"
        BEL "basesoc_reload_storage_full_26" BEL
        "basesoc_reload_storage_full_27" BEL "basesoc_reload_storage_full_28"
        BEL "basesoc_reload_storage_full_29" BEL
        "basesoc_reload_storage_full_30" BEL "basesoc_reload_storage_full_31"
        BEL "basesoc_reload_storage_full_0" BEL
        "basesoc_reload_storage_full_1" BEL "basesoc_reload_storage_full_2"
        BEL "basesoc_reload_storage_full_3" BEL
        "basesoc_reload_storage_full_4" BEL "basesoc_reload_storage_full_5"
        BEL "basesoc_reload_storage_full_6" BEL
        "basesoc_reload_storage_full_7" BEL "basesoc_reload_storage_full_16"
        BEL "basesoc_reload_storage_full_17" BEL
        "basesoc_reload_storage_full_18" BEL "basesoc_reload_storage_full_19"
        BEL "basesoc_reload_storage_full_20" BEL
        "basesoc_reload_storage_full_21" BEL "basesoc_reload_storage_full_22"
        BEL "basesoc_reload_storage_full_23" BEL
        "basesoc_reload_storage_full_8" BEL "basesoc_reload_storage_full_9"
        BEL "basesoc_reload_storage_full_10" BEL
        "basesoc_reload_storage_full_11" BEL "basesoc_reload_storage_full_12"
        BEL "basesoc_reload_storage_full_13" BEL
        "basesoc_reload_storage_full_14" BEL "basesoc_reload_storage_full_15"
        BEL "new_master_rdata_valid4" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "opsis_i2c_status_storage_full_0"
        BEL "opsis_i2c_status_storage_full_1" BEL "suart_uart_clk_rxen" BEL
        "basesoc_sdram_dfi_p0_rddata_en" BEL "basesoc_sdram_dfi_p1_rddata_en"
        BEL "basesoc_sdram_dfi_p1_wrdata_en" BEL "basesoc_value_0" BEL
        "basesoc_value_1" BEL "basesoc_value_2" BEL "basesoc_value_3" BEL
        "basesoc_value_4" BEL "basesoc_value_5" BEL "basesoc_value_6" BEL
        "basesoc_value_7" BEL "basesoc_value_8" BEL "basesoc_value_9" BEL
        "basesoc_value_10" BEL "basesoc_value_11" BEL "basesoc_value_12" BEL
        "basesoc_value_13" BEL "basesoc_value_14" BEL "basesoc_value_15" BEL
        "basesoc_value_16" BEL "basesoc_value_17" BEL "basesoc_value_18" BEL
        "basesoc_value_19" BEL "basesoc_value_20" BEL "basesoc_value_21" BEL
        "basesoc_value_22" BEL "basesoc_value_23" BEL "basesoc_value_24" BEL
        "basesoc_value_25" BEL "basesoc_value_26" BEL "basesoc_value_27" BEL
        "basesoc_value_28" BEL "basesoc_value_29" BEL "basesoc_value_30" BEL
        "basesoc_value_31" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl1_regs0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "suart_tx_reg_0" BEL "suart_tx_reg_1" BEL "suart_tx_reg_2" BEL
        "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL "suart_tx_reg_5" BEL
        "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL "spiflash_dqi_0" BEL
        "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL "spiflash_dqi_3" BEL
        "xilinxmultiregimpl1_regs1" BEL "basesoc_value_status_0" BEL
        "basesoc_value_status_1" BEL "basesoc_value_status_2" BEL
        "basesoc_value_status_3" BEL "basesoc_value_status_4" BEL
        "basesoc_value_status_5" BEL "basesoc_value_status_6" BEL
        "basesoc_value_status_7" BEL "basesoc_value_status_8" BEL
        "basesoc_value_status_9" BEL "basesoc_value_status_10" BEL
        "basesoc_value_status_11" BEL "basesoc_value_status_12" BEL
        "basesoc_value_status_13" BEL "basesoc_value_status_14" BEL
        "basesoc_value_status_15" BEL "basesoc_value_status_16" BEL
        "basesoc_value_status_17" BEL "basesoc_value_status_18" BEL
        "basesoc_value_status_19" BEL "basesoc_value_status_20" BEL
        "basesoc_value_status_21" BEL "basesoc_value_status_22" BEL
        "basesoc_value_status_23" BEL "basesoc_value_status_24" BEL
        "basesoc_value_status_25" BEL "basesoc_value_status_26" BEL
        "basesoc_value_status_27" BEL "basesoc_value_status_28" BEL
        "basesoc_value_status_29" BEL "basesoc_value_status_30" BEL
        "basesoc_value_status_31" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL
        "basesoc_sdram_bankmachine0_row_0" BEL
        "basesoc_sdram_bankmachine0_row_1" BEL
        "basesoc_sdram_bankmachine0_row_2" BEL
        "basesoc_sdram_bankmachine0_row_3" BEL
        "basesoc_sdram_bankmachine0_row_4" BEL
        "basesoc_sdram_bankmachine0_row_5" BEL
        "basesoc_sdram_bankmachine0_row_6" BEL
        "basesoc_sdram_bankmachine0_row_7" BEL
        "basesoc_sdram_bankmachine0_row_8" BEL
        "basesoc_sdram_bankmachine0_row_9" BEL
        "basesoc_sdram_bankmachine0_row_10" BEL
        "basesoc_sdram_bankmachine0_row_11" BEL
        "basesoc_sdram_bankmachine0_row_12" BEL
        "basesoc_sdram_bankmachine0_row_13" BEL
        "basesoc_sdram_bankmachine1_row_0" BEL
        "basesoc_sdram_bankmachine1_row_1" BEL
        "basesoc_sdram_bankmachine1_row_2" BEL
        "basesoc_sdram_bankmachine1_row_3" BEL
        "basesoc_sdram_bankmachine1_row_4" BEL
        "basesoc_sdram_bankmachine1_row_5" BEL
        "basesoc_sdram_bankmachine1_row_6" BEL
        "basesoc_sdram_bankmachine1_row_7" BEL
        "basesoc_sdram_bankmachine1_row_8" BEL
        "basesoc_sdram_bankmachine1_row_9" BEL
        "basesoc_sdram_bankmachine1_row_10" BEL
        "basesoc_sdram_bankmachine1_row_11" BEL
        "basesoc_sdram_bankmachine1_row_12" BEL
        "basesoc_sdram_bankmachine1_row_13" BEL
        "basesoc_sdram_bankmachine2_row_0" BEL
        "basesoc_sdram_bankmachine2_row_1" BEL
        "basesoc_sdram_bankmachine2_row_2" BEL
        "basesoc_sdram_bankmachine2_row_3" BEL
        "basesoc_sdram_bankmachine2_row_4" BEL
        "basesoc_sdram_bankmachine2_row_5" BEL
        "basesoc_sdram_bankmachine2_row_6" BEL
        "basesoc_sdram_bankmachine2_row_7" BEL
        "basesoc_sdram_bankmachine2_row_8" BEL
        "basesoc_sdram_bankmachine2_row_9" BEL
        "basesoc_sdram_bankmachine2_row_10" BEL
        "basesoc_sdram_bankmachine2_row_11" BEL
        "basesoc_sdram_bankmachine2_row_12" BEL
        "basesoc_sdram_bankmachine2_row_13" BEL
        "basesoc_sdram_bankmachine3_row_0" BEL
        "basesoc_sdram_bankmachine3_row_1" BEL
        "basesoc_sdram_bankmachine3_row_2" BEL
        "basesoc_sdram_bankmachine3_row_3" BEL
        "basesoc_sdram_bankmachine3_row_4" BEL
        "basesoc_sdram_bankmachine3_row_5" BEL
        "basesoc_sdram_bankmachine3_row_6" BEL
        "basesoc_sdram_bankmachine3_row_7" BEL
        "basesoc_sdram_bankmachine3_row_8" BEL
        "basesoc_sdram_bankmachine3_row_9" BEL
        "basesoc_sdram_bankmachine3_row_10" BEL
        "basesoc_sdram_bankmachine3_row_11" BEL
        "basesoc_sdram_bankmachine3_row_12" BEL
        "basesoc_sdram_bankmachine3_row_13" BEL
        "basesoc_sdram_bankmachine4_row_0" BEL
        "basesoc_sdram_bankmachine4_row_1" BEL
        "basesoc_sdram_bankmachine4_row_2" BEL
        "basesoc_sdram_bankmachine4_row_3" BEL
        "basesoc_sdram_bankmachine4_row_4" BEL
        "basesoc_sdram_bankmachine4_row_5" BEL
        "basesoc_sdram_bankmachine4_row_6" BEL
        "basesoc_sdram_bankmachine4_row_7" BEL
        "basesoc_sdram_bankmachine4_row_8" BEL
        "basesoc_sdram_bankmachine4_row_9" BEL
        "basesoc_sdram_bankmachine4_row_10" BEL
        "basesoc_sdram_bankmachine4_row_11" BEL
        "basesoc_sdram_bankmachine4_row_12" BEL
        "basesoc_sdram_bankmachine4_row_13" BEL
        "basesoc_sdram_bankmachine5_row_0" BEL
        "basesoc_sdram_bankmachine5_row_1" BEL
        "basesoc_sdram_bankmachine5_row_2" BEL
        "basesoc_sdram_bankmachine5_row_3" BEL
        "basesoc_sdram_bankmachine5_row_4" BEL
        "basesoc_sdram_bankmachine5_row_5" BEL
        "basesoc_sdram_bankmachine5_row_6" BEL
        "basesoc_sdram_bankmachine5_row_7" BEL
        "basesoc_sdram_bankmachine5_row_8" BEL
        "basesoc_sdram_bankmachine5_row_9" BEL
        "basesoc_sdram_bankmachine5_row_10" BEL
        "basesoc_sdram_bankmachine5_row_11" BEL
        "basesoc_sdram_bankmachine5_row_12" BEL
        "basesoc_sdram_bankmachine5_row_13" BEL
        "basesoc_sdram_bankmachine6_row_0" BEL
        "basesoc_sdram_bankmachine6_row_1" BEL
        "basesoc_sdram_bankmachine6_row_2" BEL
        "basesoc_sdram_bankmachine6_row_3" BEL
        "basesoc_sdram_bankmachine6_row_4" BEL
        "basesoc_sdram_bankmachine6_row_5" BEL
        "basesoc_sdram_bankmachine6_row_6" BEL
        "basesoc_sdram_bankmachine6_row_7" BEL
        "basesoc_sdram_bankmachine6_row_8" BEL
        "basesoc_sdram_bankmachine6_row_9" BEL
        "basesoc_sdram_bankmachine6_row_10" BEL
        "basesoc_sdram_bankmachine6_row_11" BEL
        "basesoc_sdram_bankmachine6_row_12" BEL
        "basesoc_sdram_bankmachine6_row_13" BEL
        "basesoc_sdram_bankmachine7_row_0" BEL
        "basesoc_sdram_bankmachine7_row_1" BEL
        "basesoc_sdram_bankmachine7_row_2" BEL
        "basesoc_sdram_bankmachine7_row_3" BEL
        "basesoc_sdram_bankmachine7_row_4" BEL
        "basesoc_sdram_bankmachine7_row_5" BEL
        "basesoc_sdram_bankmachine7_row_6" BEL
        "basesoc_sdram_bankmachine7_row_7" BEL
        "basesoc_sdram_bankmachine7_row_8" BEL
        "basesoc_sdram_bankmachine7_row_9" BEL
        "basesoc_sdram_bankmachine7_row_10" BEL
        "basesoc_sdram_bankmachine7_row_11" BEL
        "basesoc_sdram_bankmachine7_row_12" BEL
        "basesoc_sdram_bankmachine7_row_13" BEL "opsis_i2c_sda_r" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL "spiflash_sr_0" BEL
        "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL "dfi_dfi_p2_rddata_1"
        BEL "dfi_dfi_p2_rddata_2" BEL "dfi_dfi_p2_rddata_3" BEL
        "dfi_dfi_p2_rddata_4" BEL "dfi_dfi_p2_rddata_5" BEL
        "dfi_dfi_p2_rddata_6" BEL "dfi_dfi_p2_rddata_7" BEL
        "dfi_dfi_p2_rddata_8" BEL "dfi_dfi_p2_rddata_9" BEL
        "dfi_dfi_p2_rddata_10" BEL "dfi_dfi_p2_rddata_11" BEL
        "dfi_dfi_p2_rddata_12" BEL "dfi_dfi_p2_rddata_13" BEL
        "dfi_dfi_p2_rddata_14" BEL "dfi_dfi_p2_rddata_15" BEL
        "dfi_dfi_p2_rddata_16" BEL "dfi_dfi_p2_rddata_17" BEL
        "dfi_dfi_p2_rddata_18" BEL "dfi_dfi_p2_rddata_19" BEL
        "dfi_dfi_p2_rddata_20" BEL "dfi_dfi_p2_rddata_21" BEL
        "dfi_dfi_p2_rddata_22" BEL "dfi_dfi_p2_rddata_23" BEL
        "dfi_dfi_p2_rddata_24" BEL "dfi_dfi_p2_rddata_25" BEL
        "dfi_dfi_p2_rddata_26" BEL "dfi_dfi_p2_rddata_27" BEL
        "dfi_dfi_p2_rddata_28" BEL "dfi_dfi_p2_rddata_29" BEL
        "dfi_dfi_p2_rddata_30" BEL "dfi_dfi_p2_rddata_31" BEL
        "dfi_dfi_p3_rddata_0" BEL "dfi_dfi_p3_rddata_1" BEL
        "dfi_dfi_p3_rddata_2" BEL "dfi_dfi_p3_rddata_3" BEL
        "dfi_dfi_p3_rddata_4" BEL "dfi_dfi_p3_rddata_5" BEL
        "dfi_dfi_p3_rddata_6" BEL "dfi_dfi_p3_rddata_7" BEL
        "dfi_dfi_p3_rddata_8" BEL "dfi_dfi_p3_rddata_9" BEL
        "dfi_dfi_p3_rddata_10" BEL "dfi_dfi_p3_rddata_11" BEL
        "dfi_dfi_p3_rddata_12" BEL "dfi_dfi_p3_rddata_13" BEL
        "dfi_dfi_p3_rddata_14" BEL "dfi_dfi_p3_rddata_15" BEL
        "dfi_dfi_p3_rddata_16" BEL "dfi_dfi_p3_rddata_17" BEL
        "dfi_dfi_p3_rddata_18" BEL "dfi_dfi_p3_rddata_19" BEL
        "dfi_dfi_p3_rddata_20" BEL "dfi_dfi_p3_rddata_21" BEL
        "dfi_dfi_p3_rddata_22" BEL "dfi_dfi_p3_rddata_23" BEL
        "dfi_dfi_p3_rddata_24" BEL "dfi_dfi_p3_rddata_25" BEL
        "dfi_dfi_p3_rddata_26" BEL "dfi_dfi_p3_rddata_27" BEL
        "dfi_dfi_p3_rddata_28" BEL "dfi_dfi_p3_rddata_29" BEL
        "dfi_dfi_p3_rddata_30" BEL "dfi_dfi_p3_rddata_31" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "dfi_dfi_p0_rddata_0" BEL "dfi_dfi_p0_rddata_1" BEL
        "dfi_dfi_p0_rddata_2" BEL "dfi_dfi_p0_rddata_3" BEL
        "dfi_dfi_p0_rddata_4" BEL "dfi_dfi_p0_rddata_5" BEL
        "dfi_dfi_p0_rddata_6" BEL "dfi_dfi_p0_rddata_7" BEL
        "dfi_dfi_p0_rddata_8" BEL "dfi_dfi_p0_rddata_9" BEL
        "dfi_dfi_p0_rddata_10" BEL "dfi_dfi_p0_rddata_11" BEL
        "dfi_dfi_p0_rddata_12" BEL "dfi_dfi_p0_rddata_13" BEL
        "dfi_dfi_p0_rddata_14" BEL "dfi_dfi_p0_rddata_15" BEL
        "dfi_dfi_p0_rddata_16" BEL "dfi_dfi_p0_rddata_17" BEL
        "dfi_dfi_p0_rddata_18" BEL "dfi_dfi_p0_rddata_19" BEL
        "dfi_dfi_p0_rddata_20" BEL "dfi_dfi_p0_rddata_21" BEL
        "dfi_dfi_p0_rddata_22" BEL "dfi_dfi_p0_rddata_23" BEL
        "dfi_dfi_p0_rddata_24" BEL "dfi_dfi_p0_rddata_25" BEL
        "dfi_dfi_p0_rddata_26" BEL "dfi_dfi_p0_rddata_27" BEL
        "dfi_dfi_p0_rddata_28" BEL "dfi_dfi_p0_rddata_29" BEL
        "dfi_dfi_p0_rddata_30" BEL "dfi_dfi_p0_rddata_31" BEL
        "dfi_dfi_p1_rddata_0" BEL "dfi_dfi_p1_rddata_1" BEL
        "dfi_dfi_p1_rddata_2" BEL "dfi_dfi_p1_rddata_3" BEL
        "dfi_dfi_p1_rddata_4" BEL "dfi_dfi_p1_rddata_5" BEL
        "dfi_dfi_p1_rddata_6" BEL "dfi_dfi_p1_rddata_7" BEL
        "dfi_dfi_p1_rddata_8" BEL "dfi_dfi_p1_rddata_9" BEL
        "dfi_dfi_p1_rddata_10" BEL "dfi_dfi_p1_rddata_11" BEL
        "dfi_dfi_p1_rddata_12" BEL "dfi_dfi_p1_rddata_13" BEL
        "dfi_dfi_p1_rddata_14" BEL "dfi_dfi_p1_rddata_15" BEL
        "dfi_dfi_p1_rddata_16" BEL "dfi_dfi_p1_rddata_17" BEL
        "dfi_dfi_p1_rddata_18" BEL "dfi_dfi_p1_rddata_19" BEL
        "dfi_dfi_p1_rddata_20" BEL "dfi_dfi_p1_rddata_21" BEL
        "dfi_dfi_p1_rddata_22" BEL "dfi_dfi_p1_rddata_23" BEL
        "dfi_dfi_p1_rddata_24" BEL "dfi_dfi_p1_rddata_25" BEL
        "dfi_dfi_p1_rddata_26" BEL "dfi_dfi_p1_rddata_27" BEL
        "dfi_dfi_p1_rddata_28" BEL "dfi_dfi_p1_rddata_29" BEL
        "dfi_dfi_p1_rddata_30" BEL "dfi_dfi_p1_rddata_31" BEL
        "basesoc_sdram_phaseinjector2_status_0" BEL
        "basesoc_sdram_phaseinjector2_status_1" BEL
        "basesoc_sdram_phaseinjector2_status_2" BEL
        "basesoc_sdram_phaseinjector2_status_3" BEL
        "basesoc_sdram_phaseinjector2_status_4" BEL
        "basesoc_sdram_phaseinjector2_status_5" BEL
        "basesoc_sdram_phaseinjector2_status_6" BEL
        "basesoc_sdram_phaseinjector2_status_7" BEL
        "basesoc_sdram_phaseinjector2_status_8" BEL
        "basesoc_sdram_phaseinjector2_status_9" BEL
        "basesoc_sdram_phaseinjector2_status_10" BEL
        "basesoc_sdram_phaseinjector2_status_11" BEL
        "basesoc_sdram_phaseinjector2_status_12" BEL
        "basesoc_sdram_phaseinjector2_status_13" BEL
        "basesoc_sdram_phaseinjector2_status_14" BEL
        "basesoc_sdram_phaseinjector2_status_15" BEL
        "basesoc_sdram_phaseinjector2_status_16" BEL
        "basesoc_sdram_phaseinjector2_status_17" BEL
        "basesoc_sdram_phaseinjector2_status_18" BEL
        "basesoc_sdram_phaseinjector2_status_19" BEL
        "basesoc_sdram_phaseinjector2_status_20" BEL
        "basesoc_sdram_phaseinjector2_status_21" BEL
        "basesoc_sdram_phaseinjector2_status_22" BEL
        "basesoc_sdram_phaseinjector2_status_23" BEL
        "basesoc_sdram_phaseinjector2_status_24" BEL
        "basesoc_sdram_phaseinjector2_status_25" BEL
        "basesoc_sdram_phaseinjector2_status_26" BEL
        "basesoc_sdram_phaseinjector2_status_27" BEL
        "basesoc_sdram_phaseinjector2_status_28" BEL
        "basesoc_sdram_phaseinjector2_status_29" BEL
        "basesoc_sdram_phaseinjector2_status_30" BEL
        "basesoc_sdram_phaseinjector2_status_31" BEL
        "basesoc_sdram_phaseinjector3_status_0" BEL
        "basesoc_sdram_phaseinjector3_status_1" BEL
        "basesoc_sdram_phaseinjector3_status_2" BEL
        "basesoc_sdram_phaseinjector3_status_3" BEL
        "basesoc_sdram_phaseinjector3_status_4" BEL
        "basesoc_sdram_phaseinjector3_status_5" BEL
        "basesoc_sdram_phaseinjector3_status_6" BEL
        "basesoc_sdram_phaseinjector3_status_7" BEL
        "basesoc_sdram_phaseinjector3_status_8" BEL
        "basesoc_sdram_phaseinjector3_status_9" BEL
        "basesoc_sdram_phaseinjector3_status_10" BEL
        "basesoc_sdram_phaseinjector3_status_11" BEL
        "basesoc_sdram_phaseinjector3_status_12" BEL
        "basesoc_sdram_phaseinjector3_status_13" BEL
        "basesoc_sdram_phaseinjector3_status_14" BEL
        "basesoc_sdram_phaseinjector3_status_15" BEL
        "basesoc_sdram_phaseinjector3_status_16" BEL
        "basesoc_sdram_phaseinjector3_status_17" BEL
        "basesoc_sdram_phaseinjector3_status_18" BEL
        "basesoc_sdram_phaseinjector3_status_19" BEL
        "basesoc_sdram_phaseinjector3_status_20" BEL
        "basesoc_sdram_phaseinjector3_status_21" BEL
        "basesoc_sdram_phaseinjector3_status_22" BEL
        "basesoc_sdram_phaseinjector3_status_23" BEL
        "basesoc_sdram_phaseinjector3_status_24" BEL
        "basesoc_sdram_phaseinjector3_status_25" BEL
        "basesoc_sdram_phaseinjector3_status_26" BEL
        "basesoc_sdram_phaseinjector3_status_27" BEL
        "basesoc_sdram_phaseinjector3_status_28" BEL
        "basesoc_sdram_phaseinjector3_status_29" BEL
        "basesoc_sdram_phaseinjector3_status_30" BEL
        "basesoc_sdram_phaseinjector3_status_31" BEL
        "basesoc_sdram_phaseinjector1_status_0" BEL
        "basesoc_sdram_phaseinjector1_status_1" BEL
        "basesoc_sdram_phaseinjector1_status_2" BEL
        "basesoc_sdram_phaseinjector1_status_3" BEL
        "basesoc_sdram_phaseinjector1_status_4" BEL
        "basesoc_sdram_phaseinjector1_status_5" BEL
        "basesoc_sdram_phaseinjector1_status_6" BEL
        "basesoc_sdram_phaseinjector1_status_7" BEL
        "basesoc_sdram_phaseinjector1_status_8" BEL
        "basesoc_sdram_phaseinjector1_status_9" BEL
        "basesoc_sdram_phaseinjector1_status_10" BEL
        "basesoc_sdram_phaseinjector1_status_11" BEL
        "basesoc_sdram_phaseinjector1_status_12" BEL
        "basesoc_sdram_phaseinjector1_status_13" BEL
        "basesoc_sdram_phaseinjector1_status_14" BEL
        "basesoc_sdram_phaseinjector1_status_15" BEL
        "basesoc_sdram_phaseinjector1_status_16" BEL
        "basesoc_sdram_phaseinjector1_status_17" BEL
        "basesoc_sdram_phaseinjector1_status_18" BEL
        "basesoc_sdram_phaseinjector1_status_19" BEL
        "basesoc_sdram_phaseinjector1_status_20" BEL
        "basesoc_sdram_phaseinjector1_status_21" BEL
        "basesoc_sdram_phaseinjector1_status_22" BEL
        "basesoc_sdram_phaseinjector1_status_23" BEL
        "basesoc_sdram_phaseinjector1_status_24" BEL
        "basesoc_sdram_phaseinjector1_status_25" BEL
        "basesoc_sdram_phaseinjector1_status_26" BEL
        "basesoc_sdram_phaseinjector1_status_27" BEL
        "basesoc_sdram_phaseinjector1_status_28" BEL
        "basesoc_sdram_phaseinjector1_status_29" BEL
        "basesoc_sdram_phaseinjector1_status_30" BEL
        "basesoc_sdram_phaseinjector1_status_31" BEL
        "basesoc_sdram_phaseinjector0_status_0" BEL
        "basesoc_sdram_phaseinjector0_status_1" BEL
        "basesoc_sdram_phaseinjector0_status_2" BEL
        "basesoc_sdram_phaseinjector0_status_3" BEL
        "basesoc_sdram_phaseinjector0_status_4" BEL
        "basesoc_sdram_phaseinjector0_status_5" BEL
        "basesoc_sdram_phaseinjector0_status_6" BEL
        "basesoc_sdram_phaseinjector0_status_7" BEL
        "basesoc_sdram_phaseinjector0_status_8" BEL
        "basesoc_sdram_phaseinjector0_status_9" BEL
        "basesoc_sdram_phaseinjector0_status_10" BEL
        "basesoc_sdram_phaseinjector0_status_11" BEL
        "basesoc_sdram_phaseinjector0_status_12" BEL
        "basesoc_sdram_phaseinjector0_status_13" BEL
        "basesoc_sdram_phaseinjector0_status_14" BEL
        "basesoc_sdram_phaseinjector0_status_15" BEL
        "basesoc_sdram_phaseinjector0_status_16" BEL
        "basesoc_sdram_phaseinjector0_status_17" BEL
        "basesoc_sdram_phaseinjector0_status_18" BEL
        "basesoc_sdram_phaseinjector0_status_19" BEL
        "basesoc_sdram_phaseinjector0_status_20" BEL
        "basesoc_sdram_phaseinjector0_status_21" BEL
        "basesoc_sdram_phaseinjector0_status_22" BEL
        "basesoc_sdram_phaseinjector0_status_23" BEL
        "basesoc_sdram_phaseinjector0_status_24" BEL
        "basesoc_sdram_phaseinjector0_status_25" BEL
        "basesoc_sdram_phaseinjector0_status_26" BEL
        "basesoc_sdram_phaseinjector0_status_27" BEL
        "basesoc_sdram_phaseinjector0_status_28" BEL
        "basesoc_sdram_phaseinjector0_status_29" BEL
        "basesoc_sdram_phaseinjector0_status_30" BEL
        "basesoc_sdram_phaseinjector0_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "basesoc_sdram_dfi_p0_bank_0" BEL "basesoc_sdram_dfi_p0_bank_1" BEL
        "basesoc_sdram_dfi_p0_bank_2" BEL "basesoc_sdram_dfi_p1_bank_0" BEL
        "basesoc_sdram_dfi_p1_bank_1" BEL "basesoc_sdram_dfi_p1_bank_2" BEL
        "basesoc_sdram_bandwidth_cmd_valid" BEL
        "basesoc_sdram_bandwidth_cmd_is_read" BEL
        "basesoc_sdram_bandwidth_cmd_is_write" BEL
        "basesoc_sdram_dfi_p0_address_0" BEL "basesoc_sdram_dfi_p0_address_1"
        BEL "basesoc_sdram_dfi_p0_address_2" BEL
        "basesoc_sdram_dfi_p0_address_3" BEL "basesoc_sdram_dfi_p0_address_4"
        BEL "basesoc_sdram_dfi_p0_address_5" BEL
        "basesoc_sdram_dfi_p0_address_6" BEL "basesoc_sdram_dfi_p0_address_7"
        BEL "basesoc_sdram_dfi_p0_address_8" BEL
        "basesoc_sdram_dfi_p0_address_9" BEL "basesoc_sdram_dfi_p0_address_10"
        BEL "basesoc_sdram_dfi_p0_address_11" BEL
        "basesoc_sdram_dfi_p0_address_12" BEL
        "basesoc_sdram_dfi_p0_address_13" BEL "basesoc_sdram_dfi_p1_address_0"
        BEL "basesoc_sdram_dfi_p1_address_1" BEL
        "basesoc_sdram_dfi_p1_address_2" BEL "basesoc_sdram_dfi_p1_address_3"
        BEL "basesoc_sdram_dfi_p1_address_4" BEL
        "basesoc_sdram_dfi_p1_address_5" BEL "basesoc_sdram_dfi_p1_address_6"
        BEL "basesoc_sdram_dfi_p1_address_7" BEL
        "basesoc_sdram_dfi_p1_address_8" BEL "basesoc_sdram_dfi_p1_address_9"
        BEL "basesoc_sdram_dfi_p1_address_10" BEL
        "basesoc_sdram_dfi_p1_address_11" BEL
        "basesoc_sdram_dfi_p1_address_12" BEL
        "basesoc_sdram_dfi_p1_address_13" BEL "opsisi2c_state_FSM_FFd4" BEL
        "opsisi2c_state_FSM_FFd1" BEL "opsisi2c_state_FSM_FFd3" BEL
        "opsisi2c_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd1" BEL
        "multiplexer_state_FSM_FFd3" BEL "multiplexer_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL "front_panel_count_1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL "front_panel_count_0" BEL
        "front_panel_count_2" BEL "front_panel_count_3" BEL
        "front_panel_count_6" BEL "front_panel_count_4" BEL
        "front_panel_count_5" BEL "front_panel_count_9" BEL
        "front_panel_count_7" BEL "front_panel_count_8" BEL
        "front_panel_count_12" BEL "front_panel_count_10" BEL
        "front_panel_count_11" BEL "front_panel_count_13" BEL
        "front_panel_count_14" BEL "front_panel_count_17" BEL
        "front_panel_count_15" BEL "front_panel_count_16" BEL
        "front_panel_count_20" BEL "front_panel_count_18" BEL
        "front_panel_count_19" BEL "front_panel_count_23" BEL
        "front_panel_count_21" BEL "front_panel_count_22" BEL
        "front_panel_count_24" BEL "front_panel_count_25" BEL "crg_por_0" BEL
        "crg_por_1" BEL "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL
        "crg_por_5" BEL "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL
        "crg_por_9" BEL "crg_por_10" BEL "basesoc_sdram_timer_count_1" BEL
        "basesoc_sdram_timer_count_0" BEL "basesoc_sdram_timer_count_4" BEL
        "basesoc_sdram_timer_count_2" BEL "basesoc_sdram_timer_count_3" BEL
        "basesoc_sdram_timer_count_7" BEL "basesoc_sdram_timer_count_5" BEL
        "basesoc_sdram_timer_count_6" BEL "basesoc_sdram_timer_count_8" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL "basesoc_counter_0"
        BEL "basesoc_counter_1" BEL "basesoc_ctrl_bus_errors_0" BEL
        "basesoc_ctrl_bus_errors_1" BEL "basesoc_ctrl_bus_errors_2" BEL
        "basesoc_ctrl_bus_errors_3" BEL "basesoc_ctrl_bus_errors_4" BEL
        "basesoc_ctrl_bus_errors_5" BEL "basesoc_ctrl_bus_errors_6" BEL
        "basesoc_ctrl_bus_errors_7" BEL "basesoc_ctrl_bus_errors_8" BEL
        "basesoc_ctrl_bus_errors_9" BEL "basesoc_ctrl_bus_errors_10" BEL
        "basesoc_ctrl_bus_errors_11" BEL "basesoc_ctrl_bus_errors_12" BEL
        "basesoc_ctrl_bus_errors_13" BEL "basesoc_ctrl_bus_errors_14" BEL
        "basesoc_ctrl_bus_errors_15" BEL "basesoc_ctrl_bus_errors_16" BEL
        "basesoc_ctrl_bus_errors_17" BEL "basesoc_ctrl_bus_errors_18" BEL
        "basesoc_ctrl_bus_errors_19" BEL "basesoc_ctrl_bus_errors_20" BEL
        "basesoc_ctrl_bus_errors_21" BEL "basesoc_ctrl_bus_errors_22" BEL
        "basesoc_ctrl_bus_errors_23" BEL "basesoc_ctrl_bus_errors_24" BEL
        "basesoc_ctrl_bus_errors_25" BEL "basesoc_ctrl_bus_errors_26" BEL
        "basesoc_ctrl_bus_errors_27" BEL "basesoc_ctrl_bus_errors_28" BEL
        "basesoc_ctrl_bus_errors_29" BEL "basesoc_ctrl_bus_errors_30" BEL
        "basesoc_ctrl_bus_errors_31" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_bitcount_0" BEL
        "suart_tx_bitcount_1" BEL "suart_tx_bitcount_2" BEL
        "suart_tx_bitcount_3" BEL "suart_rx_bitcount_0" BEL
        "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_tx_fifo_level0_0" BEL
        "suart_tx_fifo_level0_1" BEL "suart_tx_fifo_level0_2" BEL
        "suart_tx_fifo_level0_3" BEL "suart_tx_fifo_level0_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "suart_rx_fifo_level0_0" BEL "suart_rx_fifo_level0_1" BEL
        "suart_rx_fifo_level0_2" BEL "suart_rx_fifo_level0_3" BEL
        "suart_rx_fifo_level0_4" BEL "suart_rx_fifo_consume_0" BEL
        "suart_rx_fifo_consume_1" BEL "suart_rx_fifo_consume_2" BEL
        "suart_rx_fifo_consume_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "basesoc_sdram_bandwidth_nreads_0" BEL
        "basesoc_sdram_bandwidth_nreads_1" BEL
        "basesoc_sdram_bandwidth_nreads_2" BEL
        "basesoc_sdram_bandwidth_nreads_3" BEL
        "basesoc_sdram_bandwidth_nreads_4" BEL
        "basesoc_sdram_bandwidth_nreads_5" BEL
        "basesoc_sdram_bandwidth_nreads_6" BEL
        "basesoc_sdram_bandwidth_nreads_7" BEL
        "basesoc_sdram_bandwidth_nreads_8" BEL
        "basesoc_sdram_bandwidth_nreads_9" BEL
        "basesoc_sdram_bandwidth_nreads_10" BEL
        "basesoc_sdram_bandwidth_nreads_11" BEL
        "basesoc_sdram_bandwidth_nreads_12" BEL
        "basesoc_sdram_bandwidth_nreads_13" BEL
        "basesoc_sdram_bandwidth_nreads_14" BEL
        "basesoc_sdram_bandwidth_nreads_15" BEL
        "basesoc_sdram_bandwidth_nreads_16" BEL
        "basesoc_sdram_bandwidth_nreads_17" BEL
        "basesoc_sdram_bandwidth_nreads_18" BEL
        "basesoc_sdram_bandwidth_nreads_19" BEL
        "basesoc_sdram_bandwidth_nreads_20" BEL
        "basesoc_sdram_bandwidth_nreads_21" BEL
        "basesoc_sdram_bandwidth_nreads_22" BEL
        "basesoc_sdram_bandwidth_nreads_23" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "basesoc_sdram_twtrcon_count_0" BEL "basesoc_sdram_twtrcon_count_1"
        BEL "basesoc_sdram_twtrcon_count_2" BEL
        "basesoc_sdram_bandwidth_nwrites_0" BEL
        "basesoc_sdram_bandwidth_nwrites_1" BEL
        "basesoc_sdram_bandwidth_nwrites_2" BEL
        "basesoc_sdram_bandwidth_nwrites_3" BEL
        "basesoc_sdram_bandwidth_nwrites_4" BEL
        "basesoc_sdram_bandwidth_nwrites_5" BEL
        "basesoc_sdram_bandwidth_nwrites_6" BEL
        "basesoc_sdram_bandwidth_nwrites_7" BEL
        "basesoc_sdram_bandwidth_nwrites_8" BEL
        "basesoc_sdram_bandwidth_nwrites_9" BEL
        "basesoc_sdram_bandwidth_nwrites_10" BEL
        "basesoc_sdram_bandwidth_nwrites_11" BEL
        "basesoc_sdram_bandwidth_nwrites_12" BEL
        "basesoc_sdram_bandwidth_nwrites_13" BEL
        "basesoc_sdram_bandwidth_nwrites_14" BEL
        "basesoc_sdram_bandwidth_nwrites_15" BEL
        "basesoc_sdram_bandwidth_nwrites_16" BEL
        "basesoc_sdram_bandwidth_nwrites_17" BEL
        "basesoc_sdram_bandwidth_nwrites_18" BEL
        "basesoc_sdram_bandwidth_nwrites_19" BEL
        "basesoc_sdram_bandwidth_nwrites_20" BEL
        "basesoc_sdram_bandwidth_nwrites_21" BEL
        "basesoc_sdram_bandwidth_nwrites_22" BEL
        "basesoc_sdram_bandwidth_nwrites_23" BEL "basesoc_count_1" BEL
        "basesoc_count_0" BEL "basesoc_count_2" BEL "basesoc_count_3" BEL
        "basesoc_count_6" BEL "basesoc_count_4" BEL "basesoc_count_5" BEL
        "basesoc_count_9" BEL "basesoc_count_7" BEL "basesoc_count_8" BEL
        "basesoc_count_12" BEL "basesoc_count_10" BEL "basesoc_count_11" BEL
        "basesoc_count_13" BEL "basesoc_count_14" BEL "basesoc_count_17" BEL
        "basesoc_count_15" BEL "basesoc_count_16" BEL
        "refresher_state_FSM_FFd2" BEL "basesoc_count_18" BEL
        "basesoc_count_19" BEL "refresher_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd3" BEL
        "cache_state_FSM_FFd2" BEL "cache_state_FSM_FFd1" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "bankmachine1_state_FSM_FFd1" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine4_state_FSM_FFd1" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd1" BEL "bankmachine7_state_FSM_FFd3" BEL
        "bankmachine7_state_FSM_FFd2" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL
        "VexRiscv/_zz_202__2" BEL "VexRiscv/_zz_202__1" BEL
        "VexRiscv/_zz_202__0" BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_3"
        BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_2" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_1" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_0" BEL
        "VexRiscv/CsrPlugin_mtval_31" BEL "VexRiscv/CsrPlugin_mtval_30" BEL
        "VexRiscv/CsrPlugin_mtval_29" BEL "VexRiscv/CsrPlugin_mtval_28" BEL
        "VexRiscv/CsrPlugin_mtval_27" BEL "VexRiscv/CsrPlugin_mtval_26" BEL
        "VexRiscv/CsrPlugin_mtval_25" BEL "VexRiscv/CsrPlugin_mtval_24" BEL
        "VexRiscv/CsrPlugin_mtval_23" BEL "VexRiscv/CsrPlugin_mtval_22" BEL
        "VexRiscv/CsrPlugin_mtval_21" BEL "VexRiscv/CsrPlugin_mtval_20" BEL
        "VexRiscv/CsrPlugin_mtval_19" BEL "VexRiscv/CsrPlugin_mtval_18" BEL
        "VexRiscv/CsrPlugin_mtval_17" BEL "VexRiscv/CsrPlugin_mtval_16" BEL
        "VexRiscv/CsrPlugin_mtval_15" BEL "VexRiscv/CsrPlugin_mtval_14" BEL
        "VexRiscv/CsrPlugin_mtval_13" BEL "VexRiscv/CsrPlugin_mtval_12" BEL
        "VexRiscv/CsrPlugin_mtval_11" BEL "VexRiscv/CsrPlugin_mtval_10" BEL
        "VexRiscv/CsrPlugin_mtval_9" BEL "VexRiscv/CsrPlugin_mtval_8" BEL
        "VexRiscv/CsrPlugin_mtval_7" BEL "VexRiscv/CsrPlugin_mtval_6" BEL
        "VexRiscv/CsrPlugin_mtval_5" BEL "VexRiscv/CsrPlugin_mtval_4" BEL
        "VexRiscv/CsrPlugin_mtval_3" BEL "VexRiscv/CsrPlugin_mtval_2" BEL
        "VexRiscv/CsrPlugin_mtval_1" BEL "VexRiscv/CsrPlugin_mtval_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_wr" BEL
        "VexRiscv/execute_to_memory_MEMORY_STORE" BEL
        "VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_STORE" BEL
        "VexRiscv/CsrPlugin_mstatus_MIE" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_1" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_0" BEL
        "VexRiscv/CsrPlugin_mstatus_MPIE" BEL "VexRiscv/CsrPlugin_mepc_31" BEL
        "VexRiscv/CsrPlugin_mepc_30" BEL "VexRiscv/CsrPlugin_mepc_29" BEL
        "VexRiscv/CsrPlugin_mepc_28" BEL "VexRiscv/CsrPlugin_mepc_27" BEL
        "VexRiscv/CsrPlugin_mepc_26" BEL "VexRiscv/CsrPlugin_mepc_25" BEL
        "VexRiscv/CsrPlugin_mepc_24" BEL "VexRiscv/CsrPlugin_mepc_23" BEL
        "VexRiscv/CsrPlugin_mepc_22" BEL "VexRiscv/CsrPlugin_mepc_21" BEL
        "VexRiscv/CsrPlugin_mepc_20" BEL "VexRiscv/CsrPlugin_mepc_19" BEL
        "VexRiscv/CsrPlugin_mepc_18" BEL "VexRiscv/CsrPlugin_mepc_17" BEL
        "VexRiscv/CsrPlugin_mepc_16" BEL "VexRiscv/CsrPlugin_mepc_15" BEL
        "VexRiscv/CsrPlugin_mepc_14" BEL "VexRiscv/CsrPlugin_mepc_13" BEL
        "VexRiscv/CsrPlugin_mepc_12" BEL "VexRiscv/CsrPlugin_mepc_11" BEL
        "VexRiscv/CsrPlugin_mepc_10" BEL "VexRiscv/CsrPlugin_mepc_9" BEL
        "VexRiscv/CsrPlugin_mepc_8" BEL "VexRiscv/CsrPlugin_mepc_7" BEL
        "VexRiscv/CsrPlugin_mepc_6" BEL "VexRiscv/CsrPlugin_mepc_5" BEL
        "VexRiscv/CsrPlugin_mepc_4" BEL "VexRiscv/CsrPlugin_mepc_3" BEL
        "VexRiscv/CsrPlugin_mepc_2" BEL "VexRiscv/CsrPlugin_mepc_1" BEL
        "VexRiscv/CsrPlugin_mepc_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/_zz_200__31" BEL "VexRiscv/_zz_200__30" BEL
        "VexRiscv/_zz_200__29" BEL "VexRiscv/_zz_200__28" BEL
        "VexRiscv/_zz_200__27" BEL "VexRiscv/_zz_200__26" BEL
        "VexRiscv/_zz_200__25" BEL "VexRiscv/_zz_200__24" BEL
        "VexRiscv/_zz_200__23" BEL "VexRiscv/_zz_200__22" BEL
        "VexRiscv/_zz_200__21" BEL "VexRiscv/_zz_200__20" BEL
        "VexRiscv/_zz_200__19" BEL "VexRiscv/_zz_200__18" BEL
        "VexRiscv/_zz_200__17" BEL "VexRiscv/_zz_200__16" BEL
        "VexRiscv/_zz_200__15" BEL "VexRiscv/_zz_200__14" BEL
        "VexRiscv/_zz_200__13" BEL "VexRiscv/_zz_200__12" BEL
        "VexRiscv/_zz_200__11" BEL "VexRiscv/_zz_200__10" BEL
        "VexRiscv/_zz_200__9" BEL "VexRiscv/_zz_200__8" BEL
        "VexRiscv/_zz_200__7" BEL "VexRiscv/_zz_200__6" BEL
        "VexRiscv/_zz_200__5" BEL "VexRiscv/_zz_200__4" BEL
        "VexRiscv/_zz_200__3" BEL "VexRiscv/_zz_200__2" BEL
        "VexRiscv/_zz_200__1" BEL "VexRiscv/_zz_200__0" BEL
        "VexRiscv/CsrPlugin_mie_MSIE" BEL "VexRiscv/CsrPlugin_mie_MTIE" BEL
        "VexRiscv/CsrPlugin_mie_MEIE" BEL "VexRiscv/CsrPlugin_mtvec_base_29"
        BEL "VexRiscv/CsrPlugin_mtvec_base_28" BEL
        "VexRiscv/CsrPlugin_mtvec_base_27" BEL
        "VexRiscv/CsrPlugin_mtvec_base_26" BEL
        "VexRiscv/CsrPlugin_mtvec_base_25" BEL
        "VexRiscv/CsrPlugin_mtvec_base_24" BEL
        "VexRiscv/CsrPlugin_mtvec_base_23" BEL
        "VexRiscv/CsrPlugin_mtvec_base_22" BEL
        "VexRiscv/CsrPlugin_mtvec_base_21" BEL
        "VexRiscv/CsrPlugin_mtvec_base_20" BEL
        "VexRiscv/CsrPlugin_mtvec_base_19" BEL
        "VexRiscv/CsrPlugin_mtvec_base_18" BEL
        "VexRiscv/CsrPlugin_mtvec_base_17" BEL
        "VexRiscv/CsrPlugin_mtvec_base_16" BEL
        "VexRiscv/CsrPlugin_mtvec_base_15" BEL
        "VexRiscv/CsrPlugin_mtvec_base_14" BEL
        "VexRiscv/CsrPlugin_mtvec_base_13" BEL
        "VexRiscv/CsrPlugin_mtvec_base_12" BEL
        "VexRiscv/CsrPlugin_mtvec_base_11" BEL
        "VexRiscv/CsrPlugin_mtvec_base_10" BEL
        "VexRiscv/CsrPlugin_mtvec_base_9" BEL
        "VexRiscv/CsrPlugin_mtvec_base_8" BEL
        "VexRiscv/CsrPlugin_mtvec_base_7" BEL
        "VexRiscv/CsrPlugin_mtvec_base_6" BEL
        "VexRiscv/CsrPlugin_mtvec_base_5" BEL
        "VexRiscv/CsrPlugin_mtvec_base_4" BEL
        "VexRiscv/CsrPlugin_mtvec_base_3" BEL
        "VexRiscv/CsrPlugin_mtvec_base_2" BEL
        "VexRiscv/CsrPlugin_mtvec_base_1" BEL
        "VexRiscv/CsrPlugin_mtvec_base_0" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_31" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_30" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_29" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_28" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_27" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_26" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_25" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_24" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_23" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_22" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_21" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_20" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_19" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_18" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_17" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_16" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_15" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_14" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_13" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_12" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_11" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_10" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_9" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_8" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_7" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_6" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_5" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_4" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_3" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_2" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_1" BEL
        "VexRiscv/decode_to_execute_RS1_31" BEL
        "VexRiscv/decode_to_execute_RS1_30" BEL
        "VexRiscv/decode_to_execute_RS1_29" BEL
        "VexRiscv/decode_to_execute_RS1_28" BEL
        "VexRiscv/decode_to_execute_RS1_27" BEL
        "VexRiscv/decode_to_execute_RS1_26" BEL
        "VexRiscv/decode_to_execute_RS1_25" BEL
        "VexRiscv/decode_to_execute_RS1_24" BEL
        "VexRiscv/decode_to_execute_RS1_23" BEL
        "VexRiscv/decode_to_execute_RS1_22" BEL
        "VexRiscv/decode_to_execute_RS1_21" BEL
        "VexRiscv/decode_to_execute_RS1_20" BEL
        "VexRiscv/decode_to_execute_RS1_19" BEL
        "VexRiscv/decode_to_execute_RS1_18" BEL
        "VexRiscv/decode_to_execute_RS1_17" BEL
        "VexRiscv/decode_to_execute_RS1_16" BEL
        "VexRiscv/decode_to_execute_RS1_15" BEL
        "VexRiscv/decode_to_execute_RS1_14" BEL
        "VexRiscv/decode_to_execute_RS1_13" BEL
        "VexRiscv/decode_to_execute_RS1_12" BEL
        "VexRiscv/decode_to_execute_RS1_11" BEL
        "VexRiscv/decode_to_execute_RS1_10" BEL
        "VexRiscv/decode_to_execute_RS1_9" BEL
        "VexRiscv/decode_to_execute_RS1_8" BEL
        "VexRiscv/decode_to_execute_RS1_7" BEL
        "VexRiscv/decode_to_execute_RS1_6" BEL
        "VexRiscv/decode_to_execute_RS1_5" BEL
        "VexRiscv/decode_to_execute_RS1_4" BEL
        "VexRiscv/decode_to_execute_RS1_3" BEL
        "VexRiscv/decode_to_execute_RS1_2" BEL
        "VexRiscv/decode_to_execute_RS1_1" BEL
        "VexRiscv/decode_to_execute_RS1_0" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_64" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_63" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_62" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_61" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_60" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_59" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_58" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_57" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_56" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_55" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_54" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_53" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_52" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_51" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_50" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_49" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_48" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_47" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_46" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_45" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_44" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_43" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_42" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_41" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_40" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_39" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_38" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_37" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_36" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_35" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_34" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_33" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_0" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_4" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_3" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_2" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_1" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_0" BEL
        "VexRiscv/decode_to_execute_RS2_31" BEL
        "VexRiscv/decode_to_execute_RS2_30" BEL
        "VexRiscv/decode_to_execute_RS2_29" BEL
        "VexRiscv/decode_to_execute_RS2_28" BEL
        "VexRiscv/decode_to_execute_RS2_27" BEL
        "VexRiscv/decode_to_execute_RS2_26" BEL
        "VexRiscv/decode_to_execute_RS2_25" BEL
        "VexRiscv/decode_to_execute_RS2_24" BEL
        "VexRiscv/decode_to_execute_RS2_23" BEL
        "VexRiscv/decode_to_execute_RS2_22" BEL
        "VexRiscv/decode_to_execute_RS2_21" BEL
        "VexRiscv/decode_to_execute_RS2_20" BEL
        "VexRiscv/decode_to_execute_RS2_19" BEL
        "VexRiscv/decode_to_execute_RS2_18" BEL
        "VexRiscv/decode_to_execute_RS2_17" BEL
        "VexRiscv/decode_to_execute_RS2_16" BEL
        "VexRiscv/decode_to_execute_RS2_15" BEL
        "VexRiscv/decode_to_execute_RS2_14" BEL
        "VexRiscv/decode_to_execute_RS2_13" BEL
        "VexRiscv/decode_to_execute_RS2_12" BEL
        "VexRiscv/decode_to_execute_RS2_11" BEL
        "VexRiscv/decode_to_execute_RS2_10" BEL
        "VexRiscv/decode_to_execute_RS2_9" BEL
        "VexRiscv/decode_to_execute_RS2_8" BEL
        "VexRiscv/decode_to_execute_RS2_7" BEL
        "VexRiscv/decode_to_execute_RS2_6" BEL
        "VexRiscv/decode_to_execute_RS2_5" BEL
        "VexRiscv/decode_to_execute_RS2_4" BEL
        "VexRiscv/decode_to_execute_RS2_3" BEL
        "VexRiscv/decode_to_execute_RS2_2" BEL
        "VexRiscv/decode_to_execute_RS2_1" BEL
        "VexRiscv/decode_to_execute_RS2_0" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/writeBack_arbitration_isValid" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ENABLE" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID" BEL
        "VexRiscv/memory_to_writeBack_ENV_CTRL_0" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1" BEL
        "VexRiscv/execute_to_memory_IS_DIV" BEL
        "VexRiscv/execute_to_memory_IS_MUL" BEL
        "VexRiscv/execute_to_memory_MEMORY_ENABLE" BEL
        "VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/execute_to_memory_BRANCH_DO" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_VALID" BEL
        "VexRiscv/execute_to_memory_ENV_CTRL_0" BEL
        "VexRiscv/memory_to_writeBack_PC_31" BEL
        "VexRiscv/memory_to_writeBack_PC_30" BEL
        "VexRiscv/memory_to_writeBack_PC_29" BEL
        "VexRiscv/memory_to_writeBack_PC_28" BEL
        "VexRiscv/memory_to_writeBack_PC_27" BEL
        "VexRiscv/memory_to_writeBack_PC_26" BEL
        "VexRiscv/memory_to_writeBack_PC_25" BEL
        "VexRiscv/memory_to_writeBack_PC_24" BEL
        "VexRiscv/memory_to_writeBack_PC_23" BEL
        "VexRiscv/memory_to_writeBack_PC_22" BEL
        "VexRiscv/memory_to_writeBack_PC_21" BEL
        "VexRiscv/memory_to_writeBack_PC_20" BEL
        "VexRiscv/memory_to_writeBack_PC_19" BEL
        "VexRiscv/memory_to_writeBack_PC_18" BEL
        "VexRiscv/memory_to_writeBack_PC_17" BEL
        "VexRiscv/memory_to_writeBack_PC_16" BEL
        "VexRiscv/memory_to_writeBack_PC_15" BEL
        "VexRiscv/memory_to_writeBack_PC_14" BEL
        "VexRiscv/memory_to_writeBack_PC_13" BEL
        "VexRiscv/memory_to_writeBack_PC_12" BEL
        "VexRiscv/memory_to_writeBack_PC_11" BEL
        "VexRiscv/memory_to_writeBack_PC_10" BEL
        "VexRiscv/memory_to_writeBack_PC_9" BEL
        "VexRiscv/memory_to_writeBack_PC_8" BEL
        "VexRiscv/memory_to_writeBack_PC_7" BEL
        "VexRiscv/memory_to_writeBack_PC_6" BEL
        "VexRiscv/memory_to_writeBack_PC_5" BEL
        "VexRiscv/memory_to_writeBack_PC_4" BEL
        "VexRiscv/memory_to_writeBack_PC_3" BEL
        "VexRiscv/memory_to_writeBack_PC_2" BEL
        "VexRiscv/execute_to_memory_ALIGNEMENT_FAULT" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_31" BEL
        "VexRiscv/_zz_322__31" BEL "VexRiscv/_zz_322__30" BEL
        "VexRiscv/_zz_322__29" BEL "VexRiscv/_zz_322__28" BEL
        "VexRiscv/_zz_322__27" BEL "VexRiscv/_zz_322__26" BEL
        "VexRiscv/_zz_322__25" BEL "VexRiscv/_zz_322__24" BEL
        "VexRiscv/_zz_322__23" BEL "VexRiscv/_zz_322__22" BEL
        "VexRiscv/_zz_322__21" BEL "VexRiscv/_zz_322__20" BEL
        "VexRiscv/_zz_322__19" BEL "VexRiscv/_zz_322__18" BEL
        "VexRiscv/_zz_322__17" BEL "VexRiscv/_zz_322__16" BEL
        "VexRiscv/_zz_322__15" BEL "VexRiscv/_zz_322__14" BEL
        "VexRiscv/_zz_322__13" BEL "VexRiscv/_zz_322__12" BEL
        "VexRiscv/_zz_322__11" BEL "VexRiscv/_zz_322__10" BEL
        "VexRiscv/_zz_322__9" BEL "VexRiscv/_zz_322__8" BEL
        "VexRiscv/_zz_322__7" BEL "VexRiscv/_zz_322__6" BEL
        "VexRiscv/_zz_322__5" BEL "VexRiscv/_zz_322__4" BEL
        "VexRiscv/_zz_322__3" BEL "VexRiscv/_zz_322__2" BEL
        "VexRiscv/_zz_322__1" BEL "VexRiscv/execute_to_memory_PC_31" BEL
        "VexRiscv/execute_to_memory_PC_30" BEL
        "VexRiscv/execute_to_memory_PC_29" BEL
        "VexRiscv/execute_to_memory_PC_28" BEL
        "VexRiscv/execute_to_memory_PC_27" BEL
        "VexRiscv/execute_to_memory_PC_26" BEL
        "VexRiscv/execute_to_memory_PC_25" BEL
        "VexRiscv/execute_to_memory_PC_24" BEL
        "VexRiscv/execute_to_memory_PC_23" BEL
        "VexRiscv/execute_to_memory_PC_22" BEL
        "VexRiscv/execute_to_memory_PC_21" BEL
        "VexRiscv/execute_to_memory_PC_20" BEL
        "VexRiscv/execute_to_memory_PC_19" BEL
        "VexRiscv/execute_to_memory_PC_18" BEL
        "VexRiscv/execute_to_memory_PC_17" BEL
        "VexRiscv/execute_to_memory_PC_16" BEL
        "VexRiscv/execute_to_memory_PC_15" BEL
        "VexRiscv/execute_to_memory_PC_14" BEL
        "VexRiscv/execute_to_memory_PC_13" BEL
        "VexRiscv/execute_to_memory_PC_12" BEL
        "VexRiscv/execute_to_memory_PC_11" BEL
        "VexRiscv/execute_to_memory_PC_10" BEL
        "VexRiscv/execute_to_memory_PC_9" BEL
        "VexRiscv/execute_to_memory_PC_8" BEL
        "VexRiscv/execute_to_memory_PC_7" BEL
        "VexRiscv/execute_to_memory_PC_6" BEL
        "VexRiscv/execute_to_memory_PC_5" BEL
        "VexRiscv/execute_to_memory_PC_4" BEL
        "VexRiscv/execute_to_memory_PC_3" BEL
        "VexRiscv/execute_to_memory_PC_2" BEL "VexRiscv/_zz_162__4" BEL
        "VexRiscv/_zz_162__3" BEL "VexRiscv/_zz_162__2" BEL
        "VexRiscv/_zz_162__1" BEL "VexRiscv/_zz_162__0" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode" BEL
        "VexRiscv/_zz_114_" BEL
        "VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2" BEL
        "VexRiscv/decode_to_execute_PC_31" BEL
        "VexRiscv/decode_to_execute_PC_30" BEL
        "VexRiscv/decode_to_execute_PC_29" BEL
        "VexRiscv/decode_to_execute_PC_28" BEL
        "VexRiscv/decode_to_execute_PC_27" BEL
        "VexRiscv/decode_to_execute_PC_26" BEL
        "VexRiscv/decode_to_execute_PC_25" BEL
        "VexRiscv/decode_to_execute_PC_24" BEL
        "VexRiscv/decode_to_execute_PC_23" BEL
        "VexRiscv/decode_to_execute_PC_22" BEL
        "VexRiscv/decode_to_execute_PC_21" BEL
        "VexRiscv/decode_to_execute_PC_20" BEL
        "VexRiscv/decode_to_execute_PC_19" BEL
        "VexRiscv/decode_to_execute_PC_18" BEL
        "VexRiscv/decode_to_execute_PC_17" BEL
        "VexRiscv/decode_to_execute_PC_16" BEL
        "VexRiscv/decode_to_execute_PC_15" BEL
        "VexRiscv/decode_to_execute_PC_14" BEL
        "VexRiscv/decode_to_execute_PC_13" BEL
        "VexRiscv/decode_to_execute_PC_12" BEL
        "VexRiscv/decode_to_execute_PC_11" BEL
        "VexRiscv/decode_to_execute_PC_10" BEL
        "VexRiscv/decode_to_execute_PC_9" BEL
        "VexRiscv/decode_to_execute_PC_8" BEL
        "VexRiscv/decode_to_execute_PC_7" BEL
        "VexRiscv/decode_to_execute_PC_6" BEL
        "VexRiscv/decode_to_execute_PC_5" BEL
        "VexRiscv/decode_to_execute_PC_4" BEL
        "VexRiscv/decode_to_execute_PC_3" BEL
        "VexRiscv/decode_to_execute_PC_2" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_29" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_28" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_14" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_13" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_12" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_11" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_10" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_9" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_8" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_7" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4" BEL
        "VexRiscv/_zz_112_" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_29" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_28" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_14" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_13" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_12" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_11" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_10" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_9" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_8" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_7" BEL "VexRiscv/_zz_115__31"
        BEL "VexRiscv/_zz_115__30" BEL "VexRiscv/_zz_115__29" BEL
        "VexRiscv/_zz_115__28" BEL "VexRiscv/_zz_115__27" BEL
        "VexRiscv/_zz_115__26" BEL "VexRiscv/_zz_115__25" BEL
        "VexRiscv/_zz_115__24" BEL "VexRiscv/_zz_115__23" BEL
        "VexRiscv/_zz_115__22" BEL "VexRiscv/_zz_115__21" BEL
        "VexRiscv/_zz_115__20" BEL "VexRiscv/_zz_115__19" BEL
        "VexRiscv/_zz_115__18" BEL "VexRiscv/_zz_115__17" BEL
        "VexRiscv/_zz_115__16" BEL "VexRiscv/_zz_115__15" BEL
        "VexRiscv/_zz_115__14" BEL "VexRiscv/_zz_115__13" BEL
        "VexRiscv/_zz_115__12" BEL "VexRiscv/_zz_115__11" BEL
        "VexRiscv/_zz_115__10" BEL "VexRiscv/_zz_115__9" BEL
        "VexRiscv/_zz_115__8" BEL "VexRiscv/_zz_115__7" BEL
        "VexRiscv/_zz_115__6" BEL "VexRiscv/_zz_115__5" BEL
        "VexRiscv/_zz_115__4" BEL "VexRiscv/_zz_115__3" BEL
        "VexRiscv/_zz_115__2" BEL "VexRiscv/dBus_cmd_halfPipe_regs_ready" BEL
        "VexRiscv/CsrPlugin_hadException" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_booted" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_1" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_RS2_SIGNED" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE" BEL
        "VexRiscv/decode_to_execute_IS_RS1_SIGNED" BEL
        "VexRiscv/decode_to_execute_IS_DIV" BEL
        "VexRiscv/decode_to_execute_IS_MUL" BEL
        "VexRiscv/decode_to_execute_SRC_USE_SUB_LESS" BEL
        "VexRiscv/decode_to_execute_MEMORY_ENABLE" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_1" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_0" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC2_FORCE_ZERO" BEL
        "VexRiscv/decode_to_execute_CSR_WRITE_OPCODE" BEL
        "VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED" BEL
        "VexRiscv/decode_to_execute_ENV_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_CSR" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_0" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_31" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_30" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_29" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_28" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_27" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_26" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_25" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_24" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_23" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_22" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_21" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_20" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_19" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_18" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_17" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_16" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_15" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_14" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_13" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_12" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_11" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_10" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_9" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_8" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_needRevert" BEL
        "VexRiscv/CsrPlugin_mcause_interrupt" BEL "VexRiscv/_zz_163__31" BEL
        "VexRiscv/_zz_163__30" BEL "VexRiscv/_zz_163__29" BEL
        "VexRiscv/_zz_163__28" BEL "VexRiscv/_zz_163__27" BEL
        "VexRiscv/_zz_163__26" BEL "VexRiscv/_zz_163__25" BEL
        "VexRiscv/_zz_163__24" BEL "VexRiscv/_zz_163__23" BEL
        "VexRiscv/_zz_163__22" BEL "VexRiscv/_zz_163__21" BEL
        "VexRiscv/_zz_163__20" BEL "VexRiscv/_zz_163__19" BEL
        "VexRiscv/_zz_163__18" BEL "VexRiscv/_zz_163__17" BEL
        "VexRiscv/_zz_163__16" BEL "VexRiscv/_zz_163__15" BEL
        "VexRiscv/_zz_163__14" BEL "VexRiscv/_zz_163__13" BEL
        "VexRiscv/_zz_163__12" BEL "VexRiscv/_zz_163__11" BEL
        "VexRiscv/_zz_163__10" BEL "VexRiscv/_zz_163__9" BEL
        "VexRiscv/_zz_163__8" BEL "VexRiscv/_zz_163__7" BEL
        "VexRiscv/_zz_163__6" BEL "VexRiscv/_zz_163__5" BEL
        "VexRiscv/_zz_163__4" BEL "VexRiscv/_zz_163__3" BEL
        "VexRiscv/_zz_163__2" BEL "VexRiscv/_zz_163__1" BEL
        "VexRiscv/_zz_163__0" BEL "VexRiscv/_zz_149_" BEL
        "VexRiscv/externalInterruptArray_regNext_1" BEL
        "VexRiscv/externalInterruptArray_regNext_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/_zz_3_" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5" BEL
        "basesoc_sdram_cmd_payload_ras" BEL "suart_tx_busy" BEL
        "basesoc_zero_pending" BEL "opsis_i2c_data_drv" BEL "suart_tx_pending"
        BEL "suart_rx_busy" BEL "suart_rx_pending" BEL
        "suart_rx_fifo_readable" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "basesoc_sdram_bankmachine0_trascon_ready" BEL
        "basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine0_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine1_trascon_ready" BEL
        "basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trascon_ready" BEL
        "basesoc_sdram_bankmachine3_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine4_trccon_ready" BEL
        "basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine5_trccon_ready" BEL
        "basesoc_sdram_bankmachine5_trascon_ready" BEL
        "basesoc_sdram_bankmachine6_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine6_trascon_ready" BEL
        "basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine7_trccon_ready" BEL
        "basesoc_sdram_twtrcon_ready" BEL
        "basesoc_sdram_bankmachine7_trascon_ready" BEL
        "basesoc_sdram_trrdcon_ready" BEL "basesoc_grant" BEL
        "suart_tx_fifo_readable" BEL "opsis_i2c_sda_drv_reg" BEL "suart_tx"
        BEL "basesoc_sdram_bankmachine0_row_opened" BEL
        "basesoc_sdram_bankmachine1_row_opened" BEL
        "basesoc_sdram_bankmachine2_row_opened" BEL
        "basesoc_sdram_bankmachine3_row_opened" BEL
        "basesoc_sdram_bankmachine4_row_opened" BEL
        "basesoc_sdram_bankmachine5_row_opened" BEL
        "basesoc_sdram_bankmachine6_row_opened" BEL
        "basesoc_sdram_bankmachine7_row_opened" BEL
        "basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "basesoc_sdram_trrdcon_count" BEL "basesoc_sdram_time0_0" BEL
        "basesoc_sdram_time0_1" BEL "basesoc_sdram_time0_2" BEL
        "basesoc_sdram_time0_3" BEL "basesoc_sdram_time0_4" BEL
        "basesoc_sdram_time1_0" BEL "basesoc_sdram_time1_1" BEL
        "basesoc_sdram_time1_2" BEL "basesoc_sdram_time1_3" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_done" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0" BEL
        "VexRiscv/CsrPlugin_interrupt_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending" BEL
        "spiflash_clk" BEL "basesoc_bus_wishbone_ack" BEL
        "opsis_i2c_fx2_reset_storage_full" BEL "opsisi2c_storage_full" BEL
        "basesoc_eventmanager_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL "basesoc_en_storage_full" BEL
        "opsis_i2c_is_read" BEL "opsis_i2c_data_bit" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2" BEL
        "VexRiscv/memory_arbitration_isValid" BEL
        "VexRiscv/execute_arbitration_isValid" BEL
        "VexRiscv/execute_LightShifterPlugin_isActive" BEL
        "basesoc_sram_bus_ack" BEL "basesoc_sdram_cmd_payload_we" BEL
        "opsis_i2c_slave_addr_re" BEL "basesoc_interface_we" BEL
        "VexRiscv/CsrPlugin_mip_MSIP" BEL "VexRiscv/CsrPlugin_mip_MEIP" BEL
        "VexRiscv/CsrPlugin_interrupt_code_3" BEL "VexRiscv/_zz_203_" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack"
        BEL "VexRiscv/_zz_161_" BEL
        "VexRiscv/decode_to_execute_REGFILE_WRITE_VALID" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re11_FRB" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL "_n1197411_FRB" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB" BEL
        "_n120311_FRB" BEL "_n119921_FRB" BEL "_n119531_FRB" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4"
        BEL "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1"
        BEL "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3"
        BEL "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5"
        BEL "VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1" BEL
        "new_master_rdata_valid1_BRB0" BEL "new_master_rdata_valid2_BRB0" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3" BEL
        "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB5" BEL
        "new_master_rdata_valid2_BRB6" BEL "new_master_rdata_valid2_BRB7" BEL
        "new_master_rdata_valid2_BRB8" BEL "new_master_rdata_valid2_BRB9" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "basesoc_sdram_storage_full_0_1" BEL "basesoc_interface_we_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1" BEL
        "basesoc_interface_adr_1_1" BEL "basesoc_interface_adr_2_1" BEL
        "basesoc_sdram_storage_full_0_2" BEL "basesoc_sdram_storage_full_0_3"
        BEL "basesoc_sdram_storage_full_0_4" BEL
        "basesoc_sdram_storage_full_0_5" BEL "basesoc_interface_adr_5_1" BEL
        "basesoc_interface_we_2" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2" BEL "basesoc_grant_1"
        BEL "basesoc_interface_we_3" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem2_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<17>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19>" PIN
        "Mram_mem16_pins<13>" PIN "Mram_mem15_pins<13>" PIN
        "Mram_mem14_pins<13>" PIN "Mram_mem13_pins<13>" PIN
        "Mram_mem12_pins<13>" PIN "Mram_mem11_pins<13>" PIN
        "Mram_mem10_pins<13>" PIN "Mram_mem9_pins<13>" PIN
        "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>" PIN "Mram_mem6_pins<13>"
        PIN "Mram_mem5_pins<13>" PIN "Mram_mem4_pins<13>" PIN
        "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>" PIN "Mram_mem1_pins<13>"
        BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage6/SP" BEL
        "Mram_storage6/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "Mram_storage_21/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "basesoc_rom_bus_ack" BEL
        "basesoc_bus_wishbone_dat_r_0" BEL "basesoc_bus_wishbone_dat_r_1" BEL
        "basesoc_bus_wishbone_dat_r_2" BEL "basesoc_bus_wishbone_dat_r_3" BEL
        "basesoc_bus_wishbone_dat_r_4" BEL "basesoc_bus_wishbone_dat_r_5" BEL
        "basesoc_bus_wishbone_dat_r_6" BEL "basesoc_bus_wishbone_dat_r_7" BEL
        "basesoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "basesoc_sdram_cmd_payload_a_10" BEL "basesoc_sdram_cmd_payload_cas"
        BEL "basesoc_sdram_generator_done" BEL
        "basesoc_sdram_bandwidth_cmd_ready" BEL "basesoc_slave_sel_r_0" BEL
        "basesoc_slave_sel_r_1" BEL "basesoc_slave_sel_r_2" BEL
        "basesoc_slave_sel_r_3" BEL "basesoc_slave_sel_r_4" BEL
        "basesoc_csrbankarray_sel_r" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "basesoc_sdram_dfi_p0_we_n" BEL "basesoc_sdram_dfi_p0_cas_n" BEL
        "basesoc_sdram_dfi_p0_ras_n" BEL "basesoc_sdram_dfi_p1_cas_n" BEL
        "basesoc_sdram_dfi_p1_ras_n" BEL "basesoc_sdram_dfi_p1_we_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "basesoc_sdram_generator_counter_0" BEL
        "basesoc_sdram_generator_counter_1" BEL
        "basesoc_sdram_generator_counter_2" BEL
        "basesoc_sdram_generator_counter_3" BEL
        "basesoc_sdram_generator_counter_4" BEL
        "basesoc_sdram_generator_counter_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "basesoc_sdram_bandwidth_counter_2" BEL
        "basesoc_sdram_bandwidth_counter_3" BEL
        "basesoc_sdram_bandwidth_counter_4" BEL
        "basesoc_sdram_bandwidth_counter_5" BEL
        "basesoc_sdram_bandwidth_counter_6" BEL
        "basesoc_sdram_bandwidth_counter_7" BEL
        "basesoc_sdram_bandwidth_counter_8" BEL
        "basesoc_sdram_bandwidth_counter_9" BEL
        "basesoc_sdram_bandwidth_counter_10" BEL
        "basesoc_sdram_bandwidth_counter_11" BEL
        "basesoc_sdram_bandwidth_counter_12" BEL
        "basesoc_sdram_bandwidth_counter_13" BEL
        "basesoc_sdram_bandwidth_counter_14" BEL
        "basesoc_sdram_bandwidth_counter_15" BEL
        "basesoc_sdram_bandwidth_counter_16" BEL
        "basesoc_sdram_bandwidth_counter_17" BEL
        "basesoc_sdram_bandwidth_counter_18" BEL
        "basesoc_sdram_bandwidth_counter_19" BEL
        "basesoc_sdram_bandwidth_counter_20" BEL
        "basesoc_sdram_bandwidth_counter_21" BEL
        "basesoc_sdram_bandwidth_counter_22" BEL
        "basesoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "basesoc_interface_dat_w_0" BEL
        "basesoc_interface_dat_w_1" BEL "basesoc_interface_dat_w_2" BEL
        "basesoc_interface_dat_w_3" BEL "basesoc_interface_dat_w_4" BEL
        "basesoc_interface_dat_w_5" BEL "basesoc_interface_dat_w_6" BEL
        "basesoc_interface_dat_w_7" BEL "basesoc_interface_adr_0" BEL
        "basesoc_interface_adr_1" BEL "basesoc_interface_adr_2" BEL
        "basesoc_interface_adr_3" BEL "basesoc_interface_adr_4" BEL
        "basesoc_interface_adr_5" BEL "basesoc_interface_adr_9" BEL
        "basesoc_interface_adr_10" BEL "basesoc_interface_adr_11" BEL
        "basesoc_interface_adr_12" BEL "basesoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_phase_accumulator_tx_2" BEL
        "suart_phase_accumulator_tx_3" BEL "suart_phase_accumulator_tx_4" BEL
        "suart_phase_accumulator_tx_5" BEL "suart_phase_accumulator_tx_6" BEL
        "suart_phase_accumulator_tx_7" BEL "suart_phase_accumulator_tx_8" BEL
        "suart_phase_accumulator_tx_9" BEL "suart_phase_accumulator_tx_10" BEL
        "suart_phase_accumulator_tx_11" BEL "suart_phase_accumulator_tx_12"
        BEL "suart_phase_accumulator_tx_13" BEL
        "suart_phase_accumulator_tx_14" BEL "suart_phase_accumulator_tx_15"
        BEL "suart_phase_accumulator_tx_16" BEL
        "suart_phase_accumulator_tx_17" BEL "suart_phase_accumulator_tx_18"
        BEL "suart_phase_accumulator_tx_19" BEL
        "suart_phase_accumulator_tx_20" BEL "suart_phase_accumulator_tx_21"
        BEL "suart_phase_accumulator_tx_22" BEL
        "suart_phase_accumulator_tx_23" BEL "suart_phase_accumulator_tx_24"
        BEL "suart_phase_accumulator_tx_25" BEL
        "suart_phase_accumulator_tx_26" BEL "suart_phase_accumulator_tx_27"
        BEL "suart_phase_accumulator_tx_28" BEL
        "suart_phase_accumulator_tx_29" BEL "suart_phase_accumulator_tx_30"
        BEL "suart_phase_accumulator_tx_31" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_rx_2" BEL "suart_phase_accumulator_rx_3" BEL
        "suart_phase_accumulator_rx_4" BEL "suart_phase_accumulator_rx_5" BEL
        "suart_phase_accumulator_rx_6" BEL "suart_phase_accumulator_rx_7" BEL
        "suart_phase_accumulator_rx_8" BEL "suart_phase_accumulator_rx_9" BEL
        "suart_phase_accumulator_rx_10" BEL "suart_phase_accumulator_rx_11"
        BEL "suart_phase_accumulator_rx_12" BEL
        "suart_phase_accumulator_rx_13" BEL "suart_phase_accumulator_rx_14"
        BEL "suart_phase_accumulator_rx_15" BEL
        "suart_phase_accumulator_rx_16" BEL "suart_phase_accumulator_rx_17"
        BEL "suart_phase_accumulator_rx_18" BEL
        "suart_phase_accumulator_rx_19" BEL "suart_phase_accumulator_rx_20"
        BEL "suart_phase_accumulator_rx_21" BEL
        "suart_phase_accumulator_rx_22" BEL "suart_phase_accumulator_rx_23"
        BEL "suart_phase_accumulator_rx_24" BEL
        "suart_phase_accumulator_rx_25" BEL "suart_phase_accumulator_rx_26"
        BEL "suart_phase_accumulator_rx_27" BEL
        "suart_phase_accumulator_rx_28" BEL "suart_phase_accumulator_rx_29"
        BEL "suart_phase_accumulator_rx_30" BEL
        "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p1_rddata_valid" BEL
        "basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "basesoc_sdram_bandwidth_nreads_r_0" BEL
        "basesoc_sdram_bandwidth_nreads_r_1" BEL
        "basesoc_sdram_bandwidth_nreads_r_2" BEL
        "basesoc_sdram_bandwidth_nreads_r_3" BEL
        "basesoc_sdram_bandwidth_nreads_r_4" BEL
        "basesoc_sdram_bandwidth_nreads_r_5" BEL
        "basesoc_sdram_bandwidth_nreads_r_6" BEL
        "basesoc_sdram_bandwidth_nreads_r_7" BEL
        "basesoc_sdram_bandwidth_nreads_r_8" BEL
        "basesoc_sdram_bandwidth_nreads_r_9" BEL
        "basesoc_sdram_bandwidth_nreads_r_10" BEL
        "basesoc_sdram_bandwidth_nreads_r_11" BEL
        "basesoc_sdram_bandwidth_nreads_r_12" BEL
        "basesoc_sdram_bandwidth_nreads_r_13" BEL
        "basesoc_sdram_bandwidth_nreads_r_14" BEL
        "basesoc_sdram_bandwidth_nreads_r_15" BEL
        "basesoc_sdram_bandwidth_nreads_r_16" BEL
        "basesoc_sdram_bandwidth_nreads_r_17" BEL
        "basesoc_sdram_bandwidth_nreads_r_18" BEL
        "basesoc_sdram_bandwidth_nreads_r_19" BEL
        "basesoc_sdram_bandwidth_nreads_r_20" BEL
        "basesoc_sdram_bandwidth_nreads_r_21" BEL
        "basesoc_sdram_bandwidth_nreads_r_22" BEL
        "basesoc_sdram_bandwidth_nreads_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "basesoc_ctrl_storage_full_31" BEL
        "basesoc_sdram_bandwidth_nreads_status_0" BEL
        "basesoc_sdram_bandwidth_nreads_status_1" BEL
        "basesoc_sdram_bandwidth_nreads_status_2" BEL
        "basesoc_sdram_bandwidth_nreads_status_3" BEL
        "basesoc_sdram_bandwidth_nreads_status_4" BEL
        "basesoc_sdram_bandwidth_nreads_status_5" BEL
        "basesoc_sdram_bandwidth_nreads_status_6" BEL
        "basesoc_sdram_bandwidth_nreads_status_7" BEL
        "basesoc_sdram_bandwidth_nreads_status_8" BEL
        "basesoc_sdram_bandwidth_nreads_status_9" BEL
        "basesoc_sdram_bandwidth_nreads_status_10" BEL
        "basesoc_sdram_bandwidth_nreads_status_11" BEL
        "basesoc_sdram_bandwidth_nreads_status_12" BEL
        "basesoc_sdram_bandwidth_nreads_status_13" BEL
        "basesoc_sdram_bandwidth_nreads_status_14" BEL
        "basesoc_sdram_bandwidth_nreads_status_15" BEL
        "basesoc_sdram_bandwidth_nreads_status_16" BEL
        "basesoc_sdram_bandwidth_nreads_status_17" BEL
        "basesoc_sdram_bandwidth_nreads_status_18" BEL
        "basesoc_sdram_bandwidth_nreads_status_19" BEL
        "basesoc_sdram_bandwidth_nreads_status_20" BEL
        "basesoc_sdram_bandwidth_nreads_status_21" BEL
        "basesoc_sdram_bandwidth_nreads_status_22" BEL
        "basesoc_sdram_bandwidth_nreads_status_23" BEL
        "basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "basesoc_ctrl_storage_full_30" BEL "basesoc_ctrl_storage_full_29" BEL
        "basesoc_ctrl_storage_full_27" BEL "basesoc_ctrl_storage_full_26" BEL
        "basesoc_ctrl_storage_full_22" BEL "basesoc_ctrl_storage_full_24" BEL
        "basesoc_ctrl_storage_full_23" BEL "basesoc_ctrl_storage_full_19" BEL
        "basesoc_ctrl_storage_full_17" BEL "basesoc_ctrl_storage_full_16" BEL
        "basesoc_ctrl_storage_full_15" BEL "basesoc_ctrl_storage_full_8" BEL
        "basesoc_ctrl_storage_full_13" BEL "basesoc_ctrl_storage_full_11" BEL
        "basesoc_ctrl_storage_full_7" BEL "basesoc_ctrl_storage_full_2" BEL
        "basesoc_ctrl_storage_full_1" BEL "basesoc_ctrl_storage_full_0" BEL
        "front_panel_leds_storage_full_0" BEL
        "front_panel_leds_storage_full_1" BEL "basesoc_sdram_storage_full_0"
        BEL "basesoc_sdram_storage_full_1" BEL "basesoc_sdram_storage_full_2"
        BEL "basesoc_sdram_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "basesoc_ctrl_storage_full_28"
        BEL "basesoc_ctrl_storage_full_25" BEL "basesoc_ctrl_storage_full_21"
        BEL "basesoc_ctrl_storage_full_14" BEL "basesoc_ctrl_storage_full_20"
        BEL "basesoc_ctrl_storage_full_18" BEL "basesoc_ctrl_storage_full_12"
        BEL "basesoc_ctrl_storage_full_10" BEL "basesoc_ctrl_storage_full_9"
        BEL "basesoc_ctrl_storage_full_6" BEL "basesoc_ctrl_storage_full_3"
        BEL "basesoc_ctrl_storage_full_5" BEL "basesoc_ctrl_storage_full_4"
        BEL "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "basesoc_load_storage_full_24" BEL "basesoc_load_storage_full_25" BEL
        "basesoc_load_storage_full_26" BEL "basesoc_load_storage_full_27" BEL
        "basesoc_load_storage_full_28" BEL "basesoc_load_storage_full_29" BEL
        "basesoc_load_storage_full_30" BEL "basesoc_load_storage_full_31" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "basesoc_load_storage_full_16" BEL "basesoc_load_storage_full_17" BEL
        "basesoc_load_storage_full_18" BEL "basesoc_load_storage_full_19" BEL
        "basesoc_load_storage_full_20" BEL "basesoc_load_storage_full_21" BEL
        "basesoc_load_storage_full_22" BEL "basesoc_load_storage_full_23" BEL
        "basesoc_load_storage_full_8" BEL "basesoc_load_storage_full_9" BEL
        "basesoc_load_storage_full_10" BEL "basesoc_load_storage_full_11" BEL
        "basesoc_load_storage_full_12" BEL "basesoc_load_storage_full_13" BEL
        "basesoc_load_storage_full_14" BEL "basesoc_load_storage_full_15" BEL
        "basesoc_load_storage_full_0" BEL "basesoc_load_storage_full_1" BEL
        "basesoc_load_storage_full_2" BEL "basesoc_load_storage_full_3" BEL
        "basesoc_load_storage_full_4" BEL "basesoc_load_storage_full_5" BEL
        "basesoc_load_storage_full_6" BEL "basesoc_load_storage_full_7" BEL
        "basesoc_reload_storage_full_24" BEL "basesoc_reload_storage_full_25"
        BEL "basesoc_reload_storage_full_26" BEL
        "basesoc_reload_storage_full_27" BEL "basesoc_reload_storage_full_28"
        BEL "basesoc_reload_storage_full_29" BEL
        "basesoc_reload_storage_full_30" BEL "basesoc_reload_storage_full_31"
        BEL "basesoc_reload_storage_full_0" BEL
        "basesoc_reload_storage_full_1" BEL "basesoc_reload_storage_full_2"
        BEL "basesoc_reload_storage_full_3" BEL
        "basesoc_reload_storage_full_4" BEL "basesoc_reload_storage_full_5"
        BEL "basesoc_reload_storage_full_6" BEL
        "basesoc_reload_storage_full_7" BEL "basesoc_reload_storage_full_16"
        BEL "basesoc_reload_storage_full_17" BEL
        "basesoc_reload_storage_full_18" BEL "basesoc_reload_storage_full_19"
        BEL "basesoc_reload_storage_full_20" BEL
        "basesoc_reload_storage_full_21" BEL "basesoc_reload_storage_full_22"
        BEL "basesoc_reload_storage_full_23" BEL
        "basesoc_reload_storage_full_8" BEL "basesoc_reload_storage_full_9"
        BEL "basesoc_reload_storage_full_10" BEL
        "basesoc_reload_storage_full_11" BEL "basesoc_reload_storage_full_12"
        BEL "basesoc_reload_storage_full_13" BEL
        "basesoc_reload_storage_full_14" BEL "basesoc_reload_storage_full_15"
        BEL "new_master_rdata_valid4" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "opsis_i2c_status_storage_full_0"
        BEL "opsis_i2c_status_storage_full_1" BEL "suart_uart_clk_rxen" BEL
        "basesoc_sdram_dfi_p0_rddata_en" BEL "basesoc_sdram_dfi_p1_rddata_en"
        BEL "basesoc_sdram_dfi_p1_wrdata_en" BEL "basesoc_value_0" BEL
        "basesoc_value_1" BEL "basesoc_value_2" BEL "basesoc_value_3" BEL
        "basesoc_value_4" BEL "basesoc_value_5" BEL "basesoc_value_6" BEL
        "basesoc_value_7" BEL "basesoc_value_8" BEL "basesoc_value_9" BEL
        "basesoc_value_10" BEL "basesoc_value_11" BEL "basesoc_value_12" BEL
        "basesoc_value_13" BEL "basesoc_value_14" BEL "basesoc_value_15" BEL
        "basesoc_value_16" BEL "basesoc_value_17" BEL "basesoc_value_18" BEL
        "basesoc_value_19" BEL "basesoc_value_20" BEL "basesoc_value_21" BEL
        "basesoc_value_22" BEL "basesoc_value_23" BEL "basesoc_value_24" BEL
        "basesoc_value_25" BEL "basesoc_value_26" BEL "basesoc_value_27" BEL
        "basesoc_value_28" BEL "basesoc_value_29" BEL "basesoc_value_30" BEL
        "basesoc_value_31" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl1_regs0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "suart_tx_reg_0" BEL "suart_tx_reg_1" BEL "suart_tx_reg_2" BEL
        "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL "suart_tx_reg_5" BEL
        "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL "spiflash_dqi_0" BEL
        "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL "spiflash_dqi_3" BEL
        "xilinxmultiregimpl1_regs1" BEL "basesoc_value_status_0" BEL
        "basesoc_value_status_1" BEL "basesoc_value_status_2" BEL
        "basesoc_value_status_3" BEL "basesoc_value_status_4" BEL
        "basesoc_value_status_5" BEL "basesoc_value_status_6" BEL
        "basesoc_value_status_7" BEL "basesoc_value_status_8" BEL
        "basesoc_value_status_9" BEL "basesoc_value_status_10" BEL
        "basesoc_value_status_11" BEL "basesoc_value_status_12" BEL
        "basesoc_value_status_13" BEL "basesoc_value_status_14" BEL
        "basesoc_value_status_15" BEL "basesoc_value_status_16" BEL
        "basesoc_value_status_17" BEL "basesoc_value_status_18" BEL
        "basesoc_value_status_19" BEL "basesoc_value_status_20" BEL
        "basesoc_value_status_21" BEL "basesoc_value_status_22" BEL
        "basesoc_value_status_23" BEL "basesoc_value_status_24" BEL
        "basesoc_value_status_25" BEL "basesoc_value_status_26" BEL
        "basesoc_value_status_27" BEL "basesoc_value_status_28" BEL
        "basesoc_value_status_29" BEL "basesoc_value_status_30" BEL
        "basesoc_value_status_31" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL
        "basesoc_sdram_bankmachine0_row_0" BEL
        "basesoc_sdram_bankmachine0_row_1" BEL
        "basesoc_sdram_bankmachine0_row_2" BEL
        "basesoc_sdram_bankmachine0_row_3" BEL
        "basesoc_sdram_bankmachine0_row_4" BEL
        "basesoc_sdram_bankmachine0_row_5" BEL
        "basesoc_sdram_bankmachine0_row_6" BEL
        "basesoc_sdram_bankmachine0_row_7" BEL
        "basesoc_sdram_bankmachine0_row_8" BEL
        "basesoc_sdram_bankmachine0_row_9" BEL
        "basesoc_sdram_bankmachine0_row_10" BEL
        "basesoc_sdram_bankmachine0_row_11" BEL
        "basesoc_sdram_bankmachine0_row_12" BEL
        "basesoc_sdram_bankmachine0_row_13" BEL
        "basesoc_sdram_bankmachine1_row_0" BEL
        "basesoc_sdram_bankmachine1_row_1" BEL
        "basesoc_sdram_bankmachine1_row_2" BEL
        "basesoc_sdram_bankmachine1_row_3" BEL
        "basesoc_sdram_bankmachine1_row_4" BEL
        "basesoc_sdram_bankmachine1_row_5" BEL
        "basesoc_sdram_bankmachine1_row_6" BEL
        "basesoc_sdram_bankmachine1_row_7" BEL
        "basesoc_sdram_bankmachine1_row_8" BEL
        "basesoc_sdram_bankmachine1_row_9" BEL
        "basesoc_sdram_bankmachine1_row_10" BEL
        "basesoc_sdram_bankmachine1_row_11" BEL
        "basesoc_sdram_bankmachine1_row_12" BEL
        "basesoc_sdram_bankmachine1_row_13" BEL
        "basesoc_sdram_bankmachine2_row_0" BEL
        "basesoc_sdram_bankmachine2_row_1" BEL
        "basesoc_sdram_bankmachine2_row_2" BEL
        "basesoc_sdram_bankmachine2_row_3" BEL
        "basesoc_sdram_bankmachine2_row_4" BEL
        "basesoc_sdram_bankmachine2_row_5" BEL
        "basesoc_sdram_bankmachine2_row_6" BEL
        "basesoc_sdram_bankmachine2_row_7" BEL
        "basesoc_sdram_bankmachine2_row_8" BEL
        "basesoc_sdram_bankmachine2_row_9" BEL
        "basesoc_sdram_bankmachine2_row_10" BEL
        "basesoc_sdram_bankmachine2_row_11" BEL
        "basesoc_sdram_bankmachine2_row_12" BEL
        "basesoc_sdram_bankmachine2_row_13" BEL
        "basesoc_sdram_bankmachine3_row_0" BEL
        "basesoc_sdram_bankmachine3_row_1" BEL
        "basesoc_sdram_bankmachine3_row_2" BEL
        "basesoc_sdram_bankmachine3_row_3" BEL
        "basesoc_sdram_bankmachine3_row_4" BEL
        "basesoc_sdram_bankmachine3_row_5" BEL
        "basesoc_sdram_bankmachine3_row_6" BEL
        "basesoc_sdram_bankmachine3_row_7" BEL
        "basesoc_sdram_bankmachine3_row_8" BEL
        "basesoc_sdram_bankmachine3_row_9" BEL
        "basesoc_sdram_bankmachine3_row_10" BEL
        "basesoc_sdram_bankmachine3_row_11" BEL
        "basesoc_sdram_bankmachine3_row_12" BEL
        "basesoc_sdram_bankmachine3_row_13" BEL
        "basesoc_sdram_bankmachine4_row_0" BEL
        "basesoc_sdram_bankmachine4_row_1" BEL
        "basesoc_sdram_bankmachine4_row_2" BEL
        "basesoc_sdram_bankmachine4_row_3" BEL
        "basesoc_sdram_bankmachine4_row_4" BEL
        "basesoc_sdram_bankmachine4_row_5" BEL
        "basesoc_sdram_bankmachine4_row_6" BEL
        "basesoc_sdram_bankmachine4_row_7" BEL
        "basesoc_sdram_bankmachine4_row_8" BEL
        "basesoc_sdram_bankmachine4_row_9" BEL
        "basesoc_sdram_bankmachine4_row_10" BEL
        "basesoc_sdram_bankmachine4_row_11" BEL
        "basesoc_sdram_bankmachine4_row_12" BEL
        "basesoc_sdram_bankmachine4_row_13" BEL
        "basesoc_sdram_bankmachine5_row_0" BEL
        "basesoc_sdram_bankmachine5_row_1" BEL
        "basesoc_sdram_bankmachine5_row_2" BEL
        "basesoc_sdram_bankmachine5_row_3" BEL
        "basesoc_sdram_bankmachine5_row_4" BEL
        "basesoc_sdram_bankmachine5_row_5" BEL
        "basesoc_sdram_bankmachine5_row_6" BEL
        "basesoc_sdram_bankmachine5_row_7" BEL
        "basesoc_sdram_bankmachine5_row_8" BEL
        "basesoc_sdram_bankmachine5_row_9" BEL
        "basesoc_sdram_bankmachine5_row_10" BEL
        "basesoc_sdram_bankmachine5_row_11" BEL
        "basesoc_sdram_bankmachine5_row_12" BEL
        "basesoc_sdram_bankmachine5_row_13" BEL
        "basesoc_sdram_bankmachine6_row_0" BEL
        "basesoc_sdram_bankmachine6_row_1" BEL
        "basesoc_sdram_bankmachine6_row_2" BEL
        "basesoc_sdram_bankmachine6_row_3" BEL
        "basesoc_sdram_bankmachine6_row_4" BEL
        "basesoc_sdram_bankmachine6_row_5" BEL
        "basesoc_sdram_bankmachine6_row_6" BEL
        "basesoc_sdram_bankmachine6_row_7" BEL
        "basesoc_sdram_bankmachine6_row_8" BEL
        "basesoc_sdram_bankmachine6_row_9" BEL
        "basesoc_sdram_bankmachine6_row_10" BEL
        "basesoc_sdram_bankmachine6_row_11" BEL
        "basesoc_sdram_bankmachine6_row_12" BEL
        "basesoc_sdram_bankmachine6_row_13" BEL
        "basesoc_sdram_bankmachine7_row_0" BEL
        "basesoc_sdram_bankmachine7_row_1" BEL
        "basesoc_sdram_bankmachine7_row_2" BEL
        "basesoc_sdram_bankmachine7_row_3" BEL
        "basesoc_sdram_bankmachine7_row_4" BEL
        "basesoc_sdram_bankmachine7_row_5" BEL
        "basesoc_sdram_bankmachine7_row_6" BEL
        "basesoc_sdram_bankmachine7_row_7" BEL
        "basesoc_sdram_bankmachine7_row_8" BEL
        "basesoc_sdram_bankmachine7_row_9" BEL
        "basesoc_sdram_bankmachine7_row_10" BEL
        "basesoc_sdram_bankmachine7_row_11" BEL
        "basesoc_sdram_bankmachine7_row_12" BEL
        "basesoc_sdram_bankmachine7_row_13" BEL "opsis_i2c_sda_r" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL "spiflash_sr_0" BEL
        "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL "dfi_dfi_p2_rddata_1"
        BEL "dfi_dfi_p2_rddata_2" BEL "dfi_dfi_p2_rddata_3" BEL
        "dfi_dfi_p2_rddata_4" BEL "dfi_dfi_p2_rddata_5" BEL
        "dfi_dfi_p2_rddata_6" BEL "dfi_dfi_p2_rddata_7" BEL
        "dfi_dfi_p2_rddata_8" BEL "dfi_dfi_p2_rddata_9" BEL
        "dfi_dfi_p2_rddata_10" BEL "dfi_dfi_p2_rddata_11" BEL
        "dfi_dfi_p2_rddata_12" BEL "dfi_dfi_p2_rddata_13" BEL
        "dfi_dfi_p2_rddata_14" BEL "dfi_dfi_p2_rddata_15" BEL
        "dfi_dfi_p2_rddata_16" BEL "dfi_dfi_p2_rddata_17" BEL
        "dfi_dfi_p2_rddata_18" BEL "dfi_dfi_p2_rddata_19" BEL
        "dfi_dfi_p2_rddata_20" BEL "dfi_dfi_p2_rddata_21" BEL
        "dfi_dfi_p2_rddata_22" BEL "dfi_dfi_p2_rddata_23" BEL
        "dfi_dfi_p2_rddata_24" BEL "dfi_dfi_p2_rddata_25" BEL
        "dfi_dfi_p2_rddata_26" BEL "dfi_dfi_p2_rddata_27" BEL
        "dfi_dfi_p2_rddata_28" BEL "dfi_dfi_p2_rddata_29" BEL
        "dfi_dfi_p2_rddata_30" BEL "dfi_dfi_p2_rddata_31" BEL
        "dfi_dfi_p3_rddata_0" BEL "dfi_dfi_p3_rddata_1" BEL
        "dfi_dfi_p3_rddata_2" BEL "dfi_dfi_p3_rddata_3" BEL
        "dfi_dfi_p3_rddata_4" BEL "dfi_dfi_p3_rddata_5" BEL
        "dfi_dfi_p3_rddata_6" BEL "dfi_dfi_p3_rddata_7" BEL
        "dfi_dfi_p3_rddata_8" BEL "dfi_dfi_p3_rddata_9" BEL
        "dfi_dfi_p3_rddata_10" BEL "dfi_dfi_p3_rddata_11" BEL
        "dfi_dfi_p3_rddata_12" BEL "dfi_dfi_p3_rddata_13" BEL
        "dfi_dfi_p3_rddata_14" BEL "dfi_dfi_p3_rddata_15" BEL
        "dfi_dfi_p3_rddata_16" BEL "dfi_dfi_p3_rddata_17" BEL
        "dfi_dfi_p3_rddata_18" BEL "dfi_dfi_p3_rddata_19" BEL
        "dfi_dfi_p3_rddata_20" BEL "dfi_dfi_p3_rddata_21" BEL
        "dfi_dfi_p3_rddata_22" BEL "dfi_dfi_p3_rddata_23" BEL
        "dfi_dfi_p3_rddata_24" BEL "dfi_dfi_p3_rddata_25" BEL
        "dfi_dfi_p3_rddata_26" BEL "dfi_dfi_p3_rddata_27" BEL
        "dfi_dfi_p3_rddata_28" BEL "dfi_dfi_p3_rddata_29" BEL
        "dfi_dfi_p3_rddata_30" BEL "dfi_dfi_p3_rddata_31" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "dfi_dfi_p0_rddata_0" BEL "dfi_dfi_p0_rddata_1" BEL
        "dfi_dfi_p0_rddata_2" BEL "dfi_dfi_p0_rddata_3" BEL
        "dfi_dfi_p0_rddata_4" BEL "dfi_dfi_p0_rddata_5" BEL
        "dfi_dfi_p0_rddata_6" BEL "dfi_dfi_p0_rddata_7" BEL
        "dfi_dfi_p0_rddata_8" BEL "dfi_dfi_p0_rddata_9" BEL
        "dfi_dfi_p0_rddata_10" BEL "dfi_dfi_p0_rddata_11" BEL
        "dfi_dfi_p0_rddata_12" BEL "dfi_dfi_p0_rddata_13" BEL
        "dfi_dfi_p0_rddata_14" BEL "dfi_dfi_p0_rddata_15" BEL
        "dfi_dfi_p0_rddata_16" BEL "dfi_dfi_p0_rddata_17" BEL
        "dfi_dfi_p0_rddata_18" BEL "dfi_dfi_p0_rddata_19" BEL
        "dfi_dfi_p0_rddata_20" BEL "dfi_dfi_p0_rddata_21" BEL
        "dfi_dfi_p0_rddata_22" BEL "dfi_dfi_p0_rddata_23" BEL
        "dfi_dfi_p0_rddata_24" BEL "dfi_dfi_p0_rddata_25" BEL
        "dfi_dfi_p0_rddata_26" BEL "dfi_dfi_p0_rddata_27" BEL
        "dfi_dfi_p0_rddata_28" BEL "dfi_dfi_p0_rddata_29" BEL
        "dfi_dfi_p0_rddata_30" BEL "dfi_dfi_p0_rddata_31" BEL
        "dfi_dfi_p1_rddata_0" BEL "dfi_dfi_p1_rddata_1" BEL
        "dfi_dfi_p1_rddata_2" BEL "dfi_dfi_p1_rddata_3" BEL
        "dfi_dfi_p1_rddata_4" BEL "dfi_dfi_p1_rddata_5" BEL
        "dfi_dfi_p1_rddata_6" BEL "dfi_dfi_p1_rddata_7" BEL
        "dfi_dfi_p1_rddata_8" BEL "dfi_dfi_p1_rddata_9" BEL
        "dfi_dfi_p1_rddata_10" BEL "dfi_dfi_p1_rddata_11" BEL
        "dfi_dfi_p1_rddata_12" BEL "dfi_dfi_p1_rddata_13" BEL
        "dfi_dfi_p1_rddata_14" BEL "dfi_dfi_p1_rddata_15" BEL
        "dfi_dfi_p1_rddata_16" BEL "dfi_dfi_p1_rddata_17" BEL
        "dfi_dfi_p1_rddata_18" BEL "dfi_dfi_p1_rddata_19" BEL
        "dfi_dfi_p1_rddata_20" BEL "dfi_dfi_p1_rddata_21" BEL
        "dfi_dfi_p1_rddata_22" BEL "dfi_dfi_p1_rddata_23" BEL
        "dfi_dfi_p1_rddata_24" BEL "dfi_dfi_p1_rddata_25" BEL
        "dfi_dfi_p1_rddata_26" BEL "dfi_dfi_p1_rddata_27" BEL
        "dfi_dfi_p1_rddata_28" BEL "dfi_dfi_p1_rddata_29" BEL
        "dfi_dfi_p1_rddata_30" BEL "dfi_dfi_p1_rddata_31" BEL
        "basesoc_sdram_phaseinjector2_status_0" BEL
        "basesoc_sdram_phaseinjector2_status_1" BEL
        "basesoc_sdram_phaseinjector2_status_2" BEL
        "basesoc_sdram_phaseinjector2_status_3" BEL
        "basesoc_sdram_phaseinjector2_status_4" BEL
        "basesoc_sdram_phaseinjector2_status_5" BEL
        "basesoc_sdram_phaseinjector2_status_6" BEL
        "basesoc_sdram_phaseinjector2_status_7" BEL
        "basesoc_sdram_phaseinjector2_status_8" BEL
        "basesoc_sdram_phaseinjector2_status_9" BEL
        "basesoc_sdram_phaseinjector2_status_10" BEL
        "basesoc_sdram_phaseinjector2_status_11" BEL
        "basesoc_sdram_phaseinjector2_status_12" BEL
        "basesoc_sdram_phaseinjector2_status_13" BEL
        "basesoc_sdram_phaseinjector2_status_14" BEL
        "basesoc_sdram_phaseinjector2_status_15" BEL
        "basesoc_sdram_phaseinjector2_status_16" BEL
        "basesoc_sdram_phaseinjector2_status_17" BEL
        "basesoc_sdram_phaseinjector2_status_18" BEL
        "basesoc_sdram_phaseinjector2_status_19" BEL
        "basesoc_sdram_phaseinjector2_status_20" BEL
        "basesoc_sdram_phaseinjector2_status_21" BEL
        "basesoc_sdram_phaseinjector2_status_22" BEL
        "basesoc_sdram_phaseinjector2_status_23" BEL
        "basesoc_sdram_phaseinjector2_status_24" BEL
        "basesoc_sdram_phaseinjector2_status_25" BEL
        "basesoc_sdram_phaseinjector2_status_26" BEL
        "basesoc_sdram_phaseinjector2_status_27" BEL
        "basesoc_sdram_phaseinjector2_status_28" BEL
        "basesoc_sdram_phaseinjector2_status_29" BEL
        "basesoc_sdram_phaseinjector2_status_30" BEL
        "basesoc_sdram_phaseinjector2_status_31" BEL
        "basesoc_sdram_phaseinjector3_status_0" BEL
        "basesoc_sdram_phaseinjector3_status_1" BEL
        "basesoc_sdram_phaseinjector3_status_2" BEL
        "basesoc_sdram_phaseinjector3_status_3" BEL
        "basesoc_sdram_phaseinjector3_status_4" BEL
        "basesoc_sdram_phaseinjector3_status_5" BEL
        "basesoc_sdram_phaseinjector3_status_6" BEL
        "basesoc_sdram_phaseinjector3_status_7" BEL
        "basesoc_sdram_phaseinjector3_status_8" BEL
        "basesoc_sdram_phaseinjector3_status_9" BEL
        "basesoc_sdram_phaseinjector3_status_10" BEL
        "basesoc_sdram_phaseinjector3_status_11" BEL
        "basesoc_sdram_phaseinjector3_status_12" BEL
        "basesoc_sdram_phaseinjector3_status_13" BEL
        "basesoc_sdram_phaseinjector3_status_14" BEL
        "basesoc_sdram_phaseinjector3_status_15" BEL
        "basesoc_sdram_phaseinjector3_status_16" BEL
        "basesoc_sdram_phaseinjector3_status_17" BEL
        "basesoc_sdram_phaseinjector3_status_18" BEL
        "basesoc_sdram_phaseinjector3_status_19" BEL
        "basesoc_sdram_phaseinjector3_status_20" BEL
        "basesoc_sdram_phaseinjector3_status_21" BEL
        "basesoc_sdram_phaseinjector3_status_22" BEL
        "basesoc_sdram_phaseinjector3_status_23" BEL
        "basesoc_sdram_phaseinjector3_status_24" BEL
        "basesoc_sdram_phaseinjector3_status_25" BEL
        "basesoc_sdram_phaseinjector3_status_26" BEL
        "basesoc_sdram_phaseinjector3_status_27" BEL
        "basesoc_sdram_phaseinjector3_status_28" BEL
        "basesoc_sdram_phaseinjector3_status_29" BEL
        "basesoc_sdram_phaseinjector3_status_30" BEL
        "basesoc_sdram_phaseinjector3_status_31" BEL
        "basesoc_sdram_phaseinjector1_status_0" BEL
        "basesoc_sdram_phaseinjector1_status_1" BEL
        "basesoc_sdram_phaseinjector1_status_2" BEL
        "basesoc_sdram_phaseinjector1_status_3" BEL
        "basesoc_sdram_phaseinjector1_status_4" BEL
        "basesoc_sdram_phaseinjector1_status_5" BEL
        "basesoc_sdram_phaseinjector1_status_6" BEL
        "basesoc_sdram_phaseinjector1_status_7" BEL
        "basesoc_sdram_phaseinjector1_status_8" BEL
        "basesoc_sdram_phaseinjector1_status_9" BEL
        "basesoc_sdram_phaseinjector1_status_10" BEL
        "basesoc_sdram_phaseinjector1_status_11" BEL
        "basesoc_sdram_phaseinjector1_status_12" BEL
        "basesoc_sdram_phaseinjector1_status_13" BEL
        "basesoc_sdram_phaseinjector1_status_14" BEL
        "basesoc_sdram_phaseinjector1_status_15" BEL
        "basesoc_sdram_phaseinjector1_status_16" BEL
        "basesoc_sdram_phaseinjector1_status_17" BEL
        "basesoc_sdram_phaseinjector1_status_18" BEL
        "basesoc_sdram_phaseinjector1_status_19" BEL
        "basesoc_sdram_phaseinjector1_status_20" BEL
        "basesoc_sdram_phaseinjector1_status_21" BEL
        "basesoc_sdram_phaseinjector1_status_22" BEL
        "basesoc_sdram_phaseinjector1_status_23" BEL
        "basesoc_sdram_phaseinjector1_status_24" BEL
        "basesoc_sdram_phaseinjector1_status_25" BEL
        "basesoc_sdram_phaseinjector1_status_26" BEL
        "basesoc_sdram_phaseinjector1_status_27" BEL
        "basesoc_sdram_phaseinjector1_status_28" BEL
        "basesoc_sdram_phaseinjector1_status_29" BEL
        "basesoc_sdram_phaseinjector1_status_30" BEL
        "basesoc_sdram_phaseinjector1_status_31" BEL
        "basesoc_sdram_phaseinjector0_status_0" BEL
        "basesoc_sdram_phaseinjector0_status_1" BEL
        "basesoc_sdram_phaseinjector0_status_2" BEL
        "basesoc_sdram_phaseinjector0_status_3" BEL
        "basesoc_sdram_phaseinjector0_status_4" BEL
        "basesoc_sdram_phaseinjector0_status_5" BEL
        "basesoc_sdram_phaseinjector0_status_6" BEL
        "basesoc_sdram_phaseinjector0_status_7" BEL
        "basesoc_sdram_phaseinjector0_status_8" BEL
        "basesoc_sdram_phaseinjector0_status_9" BEL
        "basesoc_sdram_phaseinjector0_status_10" BEL
        "basesoc_sdram_phaseinjector0_status_11" BEL
        "basesoc_sdram_phaseinjector0_status_12" BEL
        "basesoc_sdram_phaseinjector0_status_13" BEL
        "basesoc_sdram_phaseinjector0_status_14" BEL
        "basesoc_sdram_phaseinjector0_status_15" BEL
        "basesoc_sdram_phaseinjector0_status_16" BEL
        "basesoc_sdram_phaseinjector0_status_17" BEL
        "basesoc_sdram_phaseinjector0_status_18" BEL
        "basesoc_sdram_phaseinjector0_status_19" BEL
        "basesoc_sdram_phaseinjector0_status_20" BEL
        "basesoc_sdram_phaseinjector0_status_21" BEL
        "basesoc_sdram_phaseinjector0_status_22" BEL
        "basesoc_sdram_phaseinjector0_status_23" BEL
        "basesoc_sdram_phaseinjector0_status_24" BEL
        "basesoc_sdram_phaseinjector0_status_25" BEL
        "basesoc_sdram_phaseinjector0_status_26" BEL
        "basesoc_sdram_phaseinjector0_status_27" BEL
        "basesoc_sdram_phaseinjector0_status_28" BEL
        "basesoc_sdram_phaseinjector0_status_29" BEL
        "basesoc_sdram_phaseinjector0_status_30" BEL
        "basesoc_sdram_phaseinjector0_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "basesoc_sdram_dfi_p0_bank_0" BEL "basesoc_sdram_dfi_p0_bank_1" BEL
        "basesoc_sdram_dfi_p0_bank_2" BEL "basesoc_sdram_dfi_p1_bank_0" BEL
        "basesoc_sdram_dfi_p1_bank_1" BEL "basesoc_sdram_dfi_p1_bank_2" BEL
        "basesoc_sdram_bandwidth_cmd_valid" BEL
        "basesoc_sdram_bandwidth_cmd_is_read" BEL
        "basesoc_sdram_bandwidth_cmd_is_write" BEL
        "basesoc_sdram_dfi_p0_address_0" BEL "basesoc_sdram_dfi_p0_address_1"
        BEL "basesoc_sdram_dfi_p0_address_2" BEL
        "basesoc_sdram_dfi_p0_address_3" BEL "basesoc_sdram_dfi_p0_address_4"
        BEL "basesoc_sdram_dfi_p0_address_5" BEL
        "basesoc_sdram_dfi_p0_address_6" BEL "basesoc_sdram_dfi_p0_address_7"
        BEL "basesoc_sdram_dfi_p0_address_8" BEL
        "basesoc_sdram_dfi_p0_address_9" BEL "basesoc_sdram_dfi_p0_address_10"
        BEL "basesoc_sdram_dfi_p0_address_11" BEL
        "basesoc_sdram_dfi_p0_address_12" BEL
        "basesoc_sdram_dfi_p0_address_13" BEL "basesoc_sdram_dfi_p1_address_0"
        BEL "basesoc_sdram_dfi_p1_address_1" BEL
        "basesoc_sdram_dfi_p1_address_2" BEL "basesoc_sdram_dfi_p1_address_3"
        BEL "basesoc_sdram_dfi_p1_address_4" BEL
        "basesoc_sdram_dfi_p1_address_5" BEL "basesoc_sdram_dfi_p1_address_6"
        BEL "basesoc_sdram_dfi_p1_address_7" BEL
        "basesoc_sdram_dfi_p1_address_8" BEL "basesoc_sdram_dfi_p1_address_9"
        BEL "basesoc_sdram_dfi_p1_address_10" BEL
        "basesoc_sdram_dfi_p1_address_11" BEL
        "basesoc_sdram_dfi_p1_address_12" BEL
        "basesoc_sdram_dfi_p1_address_13" BEL "opsisi2c_state_FSM_FFd4" BEL
        "opsisi2c_state_FSM_FFd1" BEL "opsisi2c_state_FSM_FFd3" BEL
        "opsisi2c_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd1" BEL
        "multiplexer_state_FSM_FFd3" BEL "multiplexer_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL "front_panel_count_1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL "front_panel_count_0" BEL
        "front_panel_count_2" BEL "front_panel_count_3" BEL
        "front_panel_count_6" BEL "front_panel_count_4" BEL
        "front_panel_count_5" BEL "front_panel_count_9" BEL
        "front_panel_count_7" BEL "front_panel_count_8" BEL
        "front_panel_count_12" BEL "front_panel_count_10" BEL
        "front_panel_count_11" BEL "front_panel_count_13" BEL
        "front_panel_count_14" BEL "front_panel_count_17" BEL
        "front_panel_count_15" BEL "front_panel_count_16" BEL
        "front_panel_count_20" BEL "front_panel_count_18" BEL
        "front_panel_count_19" BEL "front_panel_count_23" BEL
        "front_panel_count_21" BEL "front_panel_count_22" BEL
        "front_panel_count_24" BEL "front_panel_count_25" BEL "crg_por_0" BEL
        "crg_por_1" BEL "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL
        "crg_por_5" BEL "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL
        "crg_por_9" BEL "crg_por_10" BEL "basesoc_sdram_timer_count_1" BEL
        "basesoc_sdram_timer_count_0" BEL "basesoc_sdram_timer_count_4" BEL
        "basesoc_sdram_timer_count_2" BEL "basesoc_sdram_timer_count_3" BEL
        "basesoc_sdram_timer_count_7" BEL "basesoc_sdram_timer_count_5" BEL
        "basesoc_sdram_timer_count_6" BEL "basesoc_sdram_timer_count_8" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL "basesoc_counter_0"
        BEL "basesoc_counter_1" BEL "basesoc_ctrl_bus_errors_0" BEL
        "basesoc_ctrl_bus_errors_1" BEL "basesoc_ctrl_bus_errors_2" BEL
        "basesoc_ctrl_bus_errors_3" BEL "basesoc_ctrl_bus_errors_4" BEL
        "basesoc_ctrl_bus_errors_5" BEL "basesoc_ctrl_bus_errors_6" BEL
        "basesoc_ctrl_bus_errors_7" BEL "basesoc_ctrl_bus_errors_8" BEL
        "basesoc_ctrl_bus_errors_9" BEL "basesoc_ctrl_bus_errors_10" BEL
        "basesoc_ctrl_bus_errors_11" BEL "basesoc_ctrl_bus_errors_12" BEL
        "basesoc_ctrl_bus_errors_13" BEL "basesoc_ctrl_bus_errors_14" BEL
        "basesoc_ctrl_bus_errors_15" BEL "basesoc_ctrl_bus_errors_16" BEL
        "basesoc_ctrl_bus_errors_17" BEL "basesoc_ctrl_bus_errors_18" BEL
        "basesoc_ctrl_bus_errors_19" BEL "basesoc_ctrl_bus_errors_20" BEL
        "basesoc_ctrl_bus_errors_21" BEL "basesoc_ctrl_bus_errors_22" BEL
        "basesoc_ctrl_bus_errors_23" BEL "basesoc_ctrl_bus_errors_24" BEL
        "basesoc_ctrl_bus_errors_25" BEL "basesoc_ctrl_bus_errors_26" BEL
        "basesoc_ctrl_bus_errors_27" BEL "basesoc_ctrl_bus_errors_28" BEL
        "basesoc_ctrl_bus_errors_29" BEL "basesoc_ctrl_bus_errors_30" BEL
        "basesoc_ctrl_bus_errors_31" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_bitcount_0" BEL
        "suart_tx_bitcount_1" BEL "suart_tx_bitcount_2" BEL
        "suart_tx_bitcount_3" BEL "suart_rx_bitcount_0" BEL
        "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_tx_fifo_level0_0" BEL
        "suart_tx_fifo_level0_1" BEL "suart_tx_fifo_level0_2" BEL
        "suart_tx_fifo_level0_3" BEL "suart_tx_fifo_level0_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "suart_rx_fifo_level0_0" BEL "suart_rx_fifo_level0_1" BEL
        "suart_rx_fifo_level0_2" BEL "suart_rx_fifo_level0_3" BEL
        "suart_rx_fifo_level0_4" BEL "suart_rx_fifo_consume_0" BEL
        "suart_rx_fifo_consume_1" BEL "suart_rx_fifo_consume_2" BEL
        "suart_rx_fifo_consume_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "basesoc_sdram_bandwidth_nreads_0" BEL
        "basesoc_sdram_bandwidth_nreads_1" BEL
        "basesoc_sdram_bandwidth_nreads_2" BEL
        "basesoc_sdram_bandwidth_nreads_3" BEL
        "basesoc_sdram_bandwidth_nreads_4" BEL
        "basesoc_sdram_bandwidth_nreads_5" BEL
        "basesoc_sdram_bandwidth_nreads_6" BEL
        "basesoc_sdram_bandwidth_nreads_7" BEL
        "basesoc_sdram_bandwidth_nreads_8" BEL
        "basesoc_sdram_bandwidth_nreads_9" BEL
        "basesoc_sdram_bandwidth_nreads_10" BEL
        "basesoc_sdram_bandwidth_nreads_11" BEL
        "basesoc_sdram_bandwidth_nreads_12" BEL
        "basesoc_sdram_bandwidth_nreads_13" BEL
        "basesoc_sdram_bandwidth_nreads_14" BEL
        "basesoc_sdram_bandwidth_nreads_15" BEL
        "basesoc_sdram_bandwidth_nreads_16" BEL
        "basesoc_sdram_bandwidth_nreads_17" BEL
        "basesoc_sdram_bandwidth_nreads_18" BEL
        "basesoc_sdram_bandwidth_nreads_19" BEL
        "basesoc_sdram_bandwidth_nreads_20" BEL
        "basesoc_sdram_bandwidth_nreads_21" BEL
        "basesoc_sdram_bandwidth_nreads_22" BEL
        "basesoc_sdram_bandwidth_nreads_23" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "basesoc_sdram_twtrcon_count_0" BEL "basesoc_sdram_twtrcon_count_1"
        BEL "basesoc_sdram_twtrcon_count_2" BEL
        "basesoc_sdram_bandwidth_nwrites_0" BEL
        "basesoc_sdram_bandwidth_nwrites_1" BEL
        "basesoc_sdram_bandwidth_nwrites_2" BEL
        "basesoc_sdram_bandwidth_nwrites_3" BEL
        "basesoc_sdram_bandwidth_nwrites_4" BEL
        "basesoc_sdram_bandwidth_nwrites_5" BEL
        "basesoc_sdram_bandwidth_nwrites_6" BEL
        "basesoc_sdram_bandwidth_nwrites_7" BEL
        "basesoc_sdram_bandwidth_nwrites_8" BEL
        "basesoc_sdram_bandwidth_nwrites_9" BEL
        "basesoc_sdram_bandwidth_nwrites_10" BEL
        "basesoc_sdram_bandwidth_nwrites_11" BEL
        "basesoc_sdram_bandwidth_nwrites_12" BEL
        "basesoc_sdram_bandwidth_nwrites_13" BEL
        "basesoc_sdram_bandwidth_nwrites_14" BEL
        "basesoc_sdram_bandwidth_nwrites_15" BEL
        "basesoc_sdram_bandwidth_nwrites_16" BEL
        "basesoc_sdram_bandwidth_nwrites_17" BEL
        "basesoc_sdram_bandwidth_nwrites_18" BEL
        "basesoc_sdram_bandwidth_nwrites_19" BEL
        "basesoc_sdram_bandwidth_nwrites_20" BEL
        "basesoc_sdram_bandwidth_nwrites_21" BEL
        "basesoc_sdram_bandwidth_nwrites_22" BEL
        "basesoc_sdram_bandwidth_nwrites_23" BEL "basesoc_count_1" BEL
        "basesoc_count_0" BEL "basesoc_count_2" BEL "basesoc_count_3" BEL
        "basesoc_count_6" BEL "basesoc_count_4" BEL "basesoc_count_5" BEL
        "basesoc_count_9" BEL "basesoc_count_7" BEL "basesoc_count_8" BEL
        "basesoc_count_12" BEL "basesoc_count_10" BEL "basesoc_count_11" BEL
        "basesoc_count_13" BEL "basesoc_count_14" BEL "basesoc_count_17" BEL
        "basesoc_count_15" BEL "basesoc_count_16" BEL
        "refresher_state_FSM_FFd2" BEL "basesoc_count_18" BEL
        "basesoc_count_19" BEL "refresher_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd3" BEL
        "cache_state_FSM_FFd2" BEL "cache_state_FSM_FFd1" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "bankmachine1_state_FSM_FFd1" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine4_state_FSM_FFd1" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd1" BEL "bankmachine7_state_FSM_FFd3" BEL
        "bankmachine7_state_FSM_FFd2" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "VexRiscv/_zz_202__2" BEL "VexRiscv/_zz_202__1" BEL
        "VexRiscv/_zz_202__0" BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_3"
        BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_2" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_1" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_0" BEL
        "VexRiscv/CsrPlugin_mtval_31" BEL "VexRiscv/CsrPlugin_mtval_30" BEL
        "VexRiscv/CsrPlugin_mtval_29" BEL "VexRiscv/CsrPlugin_mtval_28" BEL
        "VexRiscv/CsrPlugin_mtval_27" BEL "VexRiscv/CsrPlugin_mtval_26" BEL
        "VexRiscv/CsrPlugin_mtval_25" BEL "VexRiscv/CsrPlugin_mtval_24" BEL
        "VexRiscv/CsrPlugin_mtval_23" BEL "VexRiscv/CsrPlugin_mtval_22" BEL
        "VexRiscv/CsrPlugin_mtval_21" BEL "VexRiscv/CsrPlugin_mtval_20" BEL
        "VexRiscv/CsrPlugin_mtval_19" BEL "VexRiscv/CsrPlugin_mtval_18" BEL
        "VexRiscv/CsrPlugin_mtval_17" BEL "VexRiscv/CsrPlugin_mtval_16" BEL
        "VexRiscv/CsrPlugin_mtval_15" BEL "VexRiscv/CsrPlugin_mtval_14" BEL
        "VexRiscv/CsrPlugin_mtval_13" BEL "VexRiscv/CsrPlugin_mtval_12" BEL
        "VexRiscv/CsrPlugin_mtval_11" BEL "VexRiscv/CsrPlugin_mtval_10" BEL
        "VexRiscv/CsrPlugin_mtval_9" BEL "VexRiscv/CsrPlugin_mtval_8" BEL
        "VexRiscv/CsrPlugin_mtval_7" BEL "VexRiscv/CsrPlugin_mtval_6" BEL
        "VexRiscv/CsrPlugin_mtval_5" BEL "VexRiscv/CsrPlugin_mtval_4" BEL
        "VexRiscv/CsrPlugin_mtval_3" BEL "VexRiscv/CsrPlugin_mtval_2" BEL
        "VexRiscv/CsrPlugin_mtval_1" BEL "VexRiscv/CsrPlugin_mtval_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_wr" BEL
        "VexRiscv/execute_to_memory_MEMORY_STORE" BEL
        "VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_STORE" BEL
        "VexRiscv/CsrPlugin_mstatus_MIE" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_1" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_0" BEL
        "VexRiscv/CsrPlugin_mstatus_MPIE" BEL "VexRiscv/CsrPlugin_mepc_31" BEL
        "VexRiscv/CsrPlugin_mepc_30" BEL "VexRiscv/CsrPlugin_mepc_29" BEL
        "VexRiscv/CsrPlugin_mepc_28" BEL "VexRiscv/CsrPlugin_mepc_27" BEL
        "VexRiscv/CsrPlugin_mepc_26" BEL "VexRiscv/CsrPlugin_mepc_25" BEL
        "VexRiscv/CsrPlugin_mepc_24" BEL "VexRiscv/CsrPlugin_mepc_23" BEL
        "VexRiscv/CsrPlugin_mepc_22" BEL "VexRiscv/CsrPlugin_mepc_21" BEL
        "VexRiscv/CsrPlugin_mepc_20" BEL "VexRiscv/CsrPlugin_mepc_19" BEL
        "VexRiscv/CsrPlugin_mepc_18" BEL "VexRiscv/CsrPlugin_mepc_17" BEL
        "VexRiscv/CsrPlugin_mepc_16" BEL "VexRiscv/CsrPlugin_mepc_15" BEL
        "VexRiscv/CsrPlugin_mepc_14" BEL "VexRiscv/CsrPlugin_mepc_13" BEL
        "VexRiscv/CsrPlugin_mepc_12" BEL "VexRiscv/CsrPlugin_mepc_11" BEL
        "VexRiscv/CsrPlugin_mepc_10" BEL "VexRiscv/CsrPlugin_mepc_9" BEL
        "VexRiscv/CsrPlugin_mepc_8" BEL "VexRiscv/CsrPlugin_mepc_7" BEL
        "VexRiscv/CsrPlugin_mepc_6" BEL "VexRiscv/CsrPlugin_mepc_5" BEL
        "VexRiscv/CsrPlugin_mepc_4" BEL "VexRiscv/CsrPlugin_mepc_3" BEL
        "VexRiscv/CsrPlugin_mepc_2" BEL "VexRiscv/CsrPlugin_mepc_1" BEL
        "VexRiscv/CsrPlugin_mepc_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/_zz_200__31" BEL "VexRiscv/_zz_200__30" BEL
        "VexRiscv/_zz_200__29" BEL "VexRiscv/_zz_200__28" BEL
        "VexRiscv/_zz_200__27" BEL "VexRiscv/_zz_200__26" BEL
        "VexRiscv/_zz_200__25" BEL "VexRiscv/_zz_200__24" BEL
        "VexRiscv/_zz_200__23" BEL "VexRiscv/_zz_200__22" BEL
        "VexRiscv/_zz_200__21" BEL "VexRiscv/_zz_200__20" BEL
        "VexRiscv/_zz_200__19" BEL "VexRiscv/_zz_200__18" BEL
        "VexRiscv/_zz_200__17" BEL "VexRiscv/_zz_200__16" BEL
        "VexRiscv/_zz_200__15" BEL "VexRiscv/_zz_200__14" BEL
        "VexRiscv/_zz_200__13" BEL "VexRiscv/_zz_200__12" BEL
        "VexRiscv/_zz_200__11" BEL "VexRiscv/_zz_200__10" BEL
        "VexRiscv/_zz_200__9" BEL "VexRiscv/_zz_200__8" BEL
        "VexRiscv/_zz_200__7" BEL "VexRiscv/_zz_200__6" BEL
        "VexRiscv/_zz_200__5" BEL "VexRiscv/_zz_200__4" BEL
        "VexRiscv/_zz_200__3" BEL "VexRiscv/_zz_200__2" BEL
        "VexRiscv/_zz_200__1" BEL "VexRiscv/_zz_200__0" BEL
        "VexRiscv/CsrPlugin_mie_MSIE" BEL "VexRiscv/CsrPlugin_mie_MTIE" BEL
        "VexRiscv/CsrPlugin_mie_MEIE" BEL "VexRiscv/CsrPlugin_mtvec_base_29"
        BEL "VexRiscv/CsrPlugin_mtvec_base_28" BEL
        "VexRiscv/CsrPlugin_mtvec_base_27" BEL
        "VexRiscv/CsrPlugin_mtvec_base_26" BEL
        "VexRiscv/CsrPlugin_mtvec_base_25" BEL
        "VexRiscv/CsrPlugin_mtvec_base_24" BEL
        "VexRiscv/CsrPlugin_mtvec_base_23" BEL
        "VexRiscv/CsrPlugin_mtvec_base_22" BEL
        "VexRiscv/CsrPlugin_mtvec_base_21" BEL
        "VexRiscv/CsrPlugin_mtvec_base_20" BEL
        "VexRiscv/CsrPlugin_mtvec_base_19" BEL
        "VexRiscv/CsrPlugin_mtvec_base_18" BEL
        "VexRiscv/CsrPlugin_mtvec_base_17" BEL
        "VexRiscv/CsrPlugin_mtvec_base_16" BEL
        "VexRiscv/CsrPlugin_mtvec_base_15" BEL
        "VexRiscv/CsrPlugin_mtvec_base_14" BEL
        "VexRiscv/CsrPlugin_mtvec_base_13" BEL
        "VexRiscv/CsrPlugin_mtvec_base_12" BEL
        "VexRiscv/CsrPlugin_mtvec_base_11" BEL
        "VexRiscv/CsrPlugin_mtvec_base_10" BEL
        "VexRiscv/CsrPlugin_mtvec_base_9" BEL
        "VexRiscv/CsrPlugin_mtvec_base_8" BEL
        "VexRiscv/CsrPlugin_mtvec_base_7" BEL
        "VexRiscv/CsrPlugin_mtvec_base_6" BEL
        "VexRiscv/CsrPlugin_mtvec_base_5" BEL
        "VexRiscv/CsrPlugin_mtvec_base_4" BEL
        "VexRiscv/CsrPlugin_mtvec_base_3" BEL
        "VexRiscv/CsrPlugin_mtvec_base_2" BEL
        "VexRiscv/CsrPlugin_mtvec_base_1" BEL
        "VexRiscv/CsrPlugin_mtvec_base_0" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_31" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_30" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_29" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_28" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_27" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_26" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_25" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_24" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_23" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_22" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_21" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_20" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_19" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_18" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_17" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_16" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_15" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_14" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_13" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_12" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_11" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_10" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_9" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_8" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_7" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_6" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_5" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_4" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_3" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_2" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_1" BEL
        "VexRiscv/decode_to_execute_RS1_31" BEL
        "VexRiscv/decode_to_execute_RS1_30" BEL
        "VexRiscv/decode_to_execute_RS1_29" BEL
        "VexRiscv/decode_to_execute_RS1_28" BEL
        "VexRiscv/decode_to_execute_RS1_27" BEL
        "VexRiscv/decode_to_execute_RS1_26" BEL
        "VexRiscv/decode_to_execute_RS1_25" BEL
        "VexRiscv/decode_to_execute_RS1_24" BEL
        "VexRiscv/decode_to_execute_RS1_23" BEL
        "VexRiscv/decode_to_execute_RS1_22" BEL
        "VexRiscv/decode_to_execute_RS1_21" BEL
        "VexRiscv/decode_to_execute_RS1_20" BEL
        "VexRiscv/decode_to_execute_RS1_19" BEL
        "VexRiscv/decode_to_execute_RS1_18" BEL
        "VexRiscv/decode_to_execute_RS1_17" BEL
        "VexRiscv/decode_to_execute_RS1_16" BEL
        "VexRiscv/decode_to_execute_RS1_15" BEL
        "VexRiscv/decode_to_execute_RS1_14" BEL
        "VexRiscv/decode_to_execute_RS1_13" BEL
        "VexRiscv/decode_to_execute_RS1_12" BEL
        "VexRiscv/decode_to_execute_RS1_11" BEL
        "VexRiscv/decode_to_execute_RS1_10" BEL
        "VexRiscv/decode_to_execute_RS1_9" BEL
        "VexRiscv/decode_to_execute_RS1_8" BEL
        "VexRiscv/decode_to_execute_RS1_7" BEL
        "VexRiscv/decode_to_execute_RS1_6" BEL
        "VexRiscv/decode_to_execute_RS1_5" BEL
        "VexRiscv/decode_to_execute_RS1_4" BEL
        "VexRiscv/decode_to_execute_RS1_3" BEL
        "VexRiscv/decode_to_execute_RS1_2" BEL
        "VexRiscv/decode_to_execute_RS1_1" BEL
        "VexRiscv/decode_to_execute_RS1_0" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_64" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_63" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_62" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_61" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_60" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_59" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_58" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_57" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_56" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_55" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_54" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_53" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_52" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_51" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_50" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_49" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_48" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_47" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_46" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_45" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_44" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_43" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_42" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_41" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_40" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_39" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_38" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_37" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_36" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_35" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_34" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_33" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_0" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_4" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_3" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_2" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_1" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_0" BEL
        "VexRiscv/decode_to_execute_RS2_31" BEL
        "VexRiscv/decode_to_execute_RS2_30" BEL
        "VexRiscv/decode_to_execute_RS2_29" BEL
        "VexRiscv/decode_to_execute_RS2_28" BEL
        "VexRiscv/decode_to_execute_RS2_27" BEL
        "VexRiscv/decode_to_execute_RS2_26" BEL
        "VexRiscv/decode_to_execute_RS2_25" BEL
        "VexRiscv/decode_to_execute_RS2_24" BEL
        "VexRiscv/decode_to_execute_RS2_23" BEL
        "VexRiscv/decode_to_execute_RS2_22" BEL
        "VexRiscv/decode_to_execute_RS2_21" BEL
        "VexRiscv/decode_to_execute_RS2_20" BEL
        "VexRiscv/decode_to_execute_RS2_19" BEL
        "VexRiscv/decode_to_execute_RS2_18" BEL
        "VexRiscv/decode_to_execute_RS2_17" BEL
        "VexRiscv/decode_to_execute_RS2_16" BEL
        "VexRiscv/decode_to_execute_RS2_15" BEL
        "VexRiscv/decode_to_execute_RS2_14" BEL
        "VexRiscv/decode_to_execute_RS2_13" BEL
        "VexRiscv/decode_to_execute_RS2_12" BEL
        "VexRiscv/decode_to_execute_RS2_11" BEL
        "VexRiscv/decode_to_execute_RS2_10" BEL
        "VexRiscv/decode_to_execute_RS2_9" BEL
        "VexRiscv/decode_to_execute_RS2_8" BEL
        "VexRiscv/decode_to_execute_RS2_7" BEL
        "VexRiscv/decode_to_execute_RS2_6" BEL
        "VexRiscv/decode_to_execute_RS2_5" BEL
        "VexRiscv/decode_to_execute_RS2_4" BEL
        "VexRiscv/decode_to_execute_RS2_3" BEL
        "VexRiscv/decode_to_execute_RS2_2" BEL
        "VexRiscv/decode_to_execute_RS2_1" BEL
        "VexRiscv/decode_to_execute_RS2_0" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/writeBack_arbitration_isValid" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ENABLE" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID" BEL
        "VexRiscv/memory_to_writeBack_ENV_CTRL_0" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1" BEL
        "VexRiscv/execute_to_memory_IS_DIV" BEL
        "VexRiscv/execute_to_memory_IS_MUL" BEL
        "VexRiscv/execute_to_memory_MEMORY_ENABLE" BEL
        "VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/execute_to_memory_BRANCH_DO" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_VALID" BEL
        "VexRiscv/execute_to_memory_ENV_CTRL_0" BEL
        "VexRiscv/memory_to_writeBack_PC_31" BEL
        "VexRiscv/memory_to_writeBack_PC_30" BEL
        "VexRiscv/memory_to_writeBack_PC_29" BEL
        "VexRiscv/memory_to_writeBack_PC_28" BEL
        "VexRiscv/memory_to_writeBack_PC_27" BEL
        "VexRiscv/memory_to_writeBack_PC_26" BEL
        "VexRiscv/memory_to_writeBack_PC_25" BEL
        "VexRiscv/memory_to_writeBack_PC_24" BEL
        "VexRiscv/memory_to_writeBack_PC_23" BEL
        "VexRiscv/memory_to_writeBack_PC_22" BEL
        "VexRiscv/memory_to_writeBack_PC_21" BEL
        "VexRiscv/memory_to_writeBack_PC_20" BEL
        "VexRiscv/memory_to_writeBack_PC_19" BEL
        "VexRiscv/memory_to_writeBack_PC_18" BEL
        "VexRiscv/memory_to_writeBack_PC_17" BEL
        "VexRiscv/memory_to_writeBack_PC_16" BEL
        "VexRiscv/memory_to_writeBack_PC_15" BEL
        "VexRiscv/memory_to_writeBack_PC_14" BEL
        "VexRiscv/memory_to_writeBack_PC_13" BEL
        "VexRiscv/memory_to_writeBack_PC_12" BEL
        "VexRiscv/memory_to_writeBack_PC_11" BEL
        "VexRiscv/memory_to_writeBack_PC_10" BEL
        "VexRiscv/memory_to_writeBack_PC_9" BEL
        "VexRiscv/memory_to_writeBack_PC_8" BEL
        "VexRiscv/memory_to_writeBack_PC_7" BEL
        "VexRiscv/memory_to_writeBack_PC_6" BEL
        "VexRiscv/memory_to_writeBack_PC_5" BEL
        "VexRiscv/memory_to_writeBack_PC_4" BEL
        "VexRiscv/memory_to_writeBack_PC_3" BEL
        "VexRiscv/memory_to_writeBack_PC_2" BEL
        "VexRiscv/execute_to_memory_ALIGNEMENT_FAULT" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_31" BEL
        "VexRiscv/_zz_322__31" BEL "VexRiscv/_zz_322__30" BEL
        "VexRiscv/_zz_322__29" BEL "VexRiscv/_zz_322__28" BEL
        "VexRiscv/_zz_322__27" BEL "VexRiscv/_zz_322__26" BEL
        "VexRiscv/_zz_322__25" BEL "VexRiscv/_zz_322__24" BEL
        "VexRiscv/_zz_322__23" BEL "VexRiscv/_zz_322__22" BEL
        "VexRiscv/_zz_322__21" BEL "VexRiscv/_zz_322__20" BEL
        "VexRiscv/_zz_322__19" BEL "VexRiscv/_zz_322__18" BEL
        "VexRiscv/_zz_322__17" BEL "VexRiscv/_zz_322__16" BEL
        "VexRiscv/_zz_322__15" BEL "VexRiscv/_zz_322__14" BEL
        "VexRiscv/_zz_322__13" BEL "VexRiscv/_zz_322__12" BEL
        "VexRiscv/_zz_322__11" BEL "VexRiscv/_zz_322__10" BEL
        "VexRiscv/_zz_322__9" BEL "VexRiscv/_zz_322__8" BEL
        "VexRiscv/_zz_322__7" BEL "VexRiscv/_zz_322__6" BEL
        "VexRiscv/_zz_322__5" BEL "VexRiscv/_zz_322__4" BEL
        "VexRiscv/_zz_322__3" BEL "VexRiscv/_zz_322__2" BEL
        "VexRiscv/_zz_322__1" BEL "VexRiscv/execute_to_memory_PC_31" BEL
        "VexRiscv/execute_to_memory_PC_30" BEL
        "VexRiscv/execute_to_memory_PC_29" BEL
        "VexRiscv/execute_to_memory_PC_28" BEL
        "VexRiscv/execute_to_memory_PC_27" BEL
        "VexRiscv/execute_to_memory_PC_26" BEL
        "VexRiscv/execute_to_memory_PC_25" BEL
        "VexRiscv/execute_to_memory_PC_24" BEL
        "VexRiscv/execute_to_memory_PC_23" BEL
        "VexRiscv/execute_to_memory_PC_22" BEL
        "VexRiscv/execute_to_memory_PC_21" BEL
        "VexRiscv/execute_to_memory_PC_20" BEL
        "VexRiscv/execute_to_memory_PC_19" BEL
        "VexRiscv/execute_to_memory_PC_18" BEL
        "VexRiscv/execute_to_memory_PC_17" BEL
        "VexRiscv/execute_to_memory_PC_16" BEL
        "VexRiscv/execute_to_memory_PC_15" BEL
        "VexRiscv/execute_to_memory_PC_14" BEL
        "VexRiscv/execute_to_memory_PC_13" BEL
        "VexRiscv/execute_to_memory_PC_12" BEL
        "VexRiscv/execute_to_memory_PC_11" BEL
        "VexRiscv/execute_to_memory_PC_10" BEL
        "VexRiscv/execute_to_memory_PC_9" BEL
        "VexRiscv/execute_to_memory_PC_8" BEL
        "VexRiscv/execute_to_memory_PC_7" BEL
        "VexRiscv/execute_to_memory_PC_6" BEL
        "VexRiscv/execute_to_memory_PC_5" BEL
        "VexRiscv/execute_to_memory_PC_4" BEL
        "VexRiscv/execute_to_memory_PC_3" BEL
        "VexRiscv/execute_to_memory_PC_2" BEL "VexRiscv/_zz_162__4" BEL
        "VexRiscv/_zz_162__3" BEL "VexRiscv/_zz_162__2" BEL
        "VexRiscv/_zz_162__1" BEL "VexRiscv/_zz_162__0" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode" BEL
        "VexRiscv/_zz_114_" BEL
        "VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2" BEL
        "VexRiscv/decode_to_execute_PC_31" BEL
        "VexRiscv/decode_to_execute_PC_30" BEL
        "VexRiscv/decode_to_execute_PC_29" BEL
        "VexRiscv/decode_to_execute_PC_28" BEL
        "VexRiscv/decode_to_execute_PC_27" BEL
        "VexRiscv/decode_to_execute_PC_26" BEL
        "VexRiscv/decode_to_execute_PC_25" BEL
        "VexRiscv/decode_to_execute_PC_24" BEL
        "VexRiscv/decode_to_execute_PC_23" BEL
        "VexRiscv/decode_to_execute_PC_22" BEL
        "VexRiscv/decode_to_execute_PC_21" BEL
        "VexRiscv/decode_to_execute_PC_20" BEL
        "VexRiscv/decode_to_execute_PC_19" BEL
        "VexRiscv/decode_to_execute_PC_18" BEL
        "VexRiscv/decode_to_execute_PC_17" BEL
        "VexRiscv/decode_to_execute_PC_16" BEL
        "VexRiscv/decode_to_execute_PC_15" BEL
        "VexRiscv/decode_to_execute_PC_14" BEL
        "VexRiscv/decode_to_execute_PC_13" BEL
        "VexRiscv/decode_to_execute_PC_12" BEL
        "VexRiscv/decode_to_execute_PC_11" BEL
        "VexRiscv/decode_to_execute_PC_10" BEL
        "VexRiscv/decode_to_execute_PC_9" BEL
        "VexRiscv/decode_to_execute_PC_8" BEL
        "VexRiscv/decode_to_execute_PC_7" BEL
        "VexRiscv/decode_to_execute_PC_6" BEL
        "VexRiscv/decode_to_execute_PC_5" BEL
        "VexRiscv/decode_to_execute_PC_4" BEL
        "VexRiscv/decode_to_execute_PC_3" BEL
        "VexRiscv/decode_to_execute_PC_2" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_29" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_28" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_14" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_13" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_12" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_11" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_10" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_9" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_8" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_7" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4" BEL
        "VexRiscv/_zz_112_" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_29" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_28" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_14" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_13" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_12" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_11" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_10" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_9" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_8" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_7" BEL "VexRiscv/_zz_115__31"
        BEL "VexRiscv/_zz_115__30" BEL "VexRiscv/_zz_115__29" BEL
        "VexRiscv/_zz_115__28" BEL "VexRiscv/_zz_115__27" BEL
        "VexRiscv/_zz_115__26" BEL "VexRiscv/_zz_115__25" BEL
        "VexRiscv/_zz_115__24" BEL "VexRiscv/_zz_115__23" BEL
        "VexRiscv/_zz_115__22" BEL "VexRiscv/_zz_115__21" BEL
        "VexRiscv/_zz_115__20" BEL "VexRiscv/_zz_115__19" BEL
        "VexRiscv/_zz_115__18" BEL "VexRiscv/_zz_115__17" BEL
        "VexRiscv/_zz_115__16" BEL "VexRiscv/_zz_115__15" BEL
        "VexRiscv/_zz_115__14" BEL "VexRiscv/_zz_115__13" BEL
        "VexRiscv/_zz_115__12" BEL "VexRiscv/_zz_115__11" BEL
        "VexRiscv/_zz_115__10" BEL "VexRiscv/_zz_115__9" BEL
        "VexRiscv/_zz_115__8" BEL "VexRiscv/_zz_115__7" BEL
        "VexRiscv/_zz_115__6" BEL "VexRiscv/_zz_115__5" BEL
        "VexRiscv/_zz_115__4" BEL "VexRiscv/_zz_115__3" BEL
        "VexRiscv/_zz_115__2" BEL "VexRiscv/dBus_cmd_halfPipe_regs_ready" BEL
        "VexRiscv/CsrPlugin_hadException" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_booted" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_1" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_RS2_SIGNED" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE" BEL
        "VexRiscv/decode_to_execute_IS_RS1_SIGNED" BEL
        "VexRiscv/decode_to_execute_IS_DIV" BEL
        "VexRiscv/decode_to_execute_IS_MUL" BEL
        "VexRiscv/decode_to_execute_SRC_USE_SUB_LESS" BEL
        "VexRiscv/decode_to_execute_MEMORY_ENABLE" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_1" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_0" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC2_FORCE_ZERO" BEL
        "VexRiscv/decode_to_execute_CSR_WRITE_OPCODE" BEL
        "VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED" BEL
        "VexRiscv/decode_to_execute_ENV_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_CSR" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_0" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_31" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_30" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_29" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_28" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_27" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_26" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_25" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_24" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_23" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_22" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_21" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_20" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_19" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_18" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_17" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_16" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_15" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_14" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_13" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_12" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_11" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_10" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_9" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_8" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_needRevert" BEL
        "VexRiscv/CsrPlugin_mcause_interrupt" BEL "VexRiscv/_zz_163__31" BEL
        "VexRiscv/_zz_163__30" BEL "VexRiscv/_zz_163__29" BEL
        "VexRiscv/_zz_163__28" BEL "VexRiscv/_zz_163__27" BEL
        "VexRiscv/_zz_163__26" BEL "VexRiscv/_zz_163__25" BEL
        "VexRiscv/_zz_163__24" BEL "VexRiscv/_zz_163__23" BEL
        "VexRiscv/_zz_163__22" BEL "VexRiscv/_zz_163__21" BEL
        "VexRiscv/_zz_163__20" BEL "VexRiscv/_zz_163__19" BEL
        "VexRiscv/_zz_163__18" BEL "VexRiscv/_zz_163__17" BEL
        "VexRiscv/_zz_163__16" BEL "VexRiscv/_zz_163__15" BEL
        "VexRiscv/_zz_163__14" BEL "VexRiscv/_zz_163__13" BEL
        "VexRiscv/_zz_163__12" BEL "VexRiscv/_zz_163__11" BEL
        "VexRiscv/_zz_163__10" BEL "VexRiscv/_zz_163__9" BEL
        "VexRiscv/_zz_163__8" BEL "VexRiscv/_zz_163__7" BEL
        "VexRiscv/_zz_163__6" BEL "VexRiscv/_zz_163__5" BEL
        "VexRiscv/_zz_163__4" BEL "VexRiscv/_zz_163__3" BEL
        "VexRiscv/_zz_163__2" BEL "VexRiscv/_zz_163__1" BEL
        "VexRiscv/_zz_163__0" BEL "VexRiscv/_zz_149_" BEL
        "VexRiscv/externalInterruptArray_regNext_1" BEL
        "VexRiscv/externalInterruptArray_regNext_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/_zz_3_" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5" BEL
        "basesoc_sdram_cmd_payload_ras" BEL "suart_tx_busy" BEL
        "basesoc_zero_pending" BEL "opsis_i2c_data_drv" BEL "suart_tx_pending"
        BEL "suart_rx_busy" BEL "suart_rx_pending" BEL
        "suart_rx_fifo_readable" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "basesoc_sdram_bankmachine0_trascon_ready" BEL
        "basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine0_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine1_trascon_ready" BEL
        "basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trascon_ready" BEL
        "basesoc_sdram_bankmachine3_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine4_trccon_ready" BEL
        "basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine5_trccon_ready" BEL
        "basesoc_sdram_bankmachine5_trascon_ready" BEL
        "basesoc_sdram_bankmachine6_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine6_trascon_ready" BEL
        "basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine7_trccon_ready" BEL
        "basesoc_sdram_twtrcon_ready" BEL
        "basesoc_sdram_bankmachine7_trascon_ready" BEL
        "basesoc_sdram_trrdcon_ready" BEL "basesoc_grant" BEL
        "suart_tx_fifo_readable" BEL "opsis_i2c_sda_drv_reg" BEL "suart_tx"
        BEL "basesoc_sdram_bankmachine0_row_opened" BEL
        "basesoc_sdram_bankmachine1_row_opened" BEL
        "basesoc_sdram_bankmachine2_row_opened" BEL
        "basesoc_sdram_bankmachine3_row_opened" BEL
        "basesoc_sdram_bankmachine4_row_opened" BEL
        "basesoc_sdram_bankmachine5_row_opened" BEL
        "basesoc_sdram_bankmachine6_row_opened" BEL
        "basesoc_sdram_bankmachine7_row_opened" BEL
        "basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "basesoc_sdram_trrdcon_count" BEL "basesoc_sdram_time0_0" BEL
        "basesoc_sdram_time0_1" BEL "basesoc_sdram_time0_2" BEL
        "basesoc_sdram_time0_3" BEL "basesoc_sdram_time0_4" BEL
        "basesoc_sdram_time1_0" BEL "basesoc_sdram_time1_1" BEL
        "basesoc_sdram_time1_2" BEL "basesoc_sdram_time1_3" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_done" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0" BEL
        "VexRiscv/CsrPlugin_interrupt_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending" BEL
        "spiflash_clk" BEL "basesoc_bus_wishbone_ack" BEL
        "opsis_i2c_fx2_reset_storage_full" BEL "opsisi2c_storage_full" BEL
        "basesoc_eventmanager_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL "basesoc_en_storage_full" BEL
        "opsis_i2c_is_read" BEL "opsis_i2c_data_bit" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2" BEL
        "VexRiscv/memory_arbitration_isValid" BEL
        "VexRiscv/execute_arbitration_isValid" BEL
        "VexRiscv/execute_LightShifterPlugin_isActive" BEL
        "basesoc_sram_bus_ack" BEL "basesoc_sdram_cmd_payload_we" BEL
        "opsis_i2c_slave_addr_re" BEL "basesoc_interface_we" BEL
        "VexRiscv/CsrPlugin_mip_MSIP" BEL "VexRiscv/CsrPlugin_mip_MEIP" BEL
        "VexRiscv/CsrPlugin_interrupt_code_3" BEL "VexRiscv/_zz_203_" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack"
        BEL "VexRiscv/_zz_161_" BEL
        "VexRiscv/decode_to_execute_REGFILE_WRITE_VALID" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re11_FRB" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL "_n1197411_FRB" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB" BEL
        "_n120311_FRB" BEL "_n119921_FRB" BEL "_n119531_FRB" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4"
        BEL "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1"
        BEL "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3"
        BEL "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5"
        BEL "VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1" BEL
        "new_master_rdata_valid1_BRB0" BEL "new_master_rdata_valid2_BRB0" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3" BEL
        "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB5" BEL
        "new_master_rdata_valid2_BRB6" BEL "new_master_rdata_valid2_BRB7" BEL
        "new_master_rdata_valid2_BRB8" BEL "new_master_rdata_valid2_BRB9" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "basesoc_sdram_storage_full_0_1" BEL "basesoc_interface_we_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1" BEL
        "basesoc_interface_adr_1_1" BEL "basesoc_interface_adr_2_1" BEL
        "basesoc_sdram_storage_full_0_2" BEL "basesoc_sdram_storage_full_0_3"
        BEL "basesoc_sdram_storage_full_0_4" BEL
        "basesoc_sdram_storage_full_0_5" BEL "basesoc_interface_adr_5_1" BEL
        "basesoc_interface_we_2" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2" BEL "basesoc_grant_1"
        BEL "basesoc_interface_we_3" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem2_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<17>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19>" PIN
        "Mram_mem16_pins<13>" PIN "Mram_mem15_pins<13>" PIN
        "Mram_mem14_pins<13>" PIN "Mram_mem13_pins<13>" PIN
        "Mram_mem12_pins<13>" PIN "Mram_mem11_pins<13>" PIN
        "Mram_mem10_pins<13>" PIN "Mram_mem9_pins<13>" PIN
        "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>" PIN "Mram_mem6_pins<13>"
        PIN "Mram_mem5_pins<13>" PIN "Mram_mem4_pins<13>" PIN
        "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>" PIN "Mram_mem1_pins<13>"
        BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage6/SP" BEL
        "Mram_storage6/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "Mram_storage_21/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys_0 = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "basesoc_rom_bus_ack" BEL
        "basesoc_bus_wishbone_dat_r_0" BEL "basesoc_bus_wishbone_dat_r_1" BEL
        "basesoc_bus_wishbone_dat_r_2" BEL "basesoc_bus_wishbone_dat_r_3" BEL
        "basesoc_bus_wishbone_dat_r_4" BEL "basesoc_bus_wishbone_dat_r_5" BEL
        "basesoc_bus_wishbone_dat_r_6" BEL "basesoc_bus_wishbone_dat_r_7" BEL
        "basesoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "basesoc_sdram_cmd_payload_a_10" BEL "basesoc_sdram_cmd_payload_cas"
        BEL "basesoc_sdram_generator_done" BEL
        "basesoc_sdram_bandwidth_cmd_ready" BEL "basesoc_slave_sel_r_0" BEL
        "basesoc_slave_sel_r_1" BEL "basesoc_slave_sel_r_2" BEL
        "basesoc_slave_sel_r_3" BEL "basesoc_slave_sel_r_4" BEL
        "basesoc_csrbankarray_sel_r" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "basesoc_sdram_dfi_p0_we_n" BEL "basesoc_sdram_dfi_p0_cas_n" BEL
        "basesoc_sdram_dfi_p0_ras_n" BEL "basesoc_sdram_dfi_p1_cas_n" BEL
        "basesoc_sdram_dfi_p1_ras_n" BEL "basesoc_sdram_dfi_p1_we_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "basesoc_sdram_generator_counter_0" BEL
        "basesoc_sdram_generator_counter_1" BEL
        "basesoc_sdram_generator_counter_2" BEL
        "basesoc_sdram_generator_counter_3" BEL
        "basesoc_sdram_generator_counter_4" BEL
        "basesoc_sdram_generator_counter_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "basesoc_sdram_bandwidth_counter_2" BEL
        "basesoc_sdram_bandwidth_counter_3" BEL
        "basesoc_sdram_bandwidth_counter_4" BEL
        "basesoc_sdram_bandwidth_counter_5" BEL
        "basesoc_sdram_bandwidth_counter_6" BEL
        "basesoc_sdram_bandwidth_counter_7" BEL
        "basesoc_sdram_bandwidth_counter_8" BEL
        "basesoc_sdram_bandwidth_counter_9" BEL
        "basesoc_sdram_bandwidth_counter_10" BEL
        "basesoc_sdram_bandwidth_counter_11" BEL
        "basesoc_sdram_bandwidth_counter_12" BEL
        "basesoc_sdram_bandwidth_counter_13" BEL
        "basesoc_sdram_bandwidth_counter_14" BEL
        "basesoc_sdram_bandwidth_counter_15" BEL
        "basesoc_sdram_bandwidth_counter_16" BEL
        "basesoc_sdram_bandwidth_counter_17" BEL
        "basesoc_sdram_bandwidth_counter_18" BEL
        "basesoc_sdram_bandwidth_counter_19" BEL
        "basesoc_sdram_bandwidth_counter_20" BEL
        "basesoc_sdram_bandwidth_counter_21" BEL
        "basesoc_sdram_bandwidth_counter_22" BEL
        "basesoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "basesoc_interface_dat_w_0" BEL
        "basesoc_interface_dat_w_1" BEL "basesoc_interface_dat_w_2" BEL
        "basesoc_interface_dat_w_3" BEL "basesoc_interface_dat_w_4" BEL
        "basesoc_interface_dat_w_5" BEL "basesoc_interface_dat_w_6" BEL
        "basesoc_interface_dat_w_7" BEL "basesoc_interface_adr_0" BEL
        "basesoc_interface_adr_1" BEL "basesoc_interface_adr_2" BEL
        "basesoc_interface_adr_3" BEL "basesoc_interface_adr_4" BEL
        "basesoc_interface_adr_5" BEL "basesoc_interface_adr_9" BEL
        "basesoc_interface_adr_10" BEL "basesoc_interface_adr_11" BEL
        "basesoc_interface_adr_12" BEL "basesoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_phase_accumulator_tx_2" BEL
        "suart_phase_accumulator_tx_3" BEL "suart_phase_accumulator_tx_4" BEL
        "suart_phase_accumulator_tx_5" BEL "suart_phase_accumulator_tx_6" BEL
        "suart_phase_accumulator_tx_7" BEL "suart_phase_accumulator_tx_8" BEL
        "suart_phase_accumulator_tx_9" BEL "suart_phase_accumulator_tx_10" BEL
        "suart_phase_accumulator_tx_11" BEL "suart_phase_accumulator_tx_12"
        BEL "suart_phase_accumulator_tx_13" BEL
        "suart_phase_accumulator_tx_14" BEL "suart_phase_accumulator_tx_15"
        BEL "suart_phase_accumulator_tx_16" BEL
        "suart_phase_accumulator_tx_17" BEL "suart_phase_accumulator_tx_18"
        BEL "suart_phase_accumulator_tx_19" BEL
        "suart_phase_accumulator_tx_20" BEL "suart_phase_accumulator_tx_21"
        BEL "suart_phase_accumulator_tx_22" BEL
        "suart_phase_accumulator_tx_23" BEL "suart_phase_accumulator_tx_24"
        BEL "suart_phase_accumulator_tx_25" BEL
        "suart_phase_accumulator_tx_26" BEL "suart_phase_accumulator_tx_27"
        BEL "suart_phase_accumulator_tx_28" BEL
        "suart_phase_accumulator_tx_29" BEL "suart_phase_accumulator_tx_30"
        BEL "suart_phase_accumulator_tx_31" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_rx_2" BEL "suart_phase_accumulator_rx_3" BEL
        "suart_phase_accumulator_rx_4" BEL "suart_phase_accumulator_rx_5" BEL
        "suart_phase_accumulator_rx_6" BEL "suart_phase_accumulator_rx_7" BEL
        "suart_phase_accumulator_rx_8" BEL "suart_phase_accumulator_rx_9" BEL
        "suart_phase_accumulator_rx_10" BEL "suart_phase_accumulator_rx_11"
        BEL "suart_phase_accumulator_rx_12" BEL
        "suart_phase_accumulator_rx_13" BEL "suart_phase_accumulator_rx_14"
        BEL "suart_phase_accumulator_rx_15" BEL
        "suart_phase_accumulator_rx_16" BEL "suart_phase_accumulator_rx_17"
        BEL "suart_phase_accumulator_rx_18" BEL
        "suart_phase_accumulator_rx_19" BEL "suart_phase_accumulator_rx_20"
        BEL "suart_phase_accumulator_rx_21" BEL
        "suart_phase_accumulator_rx_22" BEL "suart_phase_accumulator_rx_23"
        BEL "suart_phase_accumulator_rx_24" BEL
        "suart_phase_accumulator_rx_25" BEL "suart_phase_accumulator_rx_26"
        BEL "suart_phase_accumulator_rx_27" BEL
        "suart_phase_accumulator_rx_28" BEL "suart_phase_accumulator_rx_29"
        BEL "suart_phase_accumulator_rx_30" BEL
        "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p1_rddata_valid" BEL
        "basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "basesoc_sdram_bandwidth_nreads_r_0" BEL
        "basesoc_sdram_bandwidth_nreads_r_1" BEL
        "basesoc_sdram_bandwidth_nreads_r_2" BEL
        "basesoc_sdram_bandwidth_nreads_r_3" BEL
        "basesoc_sdram_bandwidth_nreads_r_4" BEL
        "basesoc_sdram_bandwidth_nreads_r_5" BEL
        "basesoc_sdram_bandwidth_nreads_r_6" BEL
        "basesoc_sdram_bandwidth_nreads_r_7" BEL
        "basesoc_sdram_bandwidth_nreads_r_8" BEL
        "basesoc_sdram_bandwidth_nreads_r_9" BEL
        "basesoc_sdram_bandwidth_nreads_r_10" BEL
        "basesoc_sdram_bandwidth_nreads_r_11" BEL
        "basesoc_sdram_bandwidth_nreads_r_12" BEL
        "basesoc_sdram_bandwidth_nreads_r_13" BEL
        "basesoc_sdram_bandwidth_nreads_r_14" BEL
        "basesoc_sdram_bandwidth_nreads_r_15" BEL
        "basesoc_sdram_bandwidth_nreads_r_16" BEL
        "basesoc_sdram_bandwidth_nreads_r_17" BEL
        "basesoc_sdram_bandwidth_nreads_r_18" BEL
        "basesoc_sdram_bandwidth_nreads_r_19" BEL
        "basesoc_sdram_bandwidth_nreads_r_20" BEL
        "basesoc_sdram_bandwidth_nreads_r_21" BEL
        "basesoc_sdram_bandwidth_nreads_r_22" BEL
        "basesoc_sdram_bandwidth_nreads_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "basesoc_ctrl_storage_full_31" BEL
        "basesoc_sdram_bandwidth_nreads_status_0" BEL
        "basesoc_sdram_bandwidth_nreads_status_1" BEL
        "basesoc_sdram_bandwidth_nreads_status_2" BEL
        "basesoc_sdram_bandwidth_nreads_status_3" BEL
        "basesoc_sdram_bandwidth_nreads_status_4" BEL
        "basesoc_sdram_bandwidth_nreads_status_5" BEL
        "basesoc_sdram_bandwidth_nreads_status_6" BEL
        "basesoc_sdram_bandwidth_nreads_status_7" BEL
        "basesoc_sdram_bandwidth_nreads_status_8" BEL
        "basesoc_sdram_bandwidth_nreads_status_9" BEL
        "basesoc_sdram_bandwidth_nreads_status_10" BEL
        "basesoc_sdram_bandwidth_nreads_status_11" BEL
        "basesoc_sdram_bandwidth_nreads_status_12" BEL
        "basesoc_sdram_bandwidth_nreads_status_13" BEL
        "basesoc_sdram_bandwidth_nreads_status_14" BEL
        "basesoc_sdram_bandwidth_nreads_status_15" BEL
        "basesoc_sdram_bandwidth_nreads_status_16" BEL
        "basesoc_sdram_bandwidth_nreads_status_17" BEL
        "basesoc_sdram_bandwidth_nreads_status_18" BEL
        "basesoc_sdram_bandwidth_nreads_status_19" BEL
        "basesoc_sdram_bandwidth_nreads_status_20" BEL
        "basesoc_sdram_bandwidth_nreads_status_21" BEL
        "basesoc_sdram_bandwidth_nreads_status_22" BEL
        "basesoc_sdram_bandwidth_nreads_status_23" BEL
        "basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "basesoc_ctrl_storage_full_30" BEL "basesoc_ctrl_storage_full_29" BEL
        "basesoc_ctrl_storage_full_27" BEL "basesoc_ctrl_storage_full_26" BEL
        "basesoc_ctrl_storage_full_22" BEL "basesoc_ctrl_storage_full_24" BEL
        "basesoc_ctrl_storage_full_23" BEL "basesoc_ctrl_storage_full_19" BEL
        "basesoc_ctrl_storage_full_17" BEL "basesoc_ctrl_storage_full_16" BEL
        "basesoc_ctrl_storage_full_15" BEL "basesoc_ctrl_storage_full_8" BEL
        "basesoc_ctrl_storage_full_13" BEL "basesoc_ctrl_storage_full_11" BEL
        "basesoc_ctrl_storage_full_7" BEL "basesoc_ctrl_storage_full_2" BEL
        "basesoc_ctrl_storage_full_1" BEL "basesoc_ctrl_storage_full_0" BEL
        "front_panel_leds_storage_full_0" BEL
        "front_panel_leds_storage_full_1" BEL "basesoc_sdram_storage_full_0"
        BEL "basesoc_sdram_storage_full_1" BEL "basesoc_sdram_storage_full_2"
        BEL "basesoc_sdram_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "basesoc_ctrl_storage_full_28"
        BEL "basesoc_ctrl_storage_full_25" BEL "basesoc_ctrl_storage_full_21"
        BEL "basesoc_ctrl_storage_full_14" BEL "basesoc_ctrl_storage_full_20"
        BEL "basesoc_ctrl_storage_full_18" BEL "basesoc_ctrl_storage_full_12"
        BEL "basesoc_ctrl_storage_full_10" BEL "basesoc_ctrl_storage_full_9"
        BEL "basesoc_ctrl_storage_full_6" BEL "basesoc_ctrl_storage_full_3"
        BEL "basesoc_ctrl_storage_full_5" BEL "basesoc_ctrl_storage_full_4"
        BEL "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "basesoc_load_storage_full_24" BEL "basesoc_load_storage_full_25" BEL
        "basesoc_load_storage_full_26" BEL "basesoc_load_storage_full_27" BEL
        "basesoc_load_storage_full_28" BEL "basesoc_load_storage_full_29" BEL
        "basesoc_load_storage_full_30" BEL "basesoc_load_storage_full_31" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "basesoc_load_storage_full_16" BEL "basesoc_load_storage_full_17" BEL
        "basesoc_load_storage_full_18" BEL "basesoc_load_storage_full_19" BEL
        "basesoc_load_storage_full_20" BEL "basesoc_load_storage_full_21" BEL
        "basesoc_load_storage_full_22" BEL "basesoc_load_storage_full_23" BEL
        "basesoc_load_storage_full_8" BEL "basesoc_load_storage_full_9" BEL
        "basesoc_load_storage_full_10" BEL "basesoc_load_storage_full_11" BEL
        "basesoc_load_storage_full_12" BEL "basesoc_load_storage_full_13" BEL
        "basesoc_load_storage_full_14" BEL "basesoc_load_storage_full_15" BEL
        "basesoc_load_storage_full_0" BEL "basesoc_load_storage_full_1" BEL
        "basesoc_load_storage_full_2" BEL "basesoc_load_storage_full_3" BEL
        "basesoc_load_storage_full_4" BEL "basesoc_load_storage_full_5" BEL
        "basesoc_load_storage_full_6" BEL "basesoc_load_storage_full_7" BEL
        "basesoc_reload_storage_full_24" BEL "basesoc_reload_storage_full_25"
        BEL "basesoc_reload_storage_full_26" BEL
        "basesoc_reload_storage_full_27" BEL "basesoc_reload_storage_full_28"
        BEL "basesoc_reload_storage_full_29" BEL
        "basesoc_reload_storage_full_30" BEL "basesoc_reload_storage_full_31"
        BEL "basesoc_reload_storage_full_0" BEL
        "basesoc_reload_storage_full_1" BEL "basesoc_reload_storage_full_2"
        BEL "basesoc_reload_storage_full_3" BEL
        "basesoc_reload_storage_full_4" BEL "basesoc_reload_storage_full_5"
        BEL "basesoc_reload_storage_full_6" BEL
        "basesoc_reload_storage_full_7" BEL "basesoc_reload_storage_full_16"
        BEL "basesoc_reload_storage_full_17" BEL
        "basesoc_reload_storage_full_18" BEL "basesoc_reload_storage_full_19"
        BEL "basesoc_reload_storage_full_20" BEL
        "basesoc_reload_storage_full_21" BEL "basesoc_reload_storage_full_22"
        BEL "basesoc_reload_storage_full_23" BEL
        "basesoc_reload_storage_full_8" BEL "basesoc_reload_storage_full_9"
        BEL "basesoc_reload_storage_full_10" BEL
        "basesoc_reload_storage_full_11" BEL "basesoc_reload_storage_full_12"
        BEL "basesoc_reload_storage_full_13" BEL
        "basesoc_reload_storage_full_14" BEL "basesoc_reload_storage_full_15"
        BEL "new_master_rdata_valid4" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "opsis_i2c_status_storage_full_0"
        BEL "opsis_i2c_status_storage_full_1" BEL "suart_uart_clk_rxen" BEL
        "basesoc_sdram_dfi_p0_rddata_en" BEL "basesoc_sdram_dfi_p1_rddata_en"
        BEL "basesoc_sdram_dfi_p1_wrdata_en" BEL "basesoc_value_0" BEL
        "basesoc_value_1" BEL "basesoc_value_2" BEL "basesoc_value_3" BEL
        "basesoc_value_4" BEL "basesoc_value_5" BEL "basesoc_value_6" BEL
        "basesoc_value_7" BEL "basesoc_value_8" BEL "basesoc_value_9" BEL
        "basesoc_value_10" BEL "basesoc_value_11" BEL "basesoc_value_12" BEL
        "basesoc_value_13" BEL "basesoc_value_14" BEL "basesoc_value_15" BEL
        "basesoc_value_16" BEL "basesoc_value_17" BEL "basesoc_value_18" BEL
        "basesoc_value_19" BEL "basesoc_value_20" BEL "basesoc_value_21" BEL
        "basesoc_value_22" BEL "basesoc_value_23" BEL "basesoc_value_24" BEL
        "basesoc_value_25" BEL "basesoc_value_26" BEL "basesoc_value_27" BEL
        "basesoc_value_28" BEL "basesoc_value_29" BEL "basesoc_value_30" BEL
        "basesoc_value_31" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl1_regs0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "suart_tx_reg_0" BEL "suart_tx_reg_1" BEL "suart_tx_reg_2" BEL
        "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL "suart_tx_reg_5" BEL
        "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL "spiflash_dqi_0" BEL
        "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL "spiflash_dqi_3" BEL
        "xilinxmultiregimpl1_regs1" BEL "basesoc_value_status_0" BEL
        "basesoc_value_status_1" BEL "basesoc_value_status_2" BEL
        "basesoc_value_status_3" BEL "basesoc_value_status_4" BEL
        "basesoc_value_status_5" BEL "basesoc_value_status_6" BEL
        "basesoc_value_status_7" BEL "basesoc_value_status_8" BEL
        "basesoc_value_status_9" BEL "basesoc_value_status_10" BEL
        "basesoc_value_status_11" BEL "basesoc_value_status_12" BEL
        "basesoc_value_status_13" BEL "basesoc_value_status_14" BEL
        "basesoc_value_status_15" BEL "basesoc_value_status_16" BEL
        "basesoc_value_status_17" BEL "basesoc_value_status_18" BEL
        "basesoc_value_status_19" BEL "basesoc_value_status_20" BEL
        "basesoc_value_status_21" BEL "basesoc_value_status_22" BEL
        "basesoc_value_status_23" BEL "basesoc_value_status_24" BEL
        "basesoc_value_status_25" BEL "basesoc_value_status_26" BEL
        "basesoc_value_status_27" BEL "basesoc_value_status_28" BEL
        "basesoc_value_status_29" BEL "basesoc_value_status_30" BEL
        "basesoc_value_status_31" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL
        "basesoc_sdram_bankmachine0_row_0" BEL
        "basesoc_sdram_bankmachine0_row_1" BEL
        "basesoc_sdram_bankmachine0_row_2" BEL
        "basesoc_sdram_bankmachine0_row_3" BEL
        "basesoc_sdram_bankmachine0_row_4" BEL
        "basesoc_sdram_bankmachine0_row_5" BEL
        "basesoc_sdram_bankmachine0_row_6" BEL
        "basesoc_sdram_bankmachine0_row_7" BEL
        "basesoc_sdram_bankmachine0_row_8" BEL
        "basesoc_sdram_bankmachine0_row_9" BEL
        "basesoc_sdram_bankmachine0_row_10" BEL
        "basesoc_sdram_bankmachine0_row_11" BEL
        "basesoc_sdram_bankmachine0_row_12" BEL
        "basesoc_sdram_bankmachine0_row_13" BEL
        "basesoc_sdram_bankmachine1_row_0" BEL
        "basesoc_sdram_bankmachine1_row_1" BEL
        "basesoc_sdram_bankmachine1_row_2" BEL
        "basesoc_sdram_bankmachine1_row_3" BEL
        "basesoc_sdram_bankmachine1_row_4" BEL
        "basesoc_sdram_bankmachine1_row_5" BEL
        "basesoc_sdram_bankmachine1_row_6" BEL
        "basesoc_sdram_bankmachine1_row_7" BEL
        "basesoc_sdram_bankmachine1_row_8" BEL
        "basesoc_sdram_bankmachine1_row_9" BEL
        "basesoc_sdram_bankmachine1_row_10" BEL
        "basesoc_sdram_bankmachine1_row_11" BEL
        "basesoc_sdram_bankmachine1_row_12" BEL
        "basesoc_sdram_bankmachine1_row_13" BEL
        "basesoc_sdram_bankmachine2_row_0" BEL
        "basesoc_sdram_bankmachine2_row_1" BEL
        "basesoc_sdram_bankmachine2_row_2" BEL
        "basesoc_sdram_bankmachine2_row_3" BEL
        "basesoc_sdram_bankmachine2_row_4" BEL
        "basesoc_sdram_bankmachine2_row_5" BEL
        "basesoc_sdram_bankmachine2_row_6" BEL
        "basesoc_sdram_bankmachine2_row_7" BEL
        "basesoc_sdram_bankmachine2_row_8" BEL
        "basesoc_sdram_bankmachine2_row_9" BEL
        "basesoc_sdram_bankmachine2_row_10" BEL
        "basesoc_sdram_bankmachine2_row_11" BEL
        "basesoc_sdram_bankmachine2_row_12" BEL
        "basesoc_sdram_bankmachine2_row_13" BEL
        "basesoc_sdram_bankmachine3_row_0" BEL
        "basesoc_sdram_bankmachine3_row_1" BEL
        "basesoc_sdram_bankmachine3_row_2" BEL
        "basesoc_sdram_bankmachine3_row_3" BEL
        "basesoc_sdram_bankmachine3_row_4" BEL
        "basesoc_sdram_bankmachine3_row_5" BEL
        "basesoc_sdram_bankmachine3_row_6" BEL
        "basesoc_sdram_bankmachine3_row_7" BEL
        "basesoc_sdram_bankmachine3_row_8" BEL
        "basesoc_sdram_bankmachine3_row_9" BEL
        "basesoc_sdram_bankmachine3_row_10" BEL
        "basesoc_sdram_bankmachine3_row_11" BEL
        "basesoc_sdram_bankmachine3_row_12" BEL
        "basesoc_sdram_bankmachine3_row_13" BEL
        "basesoc_sdram_bankmachine4_row_0" BEL
        "basesoc_sdram_bankmachine4_row_1" BEL
        "basesoc_sdram_bankmachine4_row_2" BEL
        "basesoc_sdram_bankmachine4_row_3" BEL
        "basesoc_sdram_bankmachine4_row_4" BEL
        "basesoc_sdram_bankmachine4_row_5" BEL
        "basesoc_sdram_bankmachine4_row_6" BEL
        "basesoc_sdram_bankmachine4_row_7" BEL
        "basesoc_sdram_bankmachine4_row_8" BEL
        "basesoc_sdram_bankmachine4_row_9" BEL
        "basesoc_sdram_bankmachine4_row_10" BEL
        "basesoc_sdram_bankmachine4_row_11" BEL
        "basesoc_sdram_bankmachine4_row_12" BEL
        "basesoc_sdram_bankmachine4_row_13" BEL
        "basesoc_sdram_bankmachine5_row_0" BEL
        "basesoc_sdram_bankmachine5_row_1" BEL
        "basesoc_sdram_bankmachine5_row_2" BEL
        "basesoc_sdram_bankmachine5_row_3" BEL
        "basesoc_sdram_bankmachine5_row_4" BEL
        "basesoc_sdram_bankmachine5_row_5" BEL
        "basesoc_sdram_bankmachine5_row_6" BEL
        "basesoc_sdram_bankmachine5_row_7" BEL
        "basesoc_sdram_bankmachine5_row_8" BEL
        "basesoc_sdram_bankmachine5_row_9" BEL
        "basesoc_sdram_bankmachine5_row_10" BEL
        "basesoc_sdram_bankmachine5_row_11" BEL
        "basesoc_sdram_bankmachine5_row_12" BEL
        "basesoc_sdram_bankmachine5_row_13" BEL
        "basesoc_sdram_bankmachine6_row_0" BEL
        "basesoc_sdram_bankmachine6_row_1" BEL
        "basesoc_sdram_bankmachine6_row_2" BEL
        "basesoc_sdram_bankmachine6_row_3" BEL
        "basesoc_sdram_bankmachine6_row_4" BEL
        "basesoc_sdram_bankmachine6_row_5" BEL
        "basesoc_sdram_bankmachine6_row_6" BEL
        "basesoc_sdram_bankmachine6_row_7" BEL
        "basesoc_sdram_bankmachine6_row_8" BEL
        "basesoc_sdram_bankmachine6_row_9" BEL
        "basesoc_sdram_bankmachine6_row_10" BEL
        "basesoc_sdram_bankmachine6_row_11" BEL
        "basesoc_sdram_bankmachine6_row_12" BEL
        "basesoc_sdram_bankmachine6_row_13" BEL
        "basesoc_sdram_bankmachine7_row_0" BEL
        "basesoc_sdram_bankmachine7_row_1" BEL
        "basesoc_sdram_bankmachine7_row_2" BEL
        "basesoc_sdram_bankmachine7_row_3" BEL
        "basesoc_sdram_bankmachine7_row_4" BEL
        "basesoc_sdram_bankmachine7_row_5" BEL
        "basesoc_sdram_bankmachine7_row_6" BEL
        "basesoc_sdram_bankmachine7_row_7" BEL
        "basesoc_sdram_bankmachine7_row_8" BEL
        "basesoc_sdram_bankmachine7_row_9" BEL
        "basesoc_sdram_bankmachine7_row_10" BEL
        "basesoc_sdram_bankmachine7_row_11" BEL
        "basesoc_sdram_bankmachine7_row_12" BEL
        "basesoc_sdram_bankmachine7_row_13" BEL "opsis_i2c_sda_r" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL "spiflash_sr_0" BEL
        "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL "dfi_dfi_p2_rddata_1"
        BEL "dfi_dfi_p2_rddata_2" BEL "dfi_dfi_p2_rddata_3" BEL
        "dfi_dfi_p2_rddata_4" BEL "dfi_dfi_p2_rddata_5" BEL
        "dfi_dfi_p2_rddata_6" BEL "dfi_dfi_p2_rddata_7" BEL
        "dfi_dfi_p2_rddata_8" BEL "dfi_dfi_p2_rddata_9" BEL
        "dfi_dfi_p2_rddata_10" BEL "dfi_dfi_p2_rddata_11" BEL
        "dfi_dfi_p2_rddata_12" BEL "dfi_dfi_p2_rddata_13" BEL
        "dfi_dfi_p2_rddata_14" BEL "dfi_dfi_p2_rddata_15" BEL
        "dfi_dfi_p2_rddata_16" BEL "dfi_dfi_p2_rddata_17" BEL
        "dfi_dfi_p2_rddata_18" BEL "dfi_dfi_p2_rddata_19" BEL
        "dfi_dfi_p2_rddata_20" BEL "dfi_dfi_p2_rddata_21" BEL
        "dfi_dfi_p2_rddata_22" BEL "dfi_dfi_p2_rddata_23" BEL
        "dfi_dfi_p2_rddata_24" BEL "dfi_dfi_p2_rddata_25" BEL
        "dfi_dfi_p2_rddata_26" BEL "dfi_dfi_p2_rddata_27" BEL
        "dfi_dfi_p2_rddata_28" BEL "dfi_dfi_p2_rddata_29" BEL
        "dfi_dfi_p2_rddata_30" BEL "dfi_dfi_p2_rddata_31" BEL
        "dfi_dfi_p3_rddata_0" BEL "dfi_dfi_p3_rddata_1" BEL
        "dfi_dfi_p3_rddata_2" BEL "dfi_dfi_p3_rddata_3" BEL
        "dfi_dfi_p3_rddata_4" BEL "dfi_dfi_p3_rddata_5" BEL
        "dfi_dfi_p3_rddata_6" BEL "dfi_dfi_p3_rddata_7" BEL
        "dfi_dfi_p3_rddata_8" BEL "dfi_dfi_p3_rddata_9" BEL
        "dfi_dfi_p3_rddata_10" BEL "dfi_dfi_p3_rddata_11" BEL
        "dfi_dfi_p3_rddata_12" BEL "dfi_dfi_p3_rddata_13" BEL
        "dfi_dfi_p3_rddata_14" BEL "dfi_dfi_p3_rddata_15" BEL
        "dfi_dfi_p3_rddata_16" BEL "dfi_dfi_p3_rddata_17" BEL
        "dfi_dfi_p3_rddata_18" BEL "dfi_dfi_p3_rddata_19" BEL
        "dfi_dfi_p3_rddata_20" BEL "dfi_dfi_p3_rddata_21" BEL
        "dfi_dfi_p3_rddata_22" BEL "dfi_dfi_p3_rddata_23" BEL
        "dfi_dfi_p3_rddata_24" BEL "dfi_dfi_p3_rddata_25" BEL
        "dfi_dfi_p3_rddata_26" BEL "dfi_dfi_p3_rddata_27" BEL
        "dfi_dfi_p3_rddata_28" BEL "dfi_dfi_p3_rddata_29" BEL
        "dfi_dfi_p3_rddata_30" BEL "dfi_dfi_p3_rddata_31" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "dfi_dfi_p0_rddata_0" BEL "dfi_dfi_p0_rddata_1" BEL
        "dfi_dfi_p0_rddata_2" BEL "dfi_dfi_p0_rddata_3" BEL
        "dfi_dfi_p0_rddata_4" BEL "dfi_dfi_p0_rddata_5" BEL
        "dfi_dfi_p0_rddata_6" BEL "dfi_dfi_p0_rddata_7" BEL
        "dfi_dfi_p0_rddata_8" BEL "dfi_dfi_p0_rddata_9" BEL
        "dfi_dfi_p0_rddata_10" BEL "dfi_dfi_p0_rddata_11" BEL
        "dfi_dfi_p0_rddata_12" BEL "dfi_dfi_p0_rddata_13" BEL
        "dfi_dfi_p0_rddata_14" BEL "dfi_dfi_p0_rddata_15" BEL
        "dfi_dfi_p0_rddata_16" BEL "dfi_dfi_p0_rddata_17" BEL
        "dfi_dfi_p0_rddata_18" BEL "dfi_dfi_p0_rddata_19" BEL
        "dfi_dfi_p0_rddata_20" BEL "dfi_dfi_p0_rddata_21" BEL
        "dfi_dfi_p0_rddata_22" BEL "dfi_dfi_p0_rddata_23" BEL
        "dfi_dfi_p0_rddata_24" BEL "dfi_dfi_p0_rddata_25" BEL
        "dfi_dfi_p0_rddata_26" BEL "dfi_dfi_p0_rddata_27" BEL
        "dfi_dfi_p0_rddata_28" BEL "dfi_dfi_p0_rddata_29" BEL
        "dfi_dfi_p0_rddata_30" BEL "dfi_dfi_p0_rddata_31" BEL
        "dfi_dfi_p1_rddata_0" BEL "dfi_dfi_p1_rddata_1" BEL
        "dfi_dfi_p1_rddata_2" BEL "dfi_dfi_p1_rddata_3" BEL
        "dfi_dfi_p1_rddata_4" BEL "dfi_dfi_p1_rddata_5" BEL
        "dfi_dfi_p1_rddata_6" BEL "dfi_dfi_p1_rddata_7" BEL
        "dfi_dfi_p1_rddata_8" BEL "dfi_dfi_p1_rddata_9" BEL
        "dfi_dfi_p1_rddata_10" BEL "dfi_dfi_p1_rddata_11" BEL
        "dfi_dfi_p1_rddata_12" BEL "dfi_dfi_p1_rddata_13" BEL
        "dfi_dfi_p1_rddata_14" BEL "dfi_dfi_p1_rddata_15" BEL
        "dfi_dfi_p1_rddata_16" BEL "dfi_dfi_p1_rddata_17" BEL
        "dfi_dfi_p1_rddata_18" BEL "dfi_dfi_p1_rddata_19" BEL
        "dfi_dfi_p1_rddata_20" BEL "dfi_dfi_p1_rddata_21" BEL
        "dfi_dfi_p1_rddata_22" BEL "dfi_dfi_p1_rddata_23" BEL
        "dfi_dfi_p1_rddata_24" BEL "dfi_dfi_p1_rddata_25" BEL
        "dfi_dfi_p1_rddata_26" BEL "dfi_dfi_p1_rddata_27" BEL
        "dfi_dfi_p1_rddata_28" BEL "dfi_dfi_p1_rddata_29" BEL
        "dfi_dfi_p1_rddata_30" BEL "dfi_dfi_p1_rddata_31" BEL
        "basesoc_sdram_phaseinjector2_status_0" BEL
        "basesoc_sdram_phaseinjector2_status_1" BEL
        "basesoc_sdram_phaseinjector2_status_2" BEL
        "basesoc_sdram_phaseinjector2_status_3" BEL
        "basesoc_sdram_phaseinjector2_status_4" BEL
        "basesoc_sdram_phaseinjector2_status_5" BEL
        "basesoc_sdram_phaseinjector2_status_6" BEL
        "basesoc_sdram_phaseinjector2_status_7" BEL
        "basesoc_sdram_phaseinjector2_status_8" BEL
        "basesoc_sdram_phaseinjector2_status_9" BEL
        "basesoc_sdram_phaseinjector2_status_10" BEL
        "basesoc_sdram_phaseinjector2_status_11" BEL
        "basesoc_sdram_phaseinjector2_status_12" BEL
        "basesoc_sdram_phaseinjector2_status_13" BEL
        "basesoc_sdram_phaseinjector2_status_14" BEL
        "basesoc_sdram_phaseinjector2_status_15" BEL
        "basesoc_sdram_phaseinjector2_status_16" BEL
        "basesoc_sdram_phaseinjector2_status_17" BEL
        "basesoc_sdram_phaseinjector2_status_18" BEL
        "basesoc_sdram_phaseinjector2_status_19" BEL
        "basesoc_sdram_phaseinjector2_status_20" BEL
        "basesoc_sdram_phaseinjector2_status_21" BEL
        "basesoc_sdram_phaseinjector2_status_22" BEL
        "basesoc_sdram_phaseinjector2_status_23" BEL
        "basesoc_sdram_phaseinjector2_status_24" BEL
        "basesoc_sdram_phaseinjector2_status_25" BEL
        "basesoc_sdram_phaseinjector2_status_26" BEL
        "basesoc_sdram_phaseinjector2_status_27" BEL
        "basesoc_sdram_phaseinjector2_status_28" BEL
        "basesoc_sdram_phaseinjector2_status_29" BEL
        "basesoc_sdram_phaseinjector2_status_30" BEL
        "basesoc_sdram_phaseinjector2_status_31" BEL
        "basesoc_sdram_phaseinjector3_status_0" BEL
        "basesoc_sdram_phaseinjector3_status_1" BEL
        "basesoc_sdram_phaseinjector3_status_2" BEL
        "basesoc_sdram_phaseinjector3_status_3" BEL
        "basesoc_sdram_phaseinjector3_status_4" BEL
        "basesoc_sdram_phaseinjector3_status_5" BEL
        "basesoc_sdram_phaseinjector3_status_6" BEL
        "basesoc_sdram_phaseinjector3_status_7" BEL
        "basesoc_sdram_phaseinjector3_status_8" BEL
        "basesoc_sdram_phaseinjector3_status_9" BEL
        "basesoc_sdram_phaseinjector3_status_10" BEL
        "basesoc_sdram_phaseinjector3_status_11" BEL
        "basesoc_sdram_phaseinjector3_status_12" BEL
        "basesoc_sdram_phaseinjector3_status_13" BEL
        "basesoc_sdram_phaseinjector3_status_14" BEL
        "basesoc_sdram_phaseinjector3_status_15" BEL
        "basesoc_sdram_phaseinjector3_status_16" BEL
        "basesoc_sdram_phaseinjector3_status_17" BEL
        "basesoc_sdram_phaseinjector3_status_18" BEL
        "basesoc_sdram_phaseinjector3_status_19" BEL
        "basesoc_sdram_phaseinjector3_status_20" BEL
        "basesoc_sdram_phaseinjector3_status_21" BEL
        "basesoc_sdram_phaseinjector3_status_22" BEL
        "basesoc_sdram_phaseinjector3_status_23" BEL
        "basesoc_sdram_phaseinjector3_status_24" BEL
        "basesoc_sdram_phaseinjector3_status_25" BEL
        "basesoc_sdram_phaseinjector3_status_26" BEL
        "basesoc_sdram_phaseinjector3_status_27" BEL
        "basesoc_sdram_phaseinjector3_status_28" BEL
        "basesoc_sdram_phaseinjector3_status_29" BEL
        "basesoc_sdram_phaseinjector3_status_30" BEL
        "basesoc_sdram_phaseinjector3_status_31" BEL
        "basesoc_sdram_phaseinjector1_status_0" BEL
        "basesoc_sdram_phaseinjector1_status_1" BEL
        "basesoc_sdram_phaseinjector1_status_2" BEL
        "basesoc_sdram_phaseinjector1_status_3" BEL
        "basesoc_sdram_phaseinjector1_status_4" BEL
        "basesoc_sdram_phaseinjector1_status_5" BEL
        "basesoc_sdram_phaseinjector1_status_6" BEL
        "basesoc_sdram_phaseinjector1_status_7" BEL
        "basesoc_sdram_phaseinjector1_status_8" BEL
        "basesoc_sdram_phaseinjector1_status_9" BEL
        "basesoc_sdram_phaseinjector1_status_10" BEL
        "basesoc_sdram_phaseinjector1_status_11" BEL
        "basesoc_sdram_phaseinjector1_status_12" BEL
        "basesoc_sdram_phaseinjector1_status_13" BEL
        "basesoc_sdram_phaseinjector1_status_14" BEL
        "basesoc_sdram_phaseinjector1_status_15" BEL
        "basesoc_sdram_phaseinjector1_status_16" BEL
        "basesoc_sdram_phaseinjector1_status_17" BEL
        "basesoc_sdram_phaseinjector1_status_18" BEL
        "basesoc_sdram_phaseinjector1_status_19" BEL
        "basesoc_sdram_phaseinjector1_status_20" BEL
        "basesoc_sdram_phaseinjector1_status_21" BEL
        "basesoc_sdram_phaseinjector1_status_22" BEL
        "basesoc_sdram_phaseinjector1_status_23" BEL
        "basesoc_sdram_phaseinjector1_status_24" BEL
        "basesoc_sdram_phaseinjector1_status_25" BEL
        "basesoc_sdram_phaseinjector1_status_26" BEL
        "basesoc_sdram_phaseinjector1_status_27" BEL
        "basesoc_sdram_phaseinjector1_status_28" BEL
        "basesoc_sdram_phaseinjector1_status_29" BEL
        "basesoc_sdram_phaseinjector1_status_30" BEL
        "basesoc_sdram_phaseinjector1_status_31" BEL
        "basesoc_sdram_phaseinjector0_status_0" BEL
        "basesoc_sdram_phaseinjector0_status_1" BEL
        "basesoc_sdram_phaseinjector0_status_2" BEL
        "basesoc_sdram_phaseinjector0_status_3" BEL
        "basesoc_sdram_phaseinjector0_status_4" BEL
        "basesoc_sdram_phaseinjector0_status_5" BEL
        "basesoc_sdram_phaseinjector0_status_6" BEL
        "basesoc_sdram_phaseinjector0_status_7" BEL
        "basesoc_sdram_phaseinjector0_status_8" BEL
        "basesoc_sdram_phaseinjector0_status_9" BEL
        "basesoc_sdram_phaseinjector0_status_10" BEL
        "basesoc_sdram_phaseinjector0_status_11" BEL
        "basesoc_sdram_phaseinjector0_status_12" BEL
        "basesoc_sdram_phaseinjector0_status_13" BEL
        "basesoc_sdram_phaseinjector0_status_14" BEL
        "basesoc_sdram_phaseinjector0_status_15" BEL
        "basesoc_sdram_phaseinjector0_status_16" BEL
        "basesoc_sdram_phaseinjector0_status_17" BEL
        "basesoc_sdram_phaseinjector0_status_18" BEL
        "basesoc_sdram_phaseinjector0_status_19" BEL
        "basesoc_sdram_phaseinjector0_status_20" BEL
        "basesoc_sdram_phaseinjector0_status_21" BEL
        "basesoc_sdram_phaseinjector0_status_22" BEL
        "basesoc_sdram_phaseinjector0_status_23" BEL
        "basesoc_sdram_phaseinjector0_status_24" BEL
        "basesoc_sdram_phaseinjector0_status_25" BEL
        "basesoc_sdram_phaseinjector0_status_26" BEL
        "basesoc_sdram_phaseinjector0_status_27" BEL
        "basesoc_sdram_phaseinjector0_status_28" BEL
        "basesoc_sdram_phaseinjector0_status_29" BEL
        "basesoc_sdram_phaseinjector0_status_30" BEL
        "basesoc_sdram_phaseinjector0_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "basesoc_sdram_dfi_p0_bank_0" BEL "basesoc_sdram_dfi_p0_bank_1" BEL
        "basesoc_sdram_dfi_p0_bank_2" BEL "basesoc_sdram_dfi_p1_bank_0" BEL
        "basesoc_sdram_dfi_p1_bank_1" BEL "basesoc_sdram_dfi_p1_bank_2" BEL
        "basesoc_sdram_bandwidth_cmd_valid" BEL
        "basesoc_sdram_bandwidth_cmd_is_read" BEL
        "basesoc_sdram_bandwidth_cmd_is_write" BEL
        "basesoc_sdram_dfi_p0_address_0" BEL "basesoc_sdram_dfi_p0_address_1"
        BEL "basesoc_sdram_dfi_p0_address_2" BEL
        "basesoc_sdram_dfi_p0_address_3" BEL "basesoc_sdram_dfi_p0_address_4"
        BEL "basesoc_sdram_dfi_p0_address_5" BEL
        "basesoc_sdram_dfi_p0_address_6" BEL "basesoc_sdram_dfi_p0_address_7"
        BEL "basesoc_sdram_dfi_p0_address_8" BEL
        "basesoc_sdram_dfi_p0_address_9" BEL "basesoc_sdram_dfi_p0_address_10"
        BEL "basesoc_sdram_dfi_p0_address_11" BEL
        "basesoc_sdram_dfi_p0_address_12" BEL
        "basesoc_sdram_dfi_p0_address_13" BEL "basesoc_sdram_dfi_p1_address_0"
        BEL "basesoc_sdram_dfi_p1_address_1" BEL
        "basesoc_sdram_dfi_p1_address_2" BEL "basesoc_sdram_dfi_p1_address_3"
        BEL "basesoc_sdram_dfi_p1_address_4" BEL
        "basesoc_sdram_dfi_p1_address_5" BEL "basesoc_sdram_dfi_p1_address_6"
        BEL "basesoc_sdram_dfi_p1_address_7" BEL
        "basesoc_sdram_dfi_p1_address_8" BEL "basesoc_sdram_dfi_p1_address_9"
        BEL "basesoc_sdram_dfi_p1_address_10" BEL
        "basesoc_sdram_dfi_p1_address_11" BEL
        "basesoc_sdram_dfi_p1_address_12" BEL
        "basesoc_sdram_dfi_p1_address_13" BEL "opsisi2c_state_FSM_FFd4" BEL
        "opsisi2c_state_FSM_FFd1" BEL "opsisi2c_state_FSM_FFd3" BEL
        "opsisi2c_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd1" BEL
        "multiplexer_state_FSM_FFd3" BEL "multiplexer_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL "front_panel_count_1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL "front_panel_count_0" BEL
        "front_panel_count_2" BEL "front_panel_count_3" BEL
        "front_panel_count_6" BEL "front_panel_count_4" BEL
        "front_panel_count_5" BEL "front_panel_count_9" BEL
        "front_panel_count_7" BEL "front_panel_count_8" BEL
        "front_panel_count_12" BEL "front_panel_count_10" BEL
        "front_panel_count_11" BEL "front_panel_count_13" BEL
        "front_panel_count_14" BEL "front_panel_count_17" BEL
        "front_panel_count_15" BEL "front_panel_count_16" BEL
        "front_panel_count_20" BEL "front_panel_count_18" BEL
        "front_panel_count_19" BEL "front_panel_count_23" BEL
        "front_panel_count_21" BEL "front_panel_count_22" BEL
        "front_panel_count_24" BEL "front_panel_count_25" BEL "crg_por_0" BEL
        "crg_por_1" BEL "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL
        "crg_por_5" BEL "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL
        "crg_por_9" BEL "crg_por_10" BEL "basesoc_sdram_timer_count_1" BEL
        "basesoc_sdram_timer_count_0" BEL "basesoc_sdram_timer_count_4" BEL
        "basesoc_sdram_timer_count_2" BEL "basesoc_sdram_timer_count_3" BEL
        "basesoc_sdram_timer_count_7" BEL "basesoc_sdram_timer_count_5" BEL
        "basesoc_sdram_timer_count_6" BEL "basesoc_sdram_timer_count_8" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL "basesoc_counter_0"
        BEL "basesoc_counter_1" BEL "basesoc_ctrl_bus_errors_0" BEL
        "basesoc_ctrl_bus_errors_1" BEL "basesoc_ctrl_bus_errors_2" BEL
        "basesoc_ctrl_bus_errors_3" BEL "basesoc_ctrl_bus_errors_4" BEL
        "basesoc_ctrl_bus_errors_5" BEL "basesoc_ctrl_bus_errors_6" BEL
        "basesoc_ctrl_bus_errors_7" BEL "basesoc_ctrl_bus_errors_8" BEL
        "basesoc_ctrl_bus_errors_9" BEL "basesoc_ctrl_bus_errors_10" BEL
        "basesoc_ctrl_bus_errors_11" BEL "basesoc_ctrl_bus_errors_12" BEL
        "basesoc_ctrl_bus_errors_13" BEL "basesoc_ctrl_bus_errors_14" BEL
        "basesoc_ctrl_bus_errors_15" BEL "basesoc_ctrl_bus_errors_16" BEL
        "basesoc_ctrl_bus_errors_17" BEL "basesoc_ctrl_bus_errors_18" BEL
        "basesoc_ctrl_bus_errors_19" BEL "basesoc_ctrl_bus_errors_20" BEL
        "basesoc_ctrl_bus_errors_21" BEL "basesoc_ctrl_bus_errors_22" BEL
        "basesoc_ctrl_bus_errors_23" BEL "basesoc_ctrl_bus_errors_24" BEL
        "basesoc_ctrl_bus_errors_25" BEL "basesoc_ctrl_bus_errors_26" BEL
        "basesoc_ctrl_bus_errors_27" BEL "basesoc_ctrl_bus_errors_28" BEL
        "basesoc_ctrl_bus_errors_29" BEL "basesoc_ctrl_bus_errors_30" BEL
        "basesoc_ctrl_bus_errors_31" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_bitcount_0" BEL
        "suart_tx_bitcount_1" BEL "suart_tx_bitcount_2" BEL
        "suart_tx_bitcount_3" BEL "suart_rx_bitcount_0" BEL
        "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_tx_fifo_level0_0" BEL
        "suart_tx_fifo_level0_1" BEL "suart_tx_fifo_level0_2" BEL
        "suart_tx_fifo_level0_3" BEL "suart_tx_fifo_level0_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "suart_rx_fifo_level0_0" BEL "suart_rx_fifo_level0_1" BEL
        "suart_rx_fifo_level0_2" BEL "suart_rx_fifo_level0_3" BEL
        "suart_rx_fifo_level0_4" BEL "suart_rx_fifo_consume_0" BEL
        "suart_rx_fifo_consume_1" BEL "suart_rx_fifo_consume_2" BEL
        "suart_rx_fifo_consume_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "basesoc_sdram_bandwidth_nreads_0" BEL
        "basesoc_sdram_bandwidth_nreads_1" BEL
        "basesoc_sdram_bandwidth_nreads_2" BEL
        "basesoc_sdram_bandwidth_nreads_3" BEL
        "basesoc_sdram_bandwidth_nreads_4" BEL
        "basesoc_sdram_bandwidth_nreads_5" BEL
        "basesoc_sdram_bandwidth_nreads_6" BEL
        "basesoc_sdram_bandwidth_nreads_7" BEL
        "basesoc_sdram_bandwidth_nreads_8" BEL
        "basesoc_sdram_bandwidth_nreads_9" BEL
        "basesoc_sdram_bandwidth_nreads_10" BEL
        "basesoc_sdram_bandwidth_nreads_11" BEL
        "basesoc_sdram_bandwidth_nreads_12" BEL
        "basesoc_sdram_bandwidth_nreads_13" BEL
        "basesoc_sdram_bandwidth_nreads_14" BEL
        "basesoc_sdram_bandwidth_nreads_15" BEL
        "basesoc_sdram_bandwidth_nreads_16" BEL
        "basesoc_sdram_bandwidth_nreads_17" BEL
        "basesoc_sdram_bandwidth_nreads_18" BEL
        "basesoc_sdram_bandwidth_nreads_19" BEL
        "basesoc_sdram_bandwidth_nreads_20" BEL
        "basesoc_sdram_bandwidth_nreads_21" BEL
        "basesoc_sdram_bandwidth_nreads_22" BEL
        "basesoc_sdram_bandwidth_nreads_23" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "basesoc_sdram_twtrcon_count_0" BEL "basesoc_sdram_twtrcon_count_1"
        BEL "basesoc_sdram_twtrcon_count_2" BEL
        "basesoc_sdram_bandwidth_nwrites_0" BEL
        "basesoc_sdram_bandwidth_nwrites_1" BEL
        "basesoc_sdram_bandwidth_nwrites_2" BEL
        "basesoc_sdram_bandwidth_nwrites_3" BEL
        "basesoc_sdram_bandwidth_nwrites_4" BEL
        "basesoc_sdram_bandwidth_nwrites_5" BEL
        "basesoc_sdram_bandwidth_nwrites_6" BEL
        "basesoc_sdram_bandwidth_nwrites_7" BEL
        "basesoc_sdram_bandwidth_nwrites_8" BEL
        "basesoc_sdram_bandwidth_nwrites_9" BEL
        "basesoc_sdram_bandwidth_nwrites_10" BEL
        "basesoc_sdram_bandwidth_nwrites_11" BEL
        "basesoc_sdram_bandwidth_nwrites_12" BEL
        "basesoc_sdram_bandwidth_nwrites_13" BEL
        "basesoc_sdram_bandwidth_nwrites_14" BEL
        "basesoc_sdram_bandwidth_nwrites_15" BEL
        "basesoc_sdram_bandwidth_nwrites_16" BEL
        "basesoc_sdram_bandwidth_nwrites_17" BEL
        "basesoc_sdram_bandwidth_nwrites_18" BEL
        "basesoc_sdram_bandwidth_nwrites_19" BEL
        "basesoc_sdram_bandwidth_nwrites_20" BEL
        "basesoc_sdram_bandwidth_nwrites_21" BEL
        "basesoc_sdram_bandwidth_nwrites_22" BEL
        "basesoc_sdram_bandwidth_nwrites_23" BEL "basesoc_count_1" BEL
        "basesoc_count_0" BEL "basesoc_count_2" BEL "basesoc_count_3" BEL
        "basesoc_count_6" BEL "basesoc_count_4" BEL "basesoc_count_5" BEL
        "basesoc_count_9" BEL "basesoc_count_7" BEL "basesoc_count_8" BEL
        "basesoc_count_12" BEL "basesoc_count_10" BEL "basesoc_count_11" BEL
        "basesoc_count_13" BEL "basesoc_count_14" BEL "basesoc_count_17" BEL
        "basesoc_count_15" BEL "basesoc_count_16" BEL
        "refresher_state_FSM_FFd2" BEL "basesoc_count_18" BEL
        "basesoc_count_19" BEL "refresher_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd3" BEL
        "cache_state_FSM_FFd2" BEL "cache_state_FSM_FFd1" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "bankmachine1_state_FSM_FFd1" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine4_state_FSM_FFd1" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd1" BEL "bankmachine7_state_FSM_FFd3" BEL
        "bankmachine7_state_FSM_FFd2" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "VexRiscv/_zz_202__2" BEL "VexRiscv/_zz_202__1" BEL
        "VexRiscv/_zz_202__0" BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_3"
        BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_2" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_1" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_0" BEL
        "VexRiscv/CsrPlugin_mtval_31" BEL "VexRiscv/CsrPlugin_mtval_30" BEL
        "VexRiscv/CsrPlugin_mtval_29" BEL "VexRiscv/CsrPlugin_mtval_28" BEL
        "VexRiscv/CsrPlugin_mtval_27" BEL "VexRiscv/CsrPlugin_mtval_26" BEL
        "VexRiscv/CsrPlugin_mtval_25" BEL "VexRiscv/CsrPlugin_mtval_24" BEL
        "VexRiscv/CsrPlugin_mtval_23" BEL "VexRiscv/CsrPlugin_mtval_22" BEL
        "VexRiscv/CsrPlugin_mtval_21" BEL "VexRiscv/CsrPlugin_mtval_20" BEL
        "VexRiscv/CsrPlugin_mtval_19" BEL "VexRiscv/CsrPlugin_mtval_18" BEL
        "VexRiscv/CsrPlugin_mtval_17" BEL "VexRiscv/CsrPlugin_mtval_16" BEL
        "VexRiscv/CsrPlugin_mtval_15" BEL "VexRiscv/CsrPlugin_mtval_14" BEL
        "VexRiscv/CsrPlugin_mtval_13" BEL "VexRiscv/CsrPlugin_mtval_12" BEL
        "VexRiscv/CsrPlugin_mtval_11" BEL "VexRiscv/CsrPlugin_mtval_10" BEL
        "VexRiscv/CsrPlugin_mtval_9" BEL "VexRiscv/CsrPlugin_mtval_8" BEL
        "VexRiscv/CsrPlugin_mtval_7" BEL "VexRiscv/CsrPlugin_mtval_6" BEL
        "VexRiscv/CsrPlugin_mtval_5" BEL "VexRiscv/CsrPlugin_mtval_4" BEL
        "VexRiscv/CsrPlugin_mtval_3" BEL "VexRiscv/CsrPlugin_mtval_2" BEL
        "VexRiscv/CsrPlugin_mtval_1" BEL "VexRiscv/CsrPlugin_mtval_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_wr" BEL
        "VexRiscv/execute_to_memory_MEMORY_STORE" BEL
        "VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_STORE" BEL
        "VexRiscv/CsrPlugin_mstatus_MIE" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_1" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_0" BEL
        "VexRiscv/CsrPlugin_mstatus_MPIE" BEL "VexRiscv/CsrPlugin_mepc_31" BEL
        "VexRiscv/CsrPlugin_mepc_30" BEL "VexRiscv/CsrPlugin_mepc_29" BEL
        "VexRiscv/CsrPlugin_mepc_28" BEL "VexRiscv/CsrPlugin_mepc_27" BEL
        "VexRiscv/CsrPlugin_mepc_26" BEL "VexRiscv/CsrPlugin_mepc_25" BEL
        "VexRiscv/CsrPlugin_mepc_24" BEL "VexRiscv/CsrPlugin_mepc_23" BEL
        "VexRiscv/CsrPlugin_mepc_22" BEL "VexRiscv/CsrPlugin_mepc_21" BEL
        "VexRiscv/CsrPlugin_mepc_20" BEL "VexRiscv/CsrPlugin_mepc_19" BEL
        "VexRiscv/CsrPlugin_mepc_18" BEL "VexRiscv/CsrPlugin_mepc_17" BEL
        "VexRiscv/CsrPlugin_mepc_16" BEL "VexRiscv/CsrPlugin_mepc_15" BEL
        "VexRiscv/CsrPlugin_mepc_14" BEL "VexRiscv/CsrPlugin_mepc_13" BEL
        "VexRiscv/CsrPlugin_mepc_12" BEL "VexRiscv/CsrPlugin_mepc_11" BEL
        "VexRiscv/CsrPlugin_mepc_10" BEL "VexRiscv/CsrPlugin_mepc_9" BEL
        "VexRiscv/CsrPlugin_mepc_8" BEL "VexRiscv/CsrPlugin_mepc_7" BEL
        "VexRiscv/CsrPlugin_mepc_6" BEL "VexRiscv/CsrPlugin_mepc_5" BEL
        "VexRiscv/CsrPlugin_mepc_4" BEL "VexRiscv/CsrPlugin_mepc_3" BEL
        "VexRiscv/CsrPlugin_mepc_2" BEL "VexRiscv/CsrPlugin_mepc_1" BEL
        "VexRiscv/CsrPlugin_mepc_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/_zz_200__31" BEL "VexRiscv/_zz_200__30" BEL
        "VexRiscv/_zz_200__29" BEL "VexRiscv/_zz_200__28" BEL
        "VexRiscv/_zz_200__27" BEL "VexRiscv/_zz_200__26" BEL
        "VexRiscv/_zz_200__25" BEL "VexRiscv/_zz_200__24" BEL
        "VexRiscv/_zz_200__23" BEL "VexRiscv/_zz_200__22" BEL
        "VexRiscv/_zz_200__21" BEL "VexRiscv/_zz_200__20" BEL
        "VexRiscv/_zz_200__19" BEL "VexRiscv/_zz_200__18" BEL
        "VexRiscv/_zz_200__17" BEL "VexRiscv/_zz_200__16" BEL
        "VexRiscv/_zz_200__15" BEL "VexRiscv/_zz_200__14" BEL
        "VexRiscv/_zz_200__13" BEL "VexRiscv/_zz_200__12" BEL
        "VexRiscv/_zz_200__11" BEL "VexRiscv/_zz_200__10" BEL
        "VexRiscv/_zz_200__9" BEL "VexRiscv/_zz_200__8" BEL
        "VexRiscv/_zz_200__7" BEL "VexRiscv/_zz_200__6" BEL
        "VexRiscv/_zz_200__5" BEL "VexRiscv/_zz_200__4" BEL
        "VexRiscv/_zz_200__3" BEL "VexRiscv/_zz_200__2" BEL
        "VexRiscv/_zz_200__1" BEL "VexRiscv/_zz_200__0" BEL
        "VexRiscv/CsrPlugin_mie_MSIE" BEL "VexRiscv/CsrPlugin_mie_MTIE" BEL
        "VexRiscv/CsrPlugin_mie_MEIE" BEL "VexRiscv/CsrPlugin_mtvec_base_29"
        BEL "VexRiscv/CsrPlugin_mtvec_base_28" BEL
        "VexRiscv/CsrPlugin_mtvec_base_27" BEL
        "VexRiscv/CsrPlugin_mtvec_base_26" BEL
        "VexRiscv/CsrPlugin_mtvec_base_25" BEL
        "VexRiscv/CsrPlugin_mtvec_base_24" BEL
        "VexRiscv/CsrPlugin_mtvec_base_23" BEL
        "VexRiscv/CsrPlugin_mtvec_base_22" BEL
        "VexRiscv/CsrPlugin_mtvec_base_21" BEL
        "VexRiscv/CsrPlugin_mtvec_base_20" BEL
        "VexRiscv/CsrPlugin_mtvec_base_19" BEL
        "VexRiscv/CsrPlugin_mtvec_base_18" BEL
        "VexRiscv/CsrPlugin_mtvec_base_17" BEL
        "VexRiscv/CsrPlugin_mtvec_base_16" BEL
        "VexRiscv/CsrPlugin_mtvec_base_15" BEL
        "VexRiscv/CsrPlugin_mtvec_base_14" BEL
        "VexRiscv/CsrPlugin_mtvec_base_13" BEL
        "VexRiscv/CsrPlugin_mtvec_base_12" BEL
        "VexRiscv/CsrPlugin_mtvec_base_11" BEL
        "VexRiscv/CsrPlugin_mtvec_base_10" BEL
        "VexRiscv/CsrPlugin_mtvec_base_9" BEL
        "VexRiscv/CsrPlugin_mtvec_base_8" BEL
        "VexRiscv/CsrPlugin_mtvec_base_7" BEL
        "VexRiscv/CsrPlugin_mtvec_base_6" BEL
        "VexRiscv/CsrPlugin_mtvec_base_5" BEL
        "VexRiscv/CsrPlugin_mtvec_base_4" BEL
        "VexRiscv/CsrPlugin_mtvec_base_3" BEL
        "VexRiscv/CsrPlugin_mtvec_base_2" BEL
        "VexRiscv/CsrPlugin_mtvec_base_1" BEL
        "VexRiscv/CsrPlugin_mtvec_base_0" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_31" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_30" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_29" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_28" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_27" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_26" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_25" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_24" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_23" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_22" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_21" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_20" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_19" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_18" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_17" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_16" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_15" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_14" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_13" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_12" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_11" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_10" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_9" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_8" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_7" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_6" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_5" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_4" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_3" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_2" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_1" BEL
        "VexRiscv/decode_to_execute_RS1_31" BEL
        "VexRiscv/decode_to_execute_RS1_30" BEL
        "VexRiscv/decode_to_execute_RS1_29" BEL
        "VexRiscv/decode_to_execute_RS1_28" BEL
        "VexRiscv/decode_to_execute_RS1_27" BEL
        "VexRiscv/decode_to_execute_RS1_26" BEL
        "VexRiscv/decode_to_execute_RS1_25" BEL
        "VexRiscv/decode_to_execute_RS1_24" BEL
        "VexRiscv/decode_to_execute_RS1_23" BEL
        "VexRiscv/decode_to_execute_RS1_22" BEL
        "VexRiscv/decode_to_execute_RS1_21" BEL
        "VexRiscv/decode_to_execute_RS1_20" BEL
        "VexRiscv/decode_to_execute_RS1_19" BEL
        "VexRiscv/decode_to_execute_RS1_18" BEL
        "VexRiscv/decode_to_execute_RS1_17" BEL
        "VexRiscv/decode_to_execute_RS1_16" BEL
        "VexRiscv/decode_to_execute_RS1_15" BEL
        "VexRiscv/decode_to_execute_RS1_14" BEL
        "VexRiscv/decode_to_execute_RS1_13" BEL
        "VexRiscv/decode_to_execute_RS1_12" BEL
        "VexRiscv/decode_to_execute_RS1_11" BEL
        "VexRiscv/decode_to_execute_RS1_10" BEL
        "VexRiscv/decode_to_execute_RS1_9" BEL
        "VexRiscv/decode_to_execute_RS1_8" BEL
        "VexRiscv/decode_to_execute_RS1_7" BEL
        "VexRiscv/decode_to_execute_RS1_6" BEL
        "VexRiscv/decode_to_execute_RS1_5" BEL
        "VexRiscv/decode_to_execute_RS1_4" BEL
        "VexRiscv/decode_to_execute_RS1_3" BEL
        "VexRiscv/decode_to_execute_RS1_2" BEL
        "VexRiscv/decode_to_execute_RS1_1" BEL
        "VexRiscv/decode_to_execute_RS1_0" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_64" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_63" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_62" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_61" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_60" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_59" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_58" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_57" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_56" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_55" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_54" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_53" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_52" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_51" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_50" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_49" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_48" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_47" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_46" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_45" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_44" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_43" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_42" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_41" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_40" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_39" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_38" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_37" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_36" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_35" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_34" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_33" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_0" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_4" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_3" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_2" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_1" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_0" BEL
        "VexRiscv/decode_to_execute_RS2_31" BEL
        "VexRiscv/decode_to_execute_RS2_30" BEL
        "VexRiscv/decode_to_execute_RS2_29" BEL
        "VexRiscv/decode_to_execute_RS2_28" BEL
        "VexRiscv/decode_to_execute_RS2_27" BEL
        "VexRiscv/decode_to_execute_RS2_26" BEL
        "VexRiscv/decode_to_execute_RS2_25" BEL
        "VexRiscv/decode_to_execute_RS2_24" BEL
        "VexRiscv/decode_to_execute_RS2_23" BEL
        "VexRiscv/decode_to_execute_RS2_22" BEL
        "VexRiscv/decode_to_execute_RS2_21" BEL
        "VexRiscv/decode_to_execute_RS2_20" BEL
        "VexRiscv/decode_to_execute_RS2_19" BEL
        "VexRiscv/decode_to_execute_RS2_18" BEL
        "VexRiscv/decode_to_execute_RS2_17" BEL
        "VexRiscv/decode_to_execute_RS2_16" BEL
        "VexRiscv/decode_to_execute_RS2_15" BEL
        "VexRiscv/decode_to_execute_RS2_14" BEL
        "VexRiscv/decode_to_execute_RS2_13" BEL
        "VexRiscv/decode_to_execute_RS2_12" BEL
        "VexRiscv/decode_to_execute_RS2_11" BEL
        "VexRiscv/decode_to_execute_RS2_10" BEL
        "VexRiscv/decode_to_execute_RS2_9" BEL
        "VexRiscv/decode_to_execute_RS2_8" BEL
        "VexRiscv/decode_to_execute_RS2_7" BEL
        "VexRiscv/decode_to_execute_RS2_6" BEL
        "VexRiscv/decode_to_execute_RS2_5" BEL
        "VexRiscv/decode_to_execute_RS2_4" BEL
        "VexRiscv/decode_to_execute_RS2_3" BEL
        "VexRiscv/decode_to_execute_RS2_2" BEL
        "VexRiscv/decode_to_execute_RS2_1" BEL
        "VexRiscv/decode_to_execute_RS2_0" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/writeBack_arbitration_isValid" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ENABLE" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID" BEL
        "VexRiscv/memory_to_writeBack_ENV_CTRL_0" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1" BEL
        "VexRiscv/execute_to_memory_IS_DIV" BEL
        "VexRiscv/execute_to_memory_IS_MUL" BEL
        "VexRiscv/execute_to_memory_MEMORY_ENABLE" BEL
        "VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/execute_to_memory_BRANCH_DO" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_VALID" BEL
        "VexRiscv/execute_to_memory_ENV_CTRL_0" BEL
        "VexRiscv/memory_to_writeBack_PC_31" BEL
        "VexRiscv/memory_to_writeBack_PC_30" BEL
        "VexRiscv/memory_to_writeBack_PC_29" BEL
        "VexRiscv/memory_to_writeBack_PC_28" BEL
        "VexRiscv/memory_to_writeBack_PC_27" BEL
        "VexRiscv/memory_to_writeBack_PC_26" BEL
        "VexRiscv/memory_to_writeBack_PC_25" BEL
        "VexRiscv/memory_to_writeBack_PC_24" BEL
        "VexRiscv/memory_to_writeBack_PC_23" BEL
        "VexRiscv/memory_to_writeBack_PC_22" BEL
        "VexRiscv/memory_to_writeBack_PC_21" BEL
        "VexRiscv/memory_to_writeBack_PC_20" BEL
        "VexRiscv/memory_to_writeBack_PC_19" BEL
        "VexRiscv/memory_to_writeBack_PC_18" BEL
        "VexRiscv/memory_to_writeBack_PC_17" BEL
        "VexRiscv/memory_to_writeBack_PC_16" BEL
        "VexRiscv/memory_to_writeBack_PC_15" BEL
        "VexRiscv/memory_to_writeBack_PC_14" BEL
        "VexRiscv/memory_to_writeBack_PC_13" BEL
        "VexRiscv/memory_to_writeBack_PC_12" BEL
        "VexRiscv/memory_to_writeBack_PC_11" BEL
        "VexRiscv/memory_to_writeBack_PC_10" BEL
        "VexRiscv/memory_to_writeBack_PC_9" BEL
        "VexRiscv/memory_to_writeBack_PC_8" BEL
        "VexRiscv/memory_to_writeBack_PC_7" BEL
        "VexRiscv/memory_to_writeBack_PC_6" BEL
        "VexRiscv/memory_to_writeBack_PC_5" BEL
        "VexRiscv/memory_to_writeBack_PC_4" BEL
        "VexRiscv/memory_to_writeBack_PC_3" BEL
        "VexRiscv/memory_to_writeBack_PC_2" BEL
        "VexRiscv/execute_to_memory_ALIGNEMENT_FAULT" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_31" BEL
        "VexRiscv/_zz_322__31" BEL "VexRiscv/_zz_322__30" BEL
        "VexRiscv/_zz_322__29" BEL "VexRiscv/_zz_322__28" BEL
        "VexRiscv/_zz_322__27" BEL "VexRiscv/_zz_322__26" BEL
        "VexRiscv/_zz_322__25" BEL "VexRiscv/_zz_322__24" BEL
        "VexRiscv/_zz_322__23" BEL "VexRiscv/_zz_322__22" BEL
        "VexRiscv/_zz_322__21" BEL "VexRiscv/_zz_322__20" BEL
        "VexRiscv/_zz_322__19" BEL "VexRiscv/_zz_322__18" BEL
        "VexRiscv/_zz_322__17" BEL "VexRiscv/_zz_322__16" BEL
        "VexRiscv/_zz_322__15" BEL "VexRiscv/_zz_322__14" BEL
        "VexRiscv/_zz_322__13" BEL "VexRiscv/_zz_322__12" BEL
        "VexRiscv/_zz_322__11" BEL "VexRiscv/_zz_322__10" BEL
        "VexRiscv/_zz_322__9" BEL "VexRiscv/_zz_322__8" BEL
        "VexRiscv/_zz_322__7" BEL "VexRiscv/_zz_322__6" BEL
        "VexRiscv/_zz_322__5" BEL "VexRiscv/_zz_322__4" BEL
        "VexRiscv/_zz_322__3" BEL "VexRiscv/_zz_322__2" BEL
        "VexRiscv/_zz_322__1" BEL "VexRiscv/execute_to_memory_PC_31" BEL
        "VexRiscv/execute_to_memory_PC_30" BEL
        "VexRiscv/execute_to_memory_PC_29" BEL
        "VexRiscv/execute_to_memory_PC_28" BEL
        "VexRiscv/execute_to_memory_PC_27" BEL
        "VexRiscv/execute_to_memory_PC_26" BEL
        "VexRiscv/execute_to_memory_PC_25" BEL
        "VexRiscv/execute_to_memory_PC_24" BEL
        "VexRiscv/execute_to_memory_PC_23" BEL
        "VexRiscv/execute_to_memory_PC_22" BEL
        "VexRiscv/execute_to_memory_PC_21" BEL
        "VexRiscv/execute_to_memory_PC_20" BEL
        "VexRiscv/execute_to_memory_PC_19" BEL
        "VexRiscv/execute_to_memory_PC_18" BEL
        "VexRiscv/execute_to_memory_PC_17" BEL
        "VexRiscv/execute_to_memory_PC_16" BEL
        "VexRiscv/execute_to_memory_PC_15" BEL
        "VexRiscv/execute_to_memory_PC_14" BEL
        "VexRiscv/execute_to_memory_PC_13" BEL
        "VexRiscv/execute_to_memory_PC_12" BEL
        "VexRiscv/execute_to_memory_PC_11" BEL
        "VexRiscv/execute_to_memory_PC_10" BEL
        "VexRiscv/execute_to_memory_PC_9" BEL
        "VexRiscv/execute_to_memory_PC_8" BEL
        "VexRiscv/execute_to_memory_PC_7" BEL
        "VexRiscv/execute_to_memory_PC_6" BEL
        "VexRiscv/execute_to_memory_PC_5" BEL
        "VexRiscv/execute_to_memory_PC_4" BEL
        "VexRiscv/execute_to_memory_PC_3" BEL
        "VexRiscv/execute_to_memory_PC_2" BEL "VexRiscv/_zz_162__4" BEL
        "VexRiscv/_zz_162__3" BEL "VexRiscv/_zz_162__2" BEL
        "VexRiscv/_zz_162__1" BEL "VexRiscv/_zz_162__0" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode" BEL
        "VexRiscv/_zz_114_" BEL
        "VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2" BEL
        "VexRiscv/decode_to_execute_PC_31" BEL
        "VexRiscv/decode_to_execute_PC_30" BEL
        "VexRiscv/decode_to_execute_PC_29" BEL
        "VexRiscv/decode_to_execute_PC_28" BEL
        "VexRiscv/decode_to_execute_PC_27" BEL
        "VexRiscv/decode_to_execute_PC_26" BEL
        "VexRiscv/decode_to_execute_PC_25" BEL
        "VexRiscv/decode_to_execute_PC_24" BEL
        "VexRiscv/decode_to_execute_PC_23" BEL
        "VexRiscv/decode_to_execute_PC_22" BEL
        "VexRiscv/decode_to_execute_PC_21" BEL
        "VexRiscv/decode_to_execute_PC_20" BEL
        "VexRiscv/decode_to_execute_PC_19" BEL
        "VexRiscv/decode_to_execute_PC_18" BEL
        "VexRiscv/decode_to_execute_PC_17" BEL
        "VexRiscv/decode_to_execute_PC_16" BEL
        "VexRiscv/decode_to_execute_PC_15" BEL
        "VexRiscv/decode_to_execute_PC_14" BEL
        "VexRiscv/decode_to_execute_PC_13" BEL
        "VexRiscv/decode_to_execute_PC_12" BEL
        "VexRiscv/decode_to_execute_PC_11" BEL
        "VexRiscv/decode_to_execute_PC_10" BEL
        "VexRiscv/decode_to_execute_PC_9" BEL
        "VexRiscv/decode_to_execute_PC_8" BEL
        "VexRiscv/decode_to_execute_PC_7" BEL
        "VexRiscv/decode_to_execute_PC_6" BEL
        "VexRiscv/decode_to_execute_PC_5" BEL
        "VexRiscv/decode_to_execute_PC_4" BEL
        "VexRiscv/decode_to_execute_PC_3" BEL
        "VexRiscv/decode_to_execute_PC_2" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_29" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_28" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_14" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_13" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_12" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_11" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_10" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_9" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_8" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_7" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4" BEL
        "VexRiscv/_zz_112_" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_29" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_28" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_14" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_13" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_12" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_11" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_10" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_9" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_8" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_7" BEL "VexRiscv/_zz_115__31"
        BEL "VexRiscv/_zz_115__30" BEL "VexRiscv/_zz_115__29" BEL
        "VexRiscv/_zz_115__28" BEL "VexRiscv/_zz_115__27" BEL
        "VexRiscv/_zz_115__26" BEL "VexRiscv/_zz_115__25" BEL
        "VexRiscv/_zz_115__24" BEL "VexRiscv/_zz_115__23" BEL
        "VexRiscv/_zz_115__22" BEL "VexRiscv/_zz_115__21" BEL
        "VexRiscv/_zz_115__20" BEL "VexRiscv/_zz_115__19" BEL
        "VexRiscv/_zz_115__18" BEL "VexRiscv/_zz_115__17" BEL
        "VexRiscv/_zz_115__16" BEL "VexRiscv/_zz_115__15" BEL
        "VexRiscv/_zz_115__14" BEL "VexRiscv/_zz_115__13" BEL
        "VexRiscv/_zz_115__12" BEL "VexRiscv/_zz_115__11" BEL
        "VexRiscv/_zz_115__10" BEL "VexRiscv/_zz_115__9" BEL
        "VexRiscv/_zz_115__8" BEL "VexRiscv/_zz_115__7" BEL
        "VexRiscv/_zz_115__6" BEL "VexRiscv/_zz_115__5" BEL
        "VexRiscv/_zz_115__4" BEL "VexRiscv/_zz_115__3" BEL
        "VexRiscv/_zz_115__2" BEL "VexRiscv/dBus_cmd_halfPipe_regs_ready" BEL
        "VexRiscv/CsrPlugin_hadException" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_booted" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_1" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_RS2_SIGNED" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE" BEL
        "VexRiscv/decode_to_execute_IS_RS1_SIGNED" BEL
        "VexRiscv/decode_to_execute_IS_DIV" BEL
        "VexRiscv/decode_to_execute_IS_MUL" BEL
        "VexRiscv/decode_to_execute_SRC_USE_SUB_LESS" BEL
        "VexRiscv/decode_to_execute_MEMORY_ENABLE" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_1" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_0" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC2_FORCE_ZERO" BEL
        "VexRiscv/decode_to_execute_CSR_WRITE_OPCODE" BEL
        "VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED" BEL
        "VexRiscv/decode_to_execute_ENV_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_CSR" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_0" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_31" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_30" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_29" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_28" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_27" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_26" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_25" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_24" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_23" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_22" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_21" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_20" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_19" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_18" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_17" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_16" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_15" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_14" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_13" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_12" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_11" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_10" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_9" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_8" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_needRevert" BEL
        "VexRiscv/CsrPlugin_mcause_interrupt" BEL "VexRiscv/_zz_163__31" BEL
        "VexRiscv/_zz_163__30" BEL "VexRiscv/_zz_163__29" BEL
        "VexRiscv/_zz_163__28" BEL "VexRiscv/_zz_163__27" BEL
        "VexRiscv/_zz_163__26" BEL "VexRiscv/_zz_163__25" BEL
        "VexRiscv/_zz_163__24" BEL "VexRiscv/_zz_163__23" BEL
        "VexRiscv/_zz_163__22" BEL "VexRiscv/_zz_163__21" BEL
        "VexRiscv/_zz_163__20" BEL "VexRiscv/_zz_163__19" BEL
        "VexRiscv/_zz_163__18" BEL "VexRiscv/_zz_163__17" BEL
        "VexRiscv/_zz_163__16" BEL "VexRiscv/_zz_163__15" BEL
        "VexRiscv/_zz_163__14" BEL "VexRiscv/_zz_163__13" BEL
        "VexRiscv/_zz_163__12" BEL "VexRiscv/_zz_163__11" BEL
        "VexRiscv/_zz_163__10" BEL "VexRiscv/_zz_163__9" BEL
        "VexRiscv/_zz_163__8" BEL "VexRiscv/_zz_163__7" BEL
        "VexRiscv/_zz_163__6" BEL "VexRiscv/_zz_163__5" BEL
        "VexRiscv/_zz_163__4" BEL "VexRiscv/_zz_163__3" BEL
        "VexRiscv/_zz_163__2" BEL "VexRiscv/_zz_163__1" BEL
        "VexRiscv/_zz_163__0" BEL "VexRiscv/_zz_149_" BEL
        "VexRiscv/externalInterruptArray_regNext_1" BEL
        "VexRiscv/externalInterruptArray_regNext_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/_zz_3_" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5" BEL
        "basesoc_sdram_cmd_payload_ras" BEL "suart_tx_busy" BEL
        "basesoc_zero_pending" BEL "opsis_i2c_data_drv" BEL "suart_tx_pending"
        BEL "suart_rx_busy" BEL "suart_rx_pending" BEL
        "suart_rx_fifo_readable" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "basesoc_sdram_bankmachine0_trascon_ready" BEL
        "basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine0_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine1_trascon_ready" BEL
        "basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trascon_ready" BEL
        "basesoc_sdram_bankmachine3_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine4_trccon_ready" BEL
        "basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine5_trccon_ready" BEL
        "basesoc_sdram_bankmachine5_trascon_ready" BEL
        "basesoc_sdram_bankmachine6_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine6_trascon_ready" BEL
        "basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine7_trccon_ready" BEL
        "basesoc_sdram_twtrcon_ready" BEL
        "basesoc_sdram_bankmachine7_trascon_ready" BEL
        "basesoc_sdram_trrdcon_ready" BEL "basesoc_grant" BEL
        "suart_tx_fifo_readable" BEL "opsis_i2c_sda_drv_reg" BEL "suart_tx"
        BEL "basesoc_sdram_bankmachine0_row_opened" BEL
        "basesoc_sdram_bankmachine1_row_opened" BEL
        "basesoc_sdram_bankmachine2_row_opened" BEL
        "basesoc_sdram_bankmachine3_row_opened" BEL
        "basesoc_sdram_bankmachine4_row_opened" BEL
        "basesoc_sdram_bankmachine5_row_opened" BEL
        "basesoc_sdram_bankmachine6_row_opened" BEL
        "basesoc_sdram_bankmachine7_row_opened" BEL
        "basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "basesoc_sdram_trrdcon_count" BEL "basesoc_sdram_time0_0" BEL
        "basesoc_sdram_time0_1" BEL "basesoc_sdram_time0_2" BEL
        "basesoc_sdram_time0_3" BEL "basesoc_sdram_time0_4" BEL
        "basesoc_sdram_time1_0" BEL "basesoc_sdram_time1_1" BEL
        "basesoc_sdram_time1_2" BEL "basesoc_sdram_time1_3" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_done" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0" BEL
        "VexRiscv/CsrPlugin_interrupt_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending" BEL
        "spiflash_clk" BEL "basesoc_bus_wishbone_ack" BEL
        "opsis_i2c_fx2_reset_storage_full" BEL "opsisi2c_storage_full" BEL
        "basesoc_eventmanager_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL "basesoc_en_storage_full" BEL
        "opsis_i2c_is_read" BEL "opsis_i2c_data_bit" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2" BEL
        "VexRiscv/memory_arbitration_isValid" BEL
        "VexRiscv/execute_arbitration_isValid" BEL
        "VexRiscv/execute_LightShifterPlugin_isActive" BEL
        "basesoc_sram_bus_ack" BEL "basesoc_sdram_cmd_payload_we" BEL
        "opsis_i2c_slave_addr_re" BEL "basesoc_interface_we" BEL
        "VexRiscv/CsrPlugin_mip_MSIP" BEL "VexRiscv/CsrPlugin_mip_MEIP" BEL
        "VexRiscv/CsrPlugin_interrupt_code_3" BEL "VexRiscv/_zz_203_" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack"
        BEL "VexRiscv/_zz_161_" BEL
        "VexRiscv/decode_to_execute_REGFILE_WRITE_VALID" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re11_FRB" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL "_n1197411_FRB" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB" BEL
        "_n120311_FRB" BEL "_n119921_FRB" BEL "_n119531_FRB" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4"
        BEL "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1"
        BEL "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3"
        BEL "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5"
        BEL "VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1" BEL
        "new_master_rdata_valid1_BRB0" BEL "new_master_rdata_valid2_BRB0" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3" BEL
        "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB5" BEL
        "new_master_rdata_valid2_BRB6" BEL "new_master_rdata_valid2_BRB7" BEL
        "new_master_rdata_valid2_BRB8" BEL "new_master_rdata_valid2_BRB9" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "basesoc_sdram_storage_full_0_1" BEL "basesoc_interface_we_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1" BEL
        "basesoc_interface_adr_1_1" BEL "basesoc_interface_adr_2_1" BEL
        "basesoc_sdram_storage_full_0_2" BEL "basesoc_sdram_storage_full_0_3"
        BEL "basesoc_sdram_storage_full_0_4" BEL
        "basesoc_sdram_storage_full_0_5" BEL "basesoc_interface_adr_5_1" BEL
        "basesoc_interface_we_2" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2" BEL "basesoc_grant_1"
        BEL "basesoc_interface_we_3" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem2_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<17>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19>" PIN
        "Mram_mem16_pins<13>" PIN "Mram_mem15_pins<13>" PIN
        "Mram_mem14_pins<13>" PIN "Mram_mem13_pins<13>" PIN
        "Mram_mem12_pins<13>" PIN "Mram_mem11_pins<13>" PIN
        "Mram_mem10_pins<13>" PIN "Mram_mem9_pins<13>" PIN
        "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>" PIN "Mram_mem6_pins<13>"
        PIN "Mram_mem5_pins<13>" PIN "Mram_mem4_pins<13>" PIN
        "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>" PIN "Mram_mem1_pins<13>"
        BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage6/SP" BEL
        "Mram_storage6/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "Mram_storage_21/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
PIN ODDR2_2/N0_pins<1> = BEL "ODDR2_2/N0" PINNAME CK0;
PIN ODDR2_2/N0_pins<2> = BEL "ODDR2_2/N0" PINNAME CK1;
PIN ODDR2_1/N_pins<1> = BEL "ODDR2_1/N" PINNAME CK0;
PIN ODDR2_1/N_pins<2> = BEL "ODDR2_1/N" PINNAME CK1;
PIN ODDR2_2_pins<1> = BEL "ODDR2_2" PINNAME CK0;
PIN ODDR2_2_pins<2> = BEL "ODDR2_2" PINNAME CK1;
PIN ODDR2_1_pins<1> = BEL "ODDR2_1" PINNAME CK0;
PIN ODDR2_1_pins<2> = BEL "ODDR2_1" PINNAME CK1;
PIN ODDR2_4/N1_pins<1> = BEL "ODDR2_4/N1" PINNAME CK0;
PIN ODDR2_4/N1_pins<2> = BEL "ODDR2_4/N1" PINNAME CK1;
PIN ODDR2_3/N_pins<1> = BEL "ODDR2_3/N" PINNAME CK0;
PIN ODDR2_3/N_pins<2> = BEL "ODDR2_3/N" PINNAME CK1;
PIN ODDR2_4_pins<1> = BEL "ODDR2_4" PINNAME CK0;
PIN ODDR2_4_pins<2> = BEL "ODDR2_4" PINNAME CK1;
PIN ODDR2_3_pins<1> = BEL "ODDR2_3" PINNAME CK0;
PIN ODDR2_3_pins<2> = BEL "ODDR2_3" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_a = BEL "half_rate_phy_r_drive_dq_0" BEL
        "half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL "ddram_we_n" BEL
        "half_rate_phy_record0_address_0" BEL
        "half_rate_phy_record0_address_1" BEL
        "half_rate_phy_record0_address_2" BEL
        "half_rate_phy_record0_address_3" BEL
        "half_rate_phy_record0_address_4" BEL
        "half_rate_phy_record0_address_5" BEL
        "half_rate_phy_record0_address_6" BEL
        "half_rate_phy_record0_address_7" BEL
        "half_rate_phy_record0_address_8" BEL
        "half_rate_phy_record0_address_9" BEL
        "half_rate_phy_record0_address_10" BEL
        "half_rate_phy_record0_address_11" BEL
        "half_rate_phy_record0_address_12" BEL
        "half_rate_phy_record0_address_13" BEL
        "half_rate_phy_record1_address_0" BEL
        "half_rate_phy_record1_address_1" BEL
        "half_rate_phy_record1_address_2" BEL
        "half_rate_phy_record1_address_3" BEL
        "half_rate_phy_record1_address_4" BEL
        "half_rate_phy_record1_address_5" BEL
        "half_rate_phy_record1_address_6" BEL
        "half_rate_phy_record1_address_7" BEL
        "half_rate_phy_record1_address_8" BEL
        "half_rate_phy_record1_address_9" BEL
        "half_rate_phy_record1_address_10" BEL
        "half_rate_phy_record1_address_11" BEL
        "half_rate_phy_record1_address_12" BEL
        "half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL "ddram_ba_1"
        BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL "ddram_a_2" BEL
        "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL "ddram_a_6" BEL
        "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL "ddram_a_10" BEL
        "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "half_rate_phy_record0_cas_n_BRB0" BEL
        "half_rate_phy_record0_cas_n_BRB1" BEL
        "half_rate_phy_record0_cas_n_BRB2" BEL
        "half_rate_phy_record0_cas_n_BRB3" BEL
        "half_rate_phy_record0_cas_n_BRB4" BEL
        "half_rate_phy_record0_ras_n_BRB2" BEL
        "half_rate_phy_record0_ras_n_BRB3" BEL
        "half_rate_phy_record0_we_n_BRB2" BEL
        "half_rate_phy_record0_we_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB1" BEL
        "half_rate_phy_record1_cas_n_BRB2" BEL
        "half_rate_phy_record1_cas_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB4" BEL
        "half_rate_phy_record1_ras_n_BRB2" BEL
        "half_rate_phy_record1_ras_n_BRB3" BEL
        "half_rate_phy_record1_we_n_BRB2" BEL
        "half_rate_phy_record1_we_n_BRB3" BEL
        "half_rate_phy_record0_reset_n_BRB0" BEL
        "half_rate_phy_record0_reset_n_BRB1" BEL
        "half_rate_phy_record0_odt_BRB0" BEL "half_rate_phy_record0_cke_BRB0"
        BEL "half_rate_phy_phase_sel_BRB0" BEL "half_rate_phy_phase_sel_BRB1"
        BEL "half_rate_phy_record0_bank_0" BEL "half_rate_phy_record0_bank_1"
        BEL "half_rate_phy_record0_bank_2" BEL "half_rate_phy_record1_bank_0"
        BEL "half_rate_phy_record1_bank_1" BEL "half_rate_phy_record1_bank_2"
        BEL "Mshreg_half_rate_phy_r_drive_dq_4" BEL
        "half_rate_phy_r_drive_dq_4" BEL
        "Mshreg_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
TIMEGRP crg_unbuf_sdram_half_a_0 = BEL "half_rate_phy_r_drive_dq_0" BEL
        "half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL "ddram_we_n" BEL
        "half_rate_phy_record0_address_0" BEL
        "half_rate_phy_record0_address_1" BEL
        "half_rate_phy_record0_address_2" BEL
        "half_rate_phy_record0_address_3" BEL
        "half_rate_phy_record0_address_4" BEL
        "half_rate_phy_record0_address_5" BEL
        "half_rate_phy_record0_address_6" BEL
        "half_rate_phy_record0_address_7" BEL
        "half_rate_phy_record0_address_8" BEL
        "half_rate_phy_record0_address_9" BEL
        "half_rate_phy_record0_address_10" BEL
        "half_rate_phy_record0_address_11" BEL
        "half_rate_phy_record0_address_12" BEL
        "half_rate_phy_record0_address_13" BEL
        "half_rate_phy_record1_address_0" BEL
        "half_rate_phy_record1_address_1" BEL
        "half_rate_phy_record1_address_2" BEL
        "half_rate_phy_record1_address_3" BEL
        "half_rate_phy_record1_address_4" BEL
        "half_rate_phy_record1_address_5" BEL
        "half_rate_phy_record1_address_6" BEL
        "half_rate_phy_record1_address_7" BEL
        "half_rate_phy_record1_address_8" BEL
        "half_rate_phy_record1_address_9" BEL
        "half_rate_phy_record1_address_10" BEL
        "half_rate_phy_record1_address_11" BEL
        "half_rate_phy_record1_address_12" BEL
        "half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL "ddram_ba_1"
        BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL "ddram_a_2" BEL
        "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL "ddram_a_6" BEL
        "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL "ddram_a_10" BEL
        "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "half_rate_phy_record0_cas_n_BRB0" BEL
        "half_rate_phy_record0_cas_n_BRB1" BEL
        "half_rate_phy_record0_cas_n_BRB2" BEL
        "half_rate_phy_record0_cas_n_BRB3" BEL
        "half_rate_phy_record0_cas_n_BRB4" BEL
        "half_rate_phy_record0_ras_n_BRB2" BEL
        "half_rate_phy_record0_ras_n_BRB3" BEL
        "half_rate_phy_record0_we_n_BRB2" BEL
        "half_rate_phy_record0_we_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB1" BEL
        "half_rate_phy_record1_cas_n_BRB2" BEL
        "half_rate_phy_record1_cas_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB4" BEL
        "half_rate_phy_record1_ras_n_BRB2" BEL
        "half_rate_phy_record1_ras_n_BRB3" BEL
        "half_rate_phy_record1_we_n_BRB2" BEL
        "half_rate_phy_record1_we_n_BRB3" BEL
        "half_rate_phy_record0_reset_n_BRB0" BEL
        "half_rate_phy_record0_reset_n_BRB1" BEL
        "half_rate_phy_record0_odt_BRB0" BEL "half_rate_phy_record0_cke_BRB0"
        BEL "half_rate_phy_phase_sel_BRB0" BEL "half_rate_phy_phase_sel_BRB1"
        BEL "half_rate_phy_record0_bank_0" BEL "half_rate_phy_record0_bank_1"
        BEL "half_rate_phy_record0_bank_2" BEL "half_rate_phy_record1_bank_0"
        BEL "half_rate_phy_record1_bank_1" BEL "half_rate_phy_record1_bank_2"
        BEL "Mshreg_half_rate_phy_r_drive_dq_4" BEL
        "half_rate_phy_r_drive_dq_4" BEL
        "Mshreg_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
PIN OSERDES2_pins<1> = BEL "OSERDES2" PINNAME CLKDIV;
PIN OSERDES2_1_pins<1> = BEL "OSERDES2_1" PINNAME CLKDIV;
PIN OSERDES2_2_pins<1> = BEL "OSERDES2_2" PINNAME CLKDIV;
PIN OSERDES2_3_pins<1> = BEL "OSERDES2_3" PINNAME CLKDIV;
PIN OSERDES2_4_pins<1> = BEL "OSERDES2_4" PINNAME CLKDIV;
PIN OSERDES2_5_pins<1> = BEL "OSERDES2_5" PINNAME CLKDIV;
PIN OSERDES2_6_pins<1> = BEL "OSERDES2_6" PINNAME CLKDIV;
PIN OSERDES2_7_pins<1> = BEL "OSERDES2_7" PINNAME CLKDIV;
PIN OSERDES2_8_pins<1> = BEL "OSERDES2_8" PINNAME CLKDIV;
PIN OSERDES2_9_pins<1> = BEL "OSERDES2_9" PINNAME CLKDIV;
PIN OSERDES2_10_pins<1> = BEL "OSERDES2_10" PINNAME CLKDIV;
PIN OSERDES2_11_pins<1> = BEL "OSERDES2_11" PINNAME CLKDIV;
PIN OSERDES2_12_pins<1> = BEL "OSERDES2_12" PINNAME CLKDIV;
PIN OSERDES2_13_pins<1> = BEL "OSERDES2_13" PINNAME CLKDIV;
PIN OSERDES2_14_pins<1> = BEL "OSERDES2_14" PINNAME CLKDIV;
PIN OSERDES2_15_pins<1> = BEL "OSERDES2_15" PINNAME CLKDIV;
PIN OSERDES2_16_pins<1> = BEL "OSERDES2_16" PINNAME CLKDIV;
PIN OSERDES2_17_pins<1> = BEL "OSERDES2_17" PINNAME CLKDIV;
PIN ISERDES2_pins<3> = BEL "ISERDES2" PINNAME CLKDIV;
PIN ISERDES2_1_pins<3> = BEL "ISERDES2_1" PINNAME CLKDIV;
PIN ISERDES2_2_pins<3> = BEL "ISERDES2_2" PINNAME CLKDIV;
PIN ISERDES2_3_pins<3> = BEL "ISERDES2_3" PINNAME CLKDIV;
PIN ISERDES2_4_pins<3> = BEL "ISERDES2_4" PINNAME CLKDIV;
PIN ISERDES2_5_pins<3> = BEL "ISERDES2_5" PINNAME CLKDIV;
PIN ISERDES2_6_pins<3> = BEL "ISERDES2_6" PINNAME CLKDIV;
PIN ISERDES2_7_pins<3> = BEL "ISERDES2_7" PINNAME CLKDIV;
PIN ISERDES2_8_pins<3> = BEL "ISERDES2_8" PINNAME CLKDIV;
PIN ISERDES2_9_pins<3> = BEL "ISERDES2_9" PINNAME CLKDIV;
PIN ISERDES2_10_pins<3> = BEL "ISERDES2_10" PINNAME CLKDIV;
PIN ISERDES2_11_pins<3> = BEL "ISERDES2_11" PINNAME CLKDIV;
PIN ISERDES2_12_pins<3> = BEL "ISERDES2_12" PINNAME CLKDIV;
PIN ISERDES2_13_pins<3> = BEL "ISERDES2_13" PINNAME CLKDIV;
PIN ISERDES2_14_pins<3> = BEL "ISERDES2_14" PINNAME CLKDIV;
PIN ISERDES2_15_pins<3> = BEL "ISERDES2_15" PINNAME CLKDIV;
TIMEGRP crg_unbuf_sys2x = BEL "phase_sys2x" BEL "half_rate_phy_phase_sys" BEL
        "half_rate_phy_rddata_sr_0" BEL "half_rate_phy_wrdata_en_d" BEL
        "rddata_valid_0" BEL "phase_sel" BEL
        "half_rate_phy_record3_wrdata_mask_0" BEL
        "half_rate_phy_record3_wrdata_0" BEL "half_rate_phy_record3_wrdata_1"
        BEL "half_rate_phy_record3_wrdata_2" BEL
        "half_rate_phy_record3_wrdata_3" BEL "half_rate_phy_record3_wrdata_4"
        BEL "half_rate_phy_record3_wrdata_5" BEL
        "half_rate_phy_record3_wrdata_6" BEL "half_rate_phy_record3_wrdata_7"
        BEL "half_rate_phy_record3_wrdata_8" BEL
        "half_rate_phy_record3_wrdata_9" BEL "half_rate_phy_record3_wrdata_10"
        BEL "half_rate_phy_record3_wrdata_11" BEL
        "half_rate_phy_record3_wrdata_12" BEL
        "half_rate_phy_record3_wrdata_13" BEL
        "half_rate_phy_record3_wrdata_14" BEL
        "half_rate_phy_record3_wrdata_15" BEL
        "half_rate_phy_record3_wrdata_16" BEL
        "half_rate_phy_record3_wrdata_17" BEL
        "half_rate_phy_record3_wrdata_18" BEL
        "half_rate_phy_record3_wrdata_19" BEL
        "half_rate_phy_record3_wrdata_20" BEL
        "half_rate_phy_record3_wrdata_21" BEL
        "half_rate_phy_record3_wrdata_22" BEL
        "half_rate_phy_record3_wrdata_23" BEL
        "half_rate_phy_record3_wrdata_24" BEL
        "half_rate_phy_record3_wrdata_25" BEL
        "half_rate_phy_record3_wrdata_26" BEL
        "half_rate_phy_record3_wrdata_27" BEL
        "half_rate_phy_record3_wrdata_28" BEL
        "half_rate_phy_record3_wrdata_29" BEL
        "half_rate_phy_record3_wrdata_30" BEL
        "half_rate_phy_record3_wrdata_31" BEL "rddata0_0" BEL "rddata0_1" BEL
        "rddata0_2" BEL "rddata0_3" BEL "rddata0_4" BEL "rddata0_5" BEL
        "rddata0_6" BEL "rddata0_7" BEL "rddata0_8" BEL "rddata0_9" BEL
        "rddata0_10" BEL "rddata0_11" BEL "rddata0_12" BEL "rddata0_13" BEL
        "rddata0_14" BEL "rddata0_15" BEL "rddata0_16" BEL "rddata0_17" BEL
        "rddata0_18" BEL "rddata0_19" BEL "rddata0_20" BEL "rddata0_21" BEL
        "rddata0_22" BEL "rddata0_23" BEL "rddata0_24" BEL "rddata0_25" BEL
        "rddata0_26" BEL "rddata0_27" BEL "rddata0_28" BEL "rddata0_29" BEL
        "rddata0_30" BEL "rddata0_31" BEL "rddata1_0" BEL "rddata1_1" BEL
        "rddata1_2" BEL "rddata1_3" BEL "rddata1_4" BEL "rddata1_5" BEL
        "rddata1_6" BEL "rddata1_7" BEL "rddata1_8" BEL "rddata1_9" BEL
        "rddata1_10" BEL "rddata1_11" BEL "rddata1_12" BEL "rddata1_13" BEL
        "rddata1_14" BEL "rddata1_15" BEL "rddata1_16" BEL "rddata1_17" BEL
        "rddata1_18" BEL "rddata1_19" BEL "rddata1_20" BEL "rddata1_21" BEL
        "rddata1_22" BEL "rddata1_23" BEL "rddata1_24" BEL "rddata1_25" BEL
        "rddata1_26" BEL "rddata1_27" BEL "rddata1_28" BEL "rddata1_29" BEL
        "rddata1_30" BEL "rddata1_31" BEL "half_rate_phy_record2_wrdata_0" BEL
        "half_rate_phy_record2_wrdata_1" BEL "half_rate_phy_record2_wrdata_2"
        BEL "half_rate_phy_record2_wrdata_3" BEL
        "half_rate_phy_record2_wrdata_4" BEL "half_rate_phy_record2_wrdata_5"
        BEL "half_rate_phy_record2_wrdata_6" BEL
        "half_rate_phy_record2_wrdata_7" BEL "half_rate_phy_record2_wrdata_8"
        BEL "half_rate_phy_record2_wrdata_9" BEL
        "half_rate_phy_record2_wrdata_10" BEL
        "half_rate_phy_record2_wrdata_11" BEL
        "half_rate_phy_record2_wrdata_12" BEL
        "half_rate_phy_record2_wrdata_13" BEL
        "half_rate_phy_record2_wrdata_14" BEL
        "half_rate_phy_record2_wrdata_15" BEL
        "half_rate_phy_record2_wrdata_16" BEL
        "half_rate_phy_record2_wrdata_17" BEL
        "half_rate_phy_record2_wrdata_18" BEL
        "half_rate_phy_record2_wrdata_19" BEL
        "half_rate_phy_record2_wrdata_20" BEL
        "half_rate_phy_record2_wrdata_21" BEL
        "half_rate_phy_record2_wrdata_22" BEL
        "half_rate_phy_record2_wrdata_23" BEL
        "half_rate_phy_record2_wrdata_24" BEL
        "half_rate_phy_record2_wrdata_25" BEL
        "half_rate_phy_record2_wrdata_26" BEL
        "half_rate_phy_record2_wrdata_27" BEL
        "half_rate_phy_record2_wrdata_28" BEL
        "half_rate_phy_record2_wrdata_29" BEL
        "half_rate_phy_record2_wrdata_30" BEL
        "half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "half_rate_phy_drive_dq_n1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB4"
        BEL "half_rate_phy_rddata_sr_1_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB9" BEL "wr_data_en_d" BEL "FDPE_4" BEL
        "FDPE_5" BEL "phase_sel_1" BEL "phase_sel_2" BEL "phase_sel_3" BEL
        "phase_sel_4" BEL "phase_sel_5" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB0" BEL
        "half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB1" BEL
        "half_rate_phy_rddata_sr_1_BRB1" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB2" BEL
        "half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB3" BEL
        "half_rate_phy_rddata_sr_1_BRB31" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB6" BEL
        "half_rate_phy_rddata_sr_2_BRB6" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB7" BEL
        "half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB8" BEL
        "half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB10" BEL
        "half_rate_phy_rddata_sr_2_BRB10" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB11" BEL
        "half_rate_phy_rddata_sr_2_BRB11" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB4" BEL
        "half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB12" BEL
        "half_rate_phy_rddata_sr_3_BRB12" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB13" BEL
        "half_rate_phy_rddata_sr_3_BRB13" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB14" BEL
        "half_rate_phy_rddata_sr_3_BRB14" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "half_rate_phy_rddata_sr_1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB3";
TIMEGRP crg_unbuf_sys2x_0 = BEL "phase_sys2x" BEL "half_rate_phy_phase_sys"
        BEL "half_rate_phy_rddata_sr_0" BEL "half_rate_phy_wrdata_en_d" BEL
        "rddata_valid_0" BEL "phase_sel" BEL
        "half_rate_phy_record3_wrdata_mask_0" BEL
        "half_rate_phy_record3_wrdata_0" BEL "half_rate_phy_record3_wrdata_1"
        BEL "half_rate_phy_record3_wrdata_2" BEL
        "half_rate_phy_record3_wrdata_3" BEL "half_rate_phy_record3_wrdata_4"
        BEL "half_rate_phy_record3_wrdata_5" BEL
        "half_rate_phy_record3_wrdata_6" BEL "half_rate_phy_record3_wrdata_7"
        BEL "half_rate_phy_record3_wrdata_8" BEL
        "half_rate_phy_record3_wrdata_9" BEL "half_rate_phy_record3_wrdata_10"
        BEL "half_rate_phy_record3_wrdata_11" BEL
        "half_rate_phy_record3_wrdata_12" BEL
        "half_rate_phy_record3_wrdata_13" BEL
        "half_rate_phy_record3_wrdata_14" BEL
        "half_rate_phy_record3_wrdata_15" BEL
        "half_rate_phy_record3_wrdata_16" BEL
        "half_rate_phy_record3_wrdata_17" BEL
        "half_rate_phy_record3_wrdata_18" BEL
        "half_rate_phy_record3_wrdata_19" BEL
        "half_rate_phy_record3_wrdata_20" BEL
        "half_rate_phy_record3_wrdata_21" BEL
        "half_rate_phy_record3_wrdata_22" BEL
        "half_rate_phy_record3_wrdata_23" BEL
        "half_rate_phy_record3_wrdata_24" BEL
        "half_rate_phy_record3_wrdata_25" BEL
        "half_rate_phy_record3_wrdata_26" BEL
        "half_rate_phy_record3_wrdata_27" BEL
        "half_rate_phy_record3_wrdata_28" BEL
        "half_rate_phy_record3_wrdata_29" BEL
        "half_rate_phy_record3_wrdata_30" BEL
        "half_rate_phy_record3_wrdata_31" BEL "rddata0_0" BEL "rddata0_1" BEL
        "rddata0_2" BEL "rddata0_3" BEL "rddata0_4" BEL "rddata0_5" BEL
        "rddata0_6" BEL "rddata0_7" BEL "rddata0_8" BEL "rddata0_9" BEL
        "rddata0_10" BEL "rddata0_11" BEL "rddata0_12" BEL "rddata0_13" BEL
        "rddata0_14" BEL "rddata0_15" BEL "rddata0_16" BEL "rddata0_17" BEL
        "rddata0_18" BEL "rddata0_19" BEL "rddata0_20" BEL "rddata0_21" BEL
        "rddata0_22" BEL "rddata0_23" BEL "rddata0_24" BEL "rddata0_25" BEL
        "rddata0_26" BEL "rddata0_27" BEL "rddata0_28" BEL "rddata0_29" BEL
        "rddata0_30" BEL "rddata0_31" BEL "rddata1_0" BEL "rddata1_1" BEL
        "rddata1_2" BEL "rddata1_3" BEL "rddata1_4" BEL "rddata1_5" BEL
        "rddata1_6" BEL "rddata1_7" BEL "rddata1_8" BEL "rddata1_9" BEL
        "rddata1_10" BEL "rddata1_11" BEL "rddata1_12" BEL "rddata1_13" BEL
        "rddata1_14" BEL "rddata1_15" BEL "rddata1_16" BEL "rddata1_17" BEL
        "rddata1_18" BEL "rddata1_19" BEL "rddata1_20" BEL "rddata1_21" BEL
        "rddata1_22" BEL "rddata1_23" BEL "rddata1_24" BEL "rddata1_25" BEL
        "rddata1_26" BEL "rddata1_27" BEL "rddata1_28" BEL "rddata1_29" BEL
        "rddata1_30" BEL "rddata1_31" BEL "half_rate_phy_record2_wrdata_0" BEL
        "half_rate_phy_record2_wrdata_1" BEL "half_rate_phy_record2_wrdata_2"
        BEL "half_rate_phy_record2_wrdata_3" BEL
        "half_rate_phy_record2_wrdata_4" BEL "half_rate_phy_record2_wrdata_5"
        BEL "half_rate_phy_record2_wrdata_6" BEL
        "half_rate_phy_record2_wrdata_7" BEL "half_rate_phy_record2_wrdata_8"
        BEL "half_rate_phy_record2_wrdata_9" BEL
        "half_rate_phy_record2_wrdata_10" BEL
        "half_rate_phy_record2_wrdata_11" BEL
        "half_rate_phy_record2_wrdata_12" BEL
        "half_rate_phy_record2_wrdata_13" BEL
        "half_rate_phy_record2_wrdata_14" BEL
        "half_rate_phy_record2_wrdata_15" BEL
        "half_rate_phy_record2_wrdata_16" BEL
        "half_rate_phy_record2_wrdata_17" BEL
        "half_rate_phy_record2_wrdata_18" BEL
        "half_rate_phy_record2_wrdata_19" BEL
        "half_rate_phy_record2_wrdata_20" BEL
        "half_rate_phy_record2_wrdata_21" BEL
        "half_rate_phy_record2_wrdata_22" BEL
        "half_rate_phy_record2_wrdata_23" BEL
        "half_rate_phy_record2_wrdata_24" BEL
        "half_rate_phy_record2_wrdata_25" BEL
        "half_rate_phy_record2_wrdata_26" BEL
        "half_rate_phy_record2_wrdata_27" BEL
        "half_rate_phy_record2_wrdata_28" BEL
        "half_rate_phy_record2_wrdata_29" BEL
        "half_rate_phy_record2_wrdata_30" BEL
        "half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "half_rate_phy_drive_dq_n1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB4"
        BEL "half_rate_phy_rddata_sr_1_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB9" BEL "wr_data_en_d" BEL "FDPE_4" BEL
        "FDPE_5" BEL "phase_sel_1" BEL "phase_sel_2" BEL "phase_sel_3" BEL
        "phase_sel_4" BEL "phase_sel_5" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB0" BEL
        "half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB1" BEL
        "half_rate_phy_rddata_sr_1_BRB1" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB2" BEL
        "half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB3" BEL
        "half_rate_phy_rddata_sr_1_BRB31" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB6" BEL
        "half_rate_phy_rddata_sr_2_BRB6" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB7" BEL
        "half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB8" BEL
        "half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB10" BEL
        "half_rate_phy_rddata_sr_2_BRB10" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB11" BEL
        "half_rate_phy_rddata_sr_2_BRB11" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB4" BEL
        "half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB12" BEL
        "half_rate_phy_rddata_sr_3_BRB12" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB13" BEL
        "half_rate_phy_rddata_sr_3_BRB13" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB14" BEL
        "half_rate_phy_rddata_sr_3_BRB14" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "half_rate_phy_rddata_sr_1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB3";
PIN BUFIO2_pins<1> = BEL "BUFIO2" PINNAME I;
TIMEGRP PRDclk100 = PIN "BUFIO2_pins<1>";
PIN crg_pll_adv_pins<2> = BEL "crg_pll_adv" PINNAME CLKIN1;
TIMEGRP crg_clk100b = PIN "crg_pll_adv_pins<2>";
TIMEGRP crg_clk100b_0 = PIN "crg_pll_adv_pins<2>";
PIN ODDR2/N_pins<1> = BEL "ODDR2/N" PINNAME CK0;
PIN ODDR2/N_pins<2> = BEL "ODDR2/N" PINNAME CK1;
PIN ODDR2_pins<1> = BEL "ODDR2" PINNAME CK0;
PIN ODDR2_pins<2> = BEL "ODDR2" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_b = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
TIMEGRP crg_unbuf_sdram_half_b_0 = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
PIN OSERDES2_pins<0> = BEL "OSERDES2" PINNAME CLK0;
PIN OSERDES2_1_pins<0> = BEL "OSERDES2_1" PINNAME CLK0;
PIN OSERDES2_2_pins<0> = BEL "OSERDES2_2" PINNAME CLK0;
PIN OSERDES2_3_pins<0> = BEL "OSERDES2_3" PINNAME CLK0;
PIN OSERDES2_4_pins<0> = BEL "OSERDES2_4" PINNAME CLK0;
PIN OSERDES2_5_pins<0> = BEL "OSERDES2_5" PINNAME CLK0;
PIN OSERDES2_6_pins<0> = BEL "OSERDES2_6" PINNAME CLK0;
PIN OSERDES2_7_pins<0> = BEL "OSERDES2_7" PINNAME CLK0;
PIN OSERDES2_8_pins<0> = BEL "OSERDES2_8" PINNAME CLK0;
PIN OSERDES2_9_pins<0> = BEL "OSERDES2_9" PINNAME CLK0;
PIN OSERDES2_10_pins<0> = BEL "OSERDES2_10" PINNAME CLK0;
PIN OSERDES2_11_pins<0> = BEL "OSERDES2_11" PINNAME CLK0;
PIN OSERDES2_12_pins<0> = BEL "OSERDES2_12" PINNAME CLK0;
PIN OSERDES2_13_pins<0> = BEL "OSERDES2_13" PINNAME CLK0;
PIN OSERDES2_14_pins<0> = BEL "OSERDES2_14" PINNAME CLK0;
PIN OSERDES2_15_pins<0> = BEL "OSERDES2_15" PINNAME CLK0;
PIN OSERDES2_16_pins<0> = BEL "OSERDES2_16" PINNAME CLK0;
PIN OSERDES2_17_pins<0> = BEL "OSERDES2_17" PINNAME CLK0;
PIN ISERDES2_pins<2> = BEL "ISERDES2" PINNAME CLK0;
PIN ISERDES2_1_pins<2> = BEL "ISERDES2_1" PINNAME CLK0;
PIN ISERDES2_2_pins<2> = BEL "ISERDES2_2" PINNAME CLK0;
PIN ISERDES2_3_pins<2> = BEL "ISERDES2_3" PINNAME CLK0;
PIN ISERDES2_4_pins<2> = BEL "ISERDES2_4" PINNAME CLK0;
PIN ISERDES2_5_pins<2> = BEL "ISERDES2_5" PINNAME CLK0;
PIN ISERDES2_6_pins<2> = BEL "ISERDES2_6" PINNAME CLK0;
PIN ISERDES2_7_pins<2> = BEL "ISERDES2_7" PINNAME CLK0;
PIN ISERDES2_8_pins<2> = BEL "ISERDES2_8" PINNAME CLK0;
PIN ISERDES2_9_pins<2> = BEL "ISERDES2_9" PINNAME CLK0;
PIN ISERDES2_10_pins<2> = BEL "ISERDES2_10" PINNAME CLK0;
PIN ISERDES2_11_pins<2> = BEL "ISERDES2_11" PINNAME CLK0;
PIN ISERDES2_12_pins<2> = BEL "ISERDES2_12" PINNAME CLK0;
PIN ISERDES2_13_pins<2> = BEL "ISERDES2_13" PINNAME CLK0;
PIN ISERDES2_14_pins<2> = BEL "ISERDES2_14" PINNAME CLK0;
PIN ISERDES2_15_pins<2> = BEL "ISERDES2_15" PINNAME CLK0;
TIMEGRP crg_unbuf_sdram_full = PIN "OSERDES2_pins<0>" PIN "OSERDES2_1_pins<0>"
        PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>" PIN
        "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN "OSERDES2_6_pins<0>"
        PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>" PIN
        "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TIMEGRP crg_unbuf_sdram_full_0 = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 20 ns HIGH 50%;
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
TS_crg_clk100b = PERIOD TIMEGRP "crg_clk100b" TSclk100 HIGH 50%;
TS_crg_unbuf_sdram_half_b = PERIOD TIMEGRP "crg_unbuf_sdram_half_b"
        TS_crg_clk100b / 2 PHASE 2.91666667 ns HIGH 50%;
TS_crg_unbuf_sys = PERIOD TIMEGRP "crg_unbuf_sys" TS_crg_clk100b / 0.5 HIGH
        50%;
TS_crg_unbuf_sdram_full = PERIOD TIMEGRP "crg_unbuf_sdram_full" TS_crg_clk100b
        / 4 HIGH 50%;
TS_crg_unbuf_sys2x = PERIOD TIMEGRP "crg_unbuf_sys2x" TS_crg_clk100b HIGH 50%;
TS_crg_unbuf_sdram_half_a = PERIOD TIMEGRP "crg_unbuf_sdram_half_a"
        TS_crg_clk100b / 2 PHASE 3.19444444 ns HIGH 50%;
SCHEMATIC END;

