FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 23.1.0 d001 on Oct-16-2023 at 11:14:07 }
NET_NAME
'DDIR'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DDIR':
 C_SIGNAL='@release.\release root schematic\(sch_1):ddir';
NODE_NAME	U3 48
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'G\':;
NODE_NAME	U2 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O4':;
NODE_NAME	U1 48
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'G\':;
NODE_NAME	U4 48
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'G\':;
NET_NAME
'BA7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA7':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba7';
NODE_NAME	U1 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B7':;
NODE_NAME	U3 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B7':;
NODE_NAME	U4 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B7':;
NET_NAME
'A3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A3':
 C_SIGNAL='@release.\release root schematic\(sch_1):a3';
NODE_NAME	U4 43
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	J1 57
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '57':;
NET_NAME
'BA1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA1':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba1';
NODE_NAME	U5 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'DATA4':;
NODE_NAME	U1 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	U4 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	U3 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B1':;
NET_NAME
'RD2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD2':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd2';
NODE_NAME	U5 83
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD2':;
NODE_NAME	U14 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U16 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U15 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U17 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NET_NAME
'BD6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD6':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd6';
NODE_NAME	U5 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD6':;
NODE_NAME	U4 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B1':;
NET_NAME
'RESET'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RESET':
 C_SIGNAL='@release.\release root schematic\(sch_1):reset';
NODE_NAME	U5 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RESET':;
NODE_NAME	J1 53
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '53':;
NET_NAME
'VCLKA'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VCLKA':
 C_SIGNAL='@release.\release root schematic\(sch_1):vclka',
 ECL='TRUE';
NODE_NAME	U5 34
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VCLKA':;
NODE_NAME	U8 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	U18 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	U21 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'CLK':;
NET_NAME
'RD0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD0':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd0';
NODE_NAME	U5 81
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD0':;
NODE_NAME	U16 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U15 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U14 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U17 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NET_NAME
'A2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A2':
 C_SIGNAL='@release.\release root schematic\(sch_1):a2';
NODE_NAME	U4 44
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J1 56
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '56':;
NET_NAME
'A23'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A23':
 C_SIGNAL='@release.\release root schematic\(sch_1):a23';
NODE_NAME	U1 37
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	J1 44
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '44':;
NODE_NAME	U2 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I1':;
NET_NAME
'BD10'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD10':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd10';
NODE_NAME	U3 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	U1 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B5':;
NET_NAME
'VD4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD4':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd4';
NODE_NAME	U6 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D5':;
NODE_NAME	U5 43
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD4':;
NODE_NAME	R7 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15139@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D5':;
NODE_NAME	U8 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D5':;
NET_NAME
'BD4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD4':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd4';
NODE_NAME	U5 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD4':;
NODE_NAME	U4 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B3':;
NET_NAME
'RA8'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA8':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra8';
NODE_NAME	U5 67
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD5':;
NODE_NAME	U15 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U16 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U12 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U13 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U11 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U17 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U10 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U14 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A8':;
NET_NAME
'A11'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A11':
 C_SIGNAL='@release.\release root schematic\(sch_1):a11';
NODE_NAME	U3 43
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	J1 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '16':;
NET_NAME
'D0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D0':
 C_SIGNAL='@release.\release root schematic\(sch_1):d0';
NODE_NAME	J1 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '28':;
NODE_NAME	U3 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U4 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A7':;
NET_NAME
'OUTB'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):OUTB':
 C_SIGNAL='@release.\release root schematic\(sch_1):outb';
NODE_NAME	L2 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I509150@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'A6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A6':
 C_SIGNAL='@release.\release root schematic\(sch_1):a6';
NODE_NAME	U4 38
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	J1 60
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '60':;
NET_NAME
'GND'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):GND':
 C_SIGNAL='@release.\release root schematic\(sch_1):gnd',
 NO_RAT='YES',
 MIN_NECK_WIDTH='8';
NODE_NAME	U5 53
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'MSEL1':;
NODE_NAME	U5 74
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'MSEL0':;
NODE_NAME	U5 75
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'NSP':;
NODE_NAME	U6 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'O\E\':;
NODE_NAME	J1 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U2 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I12':;
NODE_NAME	C4 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279715@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I11':;
NODE_NAME	J1 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 33
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '33':;
NODE_NAME	U2 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C3 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279714@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C2 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279713@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 24
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U1 25
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'G\':;
NODE_NAME	U3 24
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U3 25
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'G\':;
NODE_NAME	U4 24
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U4 25
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'G\':;
NODE_NAME	U11 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	C19 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207196@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C22 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207193@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C17 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206132@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	U10 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	U17 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	C16 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206131@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206133@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	U14 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	U16 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	C21 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207194@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'E\O\':;
NODE_NAME	C15 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206127@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C20 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207195@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14829@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C12 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15137@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C10 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14841@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14833@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C8 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15141@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C7 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15133@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C14 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14837@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R14 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I22889@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C11 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15129@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'O\E\':;
NODE_NAME	U9 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'O\E\':;
NODE_NAME	C23 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00068@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'DGN':;
NODE_NAME	U18 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	C26 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00068@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'DGN':;
NODE_NAME	U21 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'NC1':;
NET_NAME
'RA10'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA10':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra10';
NODE_NAME	U5 70
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD3':;
NODE_NAME	U12 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U11 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U14 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U16 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U17 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U15 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U13 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U10 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A10':;
NET_NAME
'RDY'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RDY':
 C_SIGNAL='@release.\release root schematic\(sch_1):rdy';
NODE_NAME	J1 50
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '50':;
NODE_NAME	U2 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O1':;
NET_NAME
'RA5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA5':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra5';
NODE_NAME	U5 64
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD8':;
NODE_NAME	U13 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U10 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U17 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U16 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U12 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U11 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U15 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U14 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A5':;
NET_NAME
'D15'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D15':
 C_SIGNAL='@release.\release root schematic\(sch_1):d15';
NODE_NAME	J1 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '11':;
NODE_NAME	U1 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A7':;
NET_NAME
'BD11'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD11':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd11';
NODE_NAME	U1 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	U3 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B3':;
NET_NAME
'GAIN'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):GAIN':
 C_SIGNAL='@release.\release root schematic\(sch_1):gain';
NODE_NAME	U5 28
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'GAIN':;
NODE_NAME	U19 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	U23 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'IN':;
NET_NAME
'VD6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD6':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd6';
NODE_NAME	U5 45
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD6':;
NODE_NAME	U6 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D7':;
NODE_NAME	U8 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D7':;
NODE_NAME	U9 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D7':;
NODE_NAME	R6 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15131@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'BD3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD3':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd3';
NODE_NAME	U5 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD3':;
NODE_NAME	U4 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B4':;
NET_NAME
'V12N'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):V12N':
 C_SIGNAL='@release.\release root schematic\(sch_1):v12n',
 MIN_NECK_WIDTH='8 MIL',
 MIN_LINE_WIDTH='15 MIL';
NODE_NAME	J1 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '31':;
NODE_NAME	J1 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '32':;
NODE_NAME	U20 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'V-':;
NODE_NAME	U19 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'V-':;
NODE_NAME	U22 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'V-':;
NODE_NAME	U23 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'V-':;
NET_NAME
'RA11'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA11':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra11';
NODE_NAME	U5 71
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD2':;
NODE_NAME	U14 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U17 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U12 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U11 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U16 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U10 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U13 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U15 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A11':;
NET_NAME
'A8'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A8':
 C_SIGNAL='@release.\release root schematic\(sch_1):a8';
NODE_NAME	U3 47
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	J1 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '13':;
NET_NAME
'RA6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA6':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra6';
NODE_NAME	U5 65
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD7':;
NODE_NAME	U15 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U13 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U12 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U11 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U14 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U16 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U17 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U10 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A6':;
NET_NAME
'D10'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D10':
 C_SIGNAL='@release.\release root schematic\(sch_1):d10';
NODE_NAME	J1 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U1 33
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A2':;
NET_NAME
'VD1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD1':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd1';
NODE_NAME	U5 40
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD1':;
NODE_NAME	U6 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D2':;
NODE_NAME	R13 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14835@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D2':;
NODE_NAME	U8 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D2':;
NET_NAME
'A13'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A13':
 C_SIGNAL='@release.\release root schematic\(sch_1):a13';
NODE_NAME	U3 40
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	J1 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '18':;
NET_NAME
'RA9'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA9':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra9';
NODE_NAME	U5 69
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD4':;
NODE_NAME	U17 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U13 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U11 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U12 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U10 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U14 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U15 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U16 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A9':;
NET_NAME
'D14'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D14':
 C_SIGNAL='@release.\release root schematic\(sch_1):d14';
NODE_NAME	J1 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '10':;
NODE_NAME	U1 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A6':;
NET_NAME
'A20'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A20':
 C_SIGNAL='@release.\release root schematic\(sch_1):a20';
NODE_NAME	U1 41
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U2 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I4':;
NODE_NAME	J1 41
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '41':;
NET_NAME
'RA13'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA13':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra13';
NODE_NAME	U5 77
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RDYNBUSY':;
NODE_NAME	U17 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U16 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U14 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U13 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U15 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U10 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U11 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U12 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A13':;
NET_NAME
'MRD'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):MRD':
 C_SIGNAL='@release.\release root schematic\(sch_1):mrd';
NODE_NAME	J1 46
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '46':;
NODE_NAME	U2 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I9':;
NET_NAME
'VD5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD5':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd5';
NODE_NAME	U5 44
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD5':;
NODE_NAME	U6 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D6':;
NODE_NAME	U9 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D6':;
NODE_NAME	U8 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D6':;
NODE_NAME	R11 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15135@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DHEN'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DHEN':
 C_SIGNAL='@release.\release root schematic\(sch_1):dhen';
NODE_NAME	U3 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U2 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O2':;
NET_NAME
'BD8'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD8':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd8';
NODE_NAME	U3 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B0':;
NODE_NAME	U1 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B7':;
NET_NAME
'BD15'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD15':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd15';
NODE_NAME	U1 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B0':;
NODE_NAME	U3 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B7':;
NET_NAME
'BD9'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD9':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd9';
NODE_NAME	U1 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B6':;
NODE_NAME	U3 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B1':;
NET_NAME
'RA3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA3':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra3';
NODE_NAME	U5 62
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD10':;
NODE_NAME	U11 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U12 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U14 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U15 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U10 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U13 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U17 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U16 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A3':;
NET_NAME
'VD7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD7':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd7';
NODE_NAME	U5 46
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD7':;
NODE_NAME	U6 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D8':;
NODE_NAME	R10 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15127@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D8':;
NODE_NAME	U9 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D8':;
NET_NAME
'A17'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A17':
 C_SIGNAL='@release.\release root schematic\(sch_1):a17';
NODE_NAME	U1 46
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J1 38
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '38':;
NET_NAME
'VD3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD3':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd3';
NODE_NAME	U6 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D4':;
NODE_NAME	U5 42
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD3':;
NODE_NAME	U8 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D4':;
NODE_NAME	R12 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14827@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D4':;
NET_NAME
'A16'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A16':
 C_SIGNAL='@release.\release root schematic\(sch_1):a16';
NODE_NAME	U1 47
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	J1 37
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '37':;
NET_NAME
'BA0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA0':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba0';
NODE_NAME	U5 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'DATA5':;
NODE_NAME	U3 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B0':;
NODE_NAME	U1 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B0':;
NODE_NAME	U4 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B0':;
NET_NAME
'BA4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA4':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba4';
NODE_NAME	U4 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	U1 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	U3 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B4':;
NET_NAME
'BD5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD5':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd5';
NODE_NAME	U5 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD5':;
NODE_NAME	U4 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'DEN'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DEN':
 C_SIGNAL='@release.\release root schematic\(sch_1):den';
NODE_NAME	U4 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U1 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U2 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O3':;
NET_NAME
'RA14'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA14':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra14';
NODE_NAME	U5 78
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD0':;
NODE_NAME	U17 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U13 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U11 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U16 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U15 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U14 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U12 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U10 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A14':;
NET_NAME
'D5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D5':
 C_SIGNAL='@release.\release root schematic\(sch_1):d5';
NODE_NAME	J1 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '23':;
NODE_NAME	U3 33
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U4 33
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A2':;
NET_NAME
'WSTAT'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):WSTAT':
 C_SIGNAL='@release.\release root schematic\(sch_1):wstat';
NODE_NAME	U5 56
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD15':;
NODE_NAME	U6 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'CLK':;
NET_NAME
'D1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D1':
 C_SIGNAL='@release.\release root schematic\(sch_1):d1';
NODE_NAME	J1 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '27':;
NODE_NAME	U4 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U3 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A6':;
NET_NAME
'BA2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA2':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba2';
NODE_NAME	U5 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'DATA3':;
NODE_NAME	U4 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	U1 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	U3 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'RA0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA0':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra0';
NODE_NAME	U5 58
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD13':;
NODE_NAME	U15 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U10 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U14 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U12 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U13 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U11 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U17 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U16 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A0':;
NET_NAME
'VD0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD0':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd0';
NODE_NAME	U6 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	U5 39
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD0':;
NODE_NAME	U8 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	R9 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14839@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D1':;
NET_NAME
'A15'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A15':
 C_SIGNAL='@release.\release root schematic\(sch_1):a15';
NODE_NAME	U3 37
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	J1 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '20':;
NET_NAME
'RD1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD1':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd1';
NODE_NAME	U5 82
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD1':;
NODE_NAME	U17 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U14 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U16 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U15 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NET_NAME
'A10'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A10':
 C_SIGNAL='@release.\release root schematic\(sch_1):a10';
NODE_NAME	U3 44
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J1 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '15':;
NET_NAME
'D3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D3':
 C_SIGNAL='@release.\release root schematic\(sch_1):d3';
NODE_NAME	J1 25
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '25':;
NODE_NAME	U4 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U3 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A4':;
NET_NAME
'BD12'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD12':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd12';
NODE_NAME	U1 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	U3 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B4':;
NET_NAME
'A7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A7':
 C_SIGNAL='@release.\release root schematic\(sch_1):a7';
NODE_NAME	U4 37
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	J1 61
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '61':;
NET_NAME
'RA1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA1':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra1';
NODE_NAME	U5 60
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD12':;
NODE_NAME	U16 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U12 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U13 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U11 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U14 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U10 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U17 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U15 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A1':;
NET_NAME
'D4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D4':
 C_SIGNAL='@release.\release root schematic\(sch_1):d4';
NODE_NAME	J1 24
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '24':;
NODE_NAME	U4 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U3 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A3':;
NET_NAME
'WAIT'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):WAIT':
 C_SIGNAL='@release.\release root schematic\(sch_1):\wait\';
NODE_NAME	U5 33
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'NCONFIG':;
NODE_NAME	J1 51
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '51':;
NET_NAME
'AEN'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):AEN':
 C_SIGNAL='@release.\release root schematic\(sch_1):aen';
NODE_NAME	U5 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'I/O':;
NODE_NAME	J1 47
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '47':;
NODE_NAME	U2 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I8':;
NET_NAME
'VCLKC'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VCLKC':
 C_SIGNAL='@release.\release root schematic\(sch_1):vclkc';
NODE_NAME	R5 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I23877@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'CLK':;
NET_NAME
'A0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A0':
 C_SIGNAL='@release.\release root schematic\(sch_1):a0';
NODE_NAME	U4 47
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	J1 54
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '54':;
NET_NAME
'MWR'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):MWR':
 C_SIGNAL='@release.\release root schematic\(sch_1):mwr';
NODE_NAME	J1 45
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '45':;
NODE_NAME	U2 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I10':;
NET_NAME
'GND_EARTH'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):GND_EARTH':
 C_SIGNAL='@release.\release root schematic\(sch_1):gnd_earth',
 MIN_NECK_WIDTH='8 MIL',
 MIN_LINE_WIDTH='15 MIL';
NODE_NAME	J3 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I679062@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	J2 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I678828@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	J2 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I678828@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	J3 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I679062@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	C5 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I630341@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C6 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I14829@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I678828@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	J3 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I679062@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	J3 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I679062@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	J2 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I678828@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'GND3':;
NET_NAME
'D2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D2':
 C_SIGNAL='@release.\release root schematic\(sch_1):d2';
NODE_NAME	J1 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '26':;
NODE_NAME	U3 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U4 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A5':;
NET_NAME
'RD6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD6':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd6';
NODE_NAME	U5 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD6':;
NODE_NAME	U11 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U12 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U10 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U13 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ2':;
NET_NAME
'D11'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D11':
 C_SIGNAL='@release.\release root schematic\(sch_1):d11';
NODE_NAME	J1 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U1 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A3':;
NET_NAME
'BD14'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD14':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd14';
NODE_NAME	U1 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	U3 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B6':;
NET_NAME
'RD3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD3':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd3';
NODE_NAME	U5 84
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD3':;
NODE_NAME	U17 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U16 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U14 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U15 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NET_NAME
'BD13'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD13':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd13';
NODE_NAME	U3 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B5':;
NODE_NAME	U1 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'RD4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD4':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd4';
NODE_NAME	U5 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD4':;
NODE_NAME	U13 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U10 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U12 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U11 26
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ4':;
NET_NAME
'RD5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD5':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd5';
NODE_NAME	U5 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD5':;
NODE_NAME	U13 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U10 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U11 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U12 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ3':;
NET_NAME
'D13'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D13':
 C_SIGNAL='@release.\release root schematic\(sch_1):d13';
NODE_NAME	J1 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '9':;
NODE_NAME	U1 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A5':;
NET_NAME
'VD2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VD2':
 C_SIGNAL='@release.\release root schematic\(sch_1):vd2';
NODE_NAME	U6 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D3':;
NODE_NAME	U5 41
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VD2':;
NODE_NAME	U8 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D3':;
NODE_NAME	U9 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'D3':;
NODE_NAME	R8 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14831@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'A5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A5':
 C_SIGNAL='@release.\release root schematic\(sch_1):a5';
NODE_NAME	U4 40
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	J1 59
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '59':;
NET_NAME
'RA2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA2':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra2';
NODE_NAME	U5 61
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD11':;
NODE_NAME	U17 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U11 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U16 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U12 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U14 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U15 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U13 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U10 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A2':;
NET_NAME
'A18'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A18':
 C_SIGNAL='@release.\release root schematic\(sch_1):a18';
NODE_NAME	U1 44
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U2 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I6':;
NODE_NAME	J1 39
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '39':;
NET_NAME
'RA7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA7':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra7';
NODE_NAME	U5 66
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD6':;
NODE_NAME	U15 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U10 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U11 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U17 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U14 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U12 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U13 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U16 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A7':;
NET_NAME
'D9'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D9':
 C_SIGNAL='@release.\release root schematic\(sch_1):d9';
NODE_NAME	J1 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U1 35
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A1':;
NET_NAME
'D8'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D8':
 C_SIGNAL='@release.\release root schematic\(sch_1):d8';
NODE_NAME	J1 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U1 36
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A0':;
NET_NAME
'BWR'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BWR':
 C_SIGNAL='@release.\release root schematic\(sch_1):bwr';
NODE_NAME	U5 54
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'INPUTB':;
NODE_NAME	U2 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O7':;
NET_NAME
'RA12'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA12':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra12';
NODE_NAME	U5 76
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD1':;
NODE_NAME	U14 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U11 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U13 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U10 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U15 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U12 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U17 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U16 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A12':;
NET_NAME
'RA4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA4':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra4';
NODE_NAME	U5 63
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD9':;
NODE_NAME	U13 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U17 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U16 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U15 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U10 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U11 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U12 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U14 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A4':;
NET_NAME
'BRD'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BRD':
 C_SIGNAL='@release.\release root schematic\(sch_1):brd';
NODE_NAME	U5 73
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'INPUTA':;
NODE_NAME	U2 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O8':;
NET_NAME
'BRESET'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BRESET':
 C_SIGNAL='@release.\release root schematic\(sch_1):breset';
NODE_NAME	U5 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'INPUTC':;
NODE_NAME	U2 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O9':;
NET_NAME
'OUTA'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):OUTA':
 C_SIGNAL='@release.\release root schematic\(sch_1):outa';
NODE_NAME	L1 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I509338@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'RA15'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RA15':
 C_SIGNAL='@release.\release root schematic\(sch_1):ra15';
NODE_NAME	U5 79
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD18':;
NODE_NAME	U12 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U11 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U15 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U13 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U10 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U14 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U16 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U17 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A15':;
NET_NAME
'D12'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D12':
 C_SIGNAL='@release.\release root schematic\(sch_1):d12';
NODE_NAME	J1 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U1 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A4':;
NET_NAME
'SEL'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):SEL':
 C_SIGNAL='@release.\release root schematic\(sch_1):sel';
NODE_NAME	U5 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'DATA1':;
NODE_NAME	U2 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O10':;
NET_NAME
'RD7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RD7':
 C_SIGNAL='@release.\release root schematic\(sch_1):rd7';
NODE_NAME	U5 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RD7':;
NODE_NAME	U10 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U13 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U11 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U12 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'DQ1':;
NET_NAME
'FPGA'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):FPGA':
 C_SIGNAL='@release.\release root schematic\(sch_1):fpga';
NODE_NAME	U5 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'NWS':;
NODE_NAME	U2 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O6':;
NET_NAME
'BD0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD0':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd0';
NODE_NAME	U5 25
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD0':;
NODE_NAME	U4 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B7':;
NET_NAME
'VCC'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VCC':
 C_SIGNAL='@release.\release root schematic\(sch_1):vcc',
 NO_RAT='YES',
 MIN_NECK_WIDTH='8';
NODE_NAME	D2 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393579@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D3 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393583@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D1 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393581@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D4 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393585@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	U2 24
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C4 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279715@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J1 62
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '62':;
NODE_NAME	J1 30
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '30':;
NODE_NAME	C1 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J1 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '29':;
NODE_NAME	C3 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279714@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C2 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I279713@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C18 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206133@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C19 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207196@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206131@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207195@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207193@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206127@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C17 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I206132@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C21 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I207194@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00068@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VD1':;
NODE_NAME	U18 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VD2':;
NODE_NAME	L4 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00069@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C26 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00068@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VD1':;
NODE_NAME	U21 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VD2':;
NODE_NAME	L6 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00069@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'AGND'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):AGND':
 C_SIGNAL='@release.\release root schematic\(sch_1):agnd',
 MIN_NECK_WIDTH='8 MIL',
 MIN_LINE_WIDTH='15 MIL';
NODE_NAME	J1 34
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '34':;
NODE_NAME	J1 35
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '35':;
NODE_NAME	J1 36
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '36':;
NODE_NAME	U18 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U18 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'AGN':;
NODE_NAME	C24 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00071@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'CMP':;
NODE_NAME	U19 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'AGND':;
NODE_NAME	C25 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I279710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U21 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'AGN':;
NODE_NAME	C27 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00071@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'CMP':;
NODE_NAME	U23 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'AGND':;
NODE_NAME	C28 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I279710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'BD1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD1':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd1';
NODE_NAME	U5 24
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD1':;
NODE_NAME	U4 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B6':;
NET_NAME
'BA3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA3':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba3';
NODE_NAME	U5 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'DATA2':;
NODE_NAME	U1 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	U3 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	U4 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B3':;
NET_NAME
'BD7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD7':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd7';
NODE_NAME	U5 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD7':;
NODE_NAME	U4 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B0':;
NET_NAME
'BD2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BD2':
 C_SIGNAL='@release.\release root schematic\(sch_1):bd2';
NODE_NAME	U5 23
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'BD2':;
NODE_NAME	U4 9
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B5':;
NET_NAME
'V+12'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):V+12':
 C_SIGNAL='@release.\release root schematic\(sch_1):\v+12\',
 MIN_NECK_WIDTH='8 MIL',
 MIN_LINE_WIDTH='15 MIL';
NODE_NAME	J1 64
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '64':;
NODE_NAME	J1 63
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '63':;
NODE_NAME	U20 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	U19 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	C25 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I279710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	U23 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	C28 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I279710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'MCLK'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):MCLK':
 C_SIGNAL='@release.\release root schematic\(sch_1):mclk';
NODE_NAME	U5 31
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'INPUT':;
NODE_NAME	J1 52
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '52':;
NET_NAME
'HS'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):HS':
 C_SIGNAL='@release.\release root schematic\(sch_1):hs';
NODE_NAME	U5 29
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'NCS':;
NODE_NAME	U2 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'O5':;
NET_NAME
'D6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D6':
 C_SIGNAL='@release.\release root schematic\(sch_1):d6';
NODE_NAME	J1 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '22':;
NODE_NAME	U3 35
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U4 35
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A1':;
NET_NAME
'N58063'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58063':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58063';
NODE_NAME	U8 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q1':;
NODE_NAME	U18 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D7':;
NET_NAME
'N58118'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58118':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58118';
NODE_NAME	U8 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q2':;
NODE_NAME	U18 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D6':;
NET_NAME
'N58173'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58173':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58173';
NODE_NAME	U8 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q3':;
NODE_NAME	U18 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D5':;
NET_NAME
'N58228'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58228':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58228';
NODE_NAME	U8 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q4':;
NODE_NAME	U18 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D4':;
NET_NAME
'N58283'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58283':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58283';
NODE_NAME	U8 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q5':;
NODE_NAME	U18 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D3':;
NET_NAME
'N58338'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58338':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58338';
NODE_NAME	U8 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q6':;
NODE_NAME	U18 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D2':;
NET_NAME
'N58393'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58393':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58393';
NODE_NAME	U8 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q7':;
NODE_NAME	U18 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D1':;
NET_NAME
'N58448'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58448':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58448';
NODE_NAME	U8 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08608@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q8':;
NODE_NAME	U18 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D0':;
NET_NAME
'N58834'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58834':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58834';
NODE_NAME	U9 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q1':;
NODE_NAME	U21 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D7':;
NET_NAME
'N58889'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58889':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58889';
NODE_NAME	U9 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q2':;
NODE_NAME	U21 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D6':;
NET_NAME
'N58944'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58944':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58944';
NODE_NAME	U9 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q3':;
NODE_NAME	U21 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D5':;
NET_NAME
'N58999'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N58999':
 C_SIGNAL='@release.\release root schematic\(sch_1):n58999';
NODE_NAME	U9 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q4':;
NODE_NAME	U21 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D4':;
NET_NAME
'N59054'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N59054':
 C_SIGNAL='@release.\release root schematic\(sch_1):n59054';
NODE_NAME	U9 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q5':;
NODE_NAME	U21 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D3':;
NET_NAME
'N59109'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N59109':
 C_SIGNAL='@release.\release root schematic\(sch_1):n59109';
NODE_NAME	U9 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q6':;
NODE_NAME	U21 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D2':;
NET_NAME
'N59164'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N59164':
 C_SIGNAL='@release.\release root schematic\(sch_1):n59164';
NODE_NAME	U9 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q7':;
NODE_NAME	U21 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D1':;
NET_NAME
'N59219'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N59219':
 C_SIGNAL='@release.\release root schematic\(sch_1):n59219';
NODE_NAME	U9 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I08610@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q8':;
NODE_NAME	U21 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'D0':;
NET_NAME
'VREF'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):VREF':
 C_SIGNAL='@release.\release root schematic\(sch_1):vref';
NODE_NAME	R14 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I22889@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L3 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00070@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L5 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00070@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N15151'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N15151':
 C_SIGNAL='@release.\release root schematic\(sch_1):n15151';
NODE_NAME	R6 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15131@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C7 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15133@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N282866_DATA_DAAMP'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N282866_DATA_DAAMP':
 C_SIGNAL='@release.\release root schematic\(sch_1):n282866_data_daamp';
NODE_NAME	R16 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00065@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'S2':;
NET_NAME
'N282912_DATA_DAAMP'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N282912_DATA_DAAMP':
 C_SIGNAL='@release.\release root schematic\(sch_1):n282912_data_daamp';
NODE_NAME	R15 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00066@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'S1':;
NET_NAME
'N14853'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N14853':
 C_SIGNAL='@release.\release root schematic\(sch_1):n14853';
NODE_NAME	R13 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14835@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14837@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N14855'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N14855':
 C_SIGNAL='@release.\release root schematic\(sch_1):n14855';
NODE_NAME	R9 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14839@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14841@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N14843'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N14843':
 C_SIGNAL='@release.\release root schematic\(sch_1):n14843';
NODE_NAME	R12 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14827@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C13 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14829@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N15155'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N15155':
 C_SIGNAL='@release.\release root schematic\(sch_1):n15155';
NODE_NAME	R11 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15135@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15137@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N14849'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N14849':
 C_SIGNAL='@release.\release root schematic\(sch_1):n14849';
NODE_NAME	R8 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14831@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C9 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I14833@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N15143'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N15143':
 C_SIGNAL='@release.\release root schematic\(sch_1):n15143';
NODE_NAME	R10 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15127@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15129@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N15161'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N15161':
 C_SIGNAL='@release.\release root schematic\(sch_1):n15161';
NODE_NAME	R7 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15139@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):I15141@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RCS3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RCS3':
 C_SIGNAL='@release.\release root schematic\(sch_1):rcs3';
NODE_NAME	U5 51
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD17':;
NODE_NAME	U13 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NODE_NAME	U17 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NET_NAME
'RCS2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RCS2':
 C_SIGNAL='@release.\release root schematic\(sch_1):rcs2';
NODE_NAME	U5 50
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'CLKUSR':;
NODE_NAME	U12 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NODE_NAME	U16 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NET_NAME
'RCS1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RCS1':
 C_SIGNAL='@release.\release root schematic\(sch_1):rcs1';
NODE_NAME	U5 49
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'RDCLK':;
NODE_NAME	U15 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NODE_NAME	U11 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NET_NAME
'RCS0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RCS0':
 C_SIGNAL='@release.\release root schematic\(sch_1):rcs0';
NODE_NAME	U5 48
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'NRS':;
NODE_NAME	U14 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NODE_NAME	U10 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'C\E\':;
NET_NAME
'RWE'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RWE':
 C_SIGNAL='@release.\release root schematic\(sch_1):rwe';
NODE_NAME	U5 57
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD14':;
NODE_NAME	U11 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U12 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U13 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U10 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U17 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U16 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U15 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U14 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'W\E\':;
NET_NAME
'DCLK'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DCLK':
 C_SIGNAL='@release.\release root schematic\(sch_1):dclk';
NODE_NAME	U7 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I123923@CLASS_LIB.EPC1064.NORMAL(CHIPS)':
 'DCLK':;
NODE_NAME	U5 10
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'DCLK':;
NET_NAME
'OE'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):OE':
 C_SIGNAL='@release.\release root schematic\(sch_1):oe';
NODE_NAME	U7 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I123923@CLASS_LIB.EPC1064.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	U5 32
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'NSTATUS':;
NET_NAME
'NCS'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):NCS':
 C_SIGNAL='@release.\release root schematic\(sch_1):ncs';
NODE_NAME	U7 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I123923@CLASS_LIB.EPC1064.NORMAL(CHIPS)':
 'NCS':;
NODE_NAME	U5 11
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'CONF_DONE':;
NET_NAME
'DATA'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA':
 C_SIGNAL='@release.\release root schematic\(sch_1):data';
NODE_NAME	U7 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I123923@CLASS_LIB.EPC1064.NORMAL(CHIPS)':
 'DATA':;
NODE_NAME	U5 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'DATA0':;
NET_NAME
'Q4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q4':
 C_SIGNAL='@release.\release root schematic\(sch_1):q4';
NODE_NAME	R2 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396791@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q4':;
NET_NAME
'Q2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q2':
 C_SIGNAL='@release.\release root schematic\(sch_1):q2';
NODE_NAME	R3 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396789@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q6':;
NET_NAME
'Q0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q0':
 C_SIGNAL='@release.\release root schematic\(sch_1):q0';
NODE_NAME	U6 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q8':;
NODE_NAME	R4 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396793@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'Q6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q6':
 C_SIGNAL='@release.\release root schematic\(sch_1):q6';
NODE_NAME	U6 18
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q2':;
NODE_NAME	R1 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396787@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'Q1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q1':
 C_SIGNAL='@release.\release root schematic\(sch_1):q1';
NODE_NAME	D4 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393585@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R4 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396793@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'Q3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q3':
 C_SIGNAL='@release.\release root schematic\(sch_1):q3';
NODE_NAME	D3 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393583@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R3 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396789@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'Q5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q5':
 C_SIGNAL='@release.\release root schematic\(sch_1):q5';
NODE_NAME	D2 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393579@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R2 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396791@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'Q7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):Q7':
 C_SIGNAL='@release.\release root schematic\(sch_1):q7';
NODE_NAME	D1 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I393581@DISCRETE.PHOTODIODE.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R1 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I396787@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'BNC2'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BNC2':
 C_SIGNAL='@release.\release root schematic\(sch_1):bnc2';
NODE_NAME	L1 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I509338@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I678828@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'CENTER':;
NODE_NAME	C5 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I630341@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'BNC3'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BNC3':
 C_SIGNAL='@release.\release root schematic\(sch_1):bnc3';
NODE_NAME	C6 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I14829@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J3 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I679062@CLASS_LIB.BNC.NORMAL(CHIPS)':
 'CENTER':;
NODE_NAME	L2 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I509150@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N00044_DATA_DAAMP'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00044_DATA_DAAMP':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00044_data_daamp';
NODE_NAME	U19 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'D':;
NODE_NAME	U20 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 '-IN':;
NET_NAME
'N00060_DATA_DAAMP'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00060_DATA_DAAMP':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00060_data_daamp';
NODE_NAME	U20 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 '+IN':;
NODE_NAME	U18 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'AOUT':;
NET_NAME
'N00036_DATA_DAAMP'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00036_DATA_DAAMP':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00036_data_daamp';
NODE_NAME	U18 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VA2':;
NODE_NAME	L4 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00069@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VA1':;
NODE_NAME	U19 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'VL':;
NODE_NAME	R16 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00065@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R15 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00066@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N00038_DATA_DAAMP'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00038_DATA_DAAMP':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00038_data_daamp';
NODE_NAME	U18 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'REF':;
NODE_NAME	L3 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00070@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C24 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I00071@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N409523'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N409523':
 C_SIGNAL='@release.\release root schematic\(sch_1):n409523';
NODE_NAME	U5 37
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VCLKC':;
NODE_NAME	R5 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I23877@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N282912_DATA_DAAMP0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N282912_DATA_DAAMP0':
 C_SIGNAL='@release.\release root schematic\(sch_1):n282912_data_daamp0';
NODE_NAME	R18 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00066@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U23 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'S1':;
NET_NAME
'N282866_DATA_DAAMP0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N282866_DATA_DAAMP0':
 C_SIGNAL='@release.\release root schematic\(sch_1):n282866_data_daamp0';
NODE_NAME	R17 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00065@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U23 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'S2':;
NET_NAME
'N00036_DATA_DAAMP0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00036_DATA_DAAMP0':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00036_data_daamp0';
NODE_NAME	U21 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VA2':;
NODE_NAME	L6 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00069@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'VA1':;
NODE_NAME	U23 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'VL':;
NODE_NAME	R17 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00065@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R18 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00066@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N00044_DATA_DAAMP0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00044_DATA_DAAMP0':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00044_data_daamp0';
NODE_NAME	U23 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00064@CLASS_LIB.DG419AK.NORMAL(CHIPS)':
 'D':;
NODE_NAME	U22 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 '-IN':;
NET_NAME
'A19'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A19':
 C_SIGNAL='@release.\release root schematic\(sch_1):a19';
NODE_NAME	U1 43
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U2 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I5':;
NODE_NAME	J1 40
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '40':;
NET_NAME
'N00060_DATA_DAAMP0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00060_DATA_DAAMP0':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00060_data_daamp0';
NODE_NAME	U22 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 '+IN':;
NODE_NAME	U21 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'AOUT':;
NET_NAME
'A12'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A12':
 C_SIGNAL='@release.\release root schematic\(sch_1):a12';
NODE_NAME	U3 41
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	J1 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '17':;
NET_NAME
'N00038_DATA_DAAMP0'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):N00038_DATA_DAAMP0':
 C_SIGNAL='@release.\release root schematic\(sch_1):n00038_data_daamp0';
NODE_NAME	U21 4
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00072@CLASS_LIB.TLC5602A.NORMAL(CHIPS)':
 'REF':;
NODE_NAME	L5 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00070@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C27 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I00071@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'A4'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A4':
 C_SIGNAL='@release.\release root schematic\(sch_1):a4';
NODE_NAME	U4 41
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	J1 58
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '58':;
NET_NAME
'D7'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):D7':
 C_SIGNAL='@release.\release root schematic\(sch_1):d7';
NODE_NAME	J1 21
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '21':;
NODE_NAME	U3 36
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U4 36
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A0':;
NET_NAME
'A14'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A14':
 C_SIGNAL='@release.\release root schematic\(sch_1):a14';
NODE_NAME	U3 38
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	J1 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '19':;
NET_NAME
'A21'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A21':
 C_SIGNAL='@release.\release root schematic\(sch_1):a21';
NODE_NAME	U1 40
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	J1 42
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '42':;
NODE_NAME	U2 3
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I3':;
NET_NAME
'BA6'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA6':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba6';
NODE_NAME	U3 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B6':;
NODE_NAME	U4 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B6':;
NODE_NAME	U1 22
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B6':;
NET_NAME
'A1'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A1':
 C_SIGNAL='@release.\release root schematic\(sch_1):a1';
NODE_NAME	U4 46
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I91972@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J1 55
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '55':;
NET_NAME
'BA5'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):BA5':
 C_SIGNAL='@release.\release root schematic\(sch_1):ba5';
NODE_NAME	U1 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92177@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B5':;
NODE_NAME	U3 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92136@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B5':;
NODE_NAME	U4 20
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I277489@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'B5':;
NET_NAME
'A9'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A9':
 C_SIGNAL='@release.\release root schematic\(sch_1):a9';
NODE_NAME	U3 46
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92054@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J1 14
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '14':;
NET_NAME
'A22'
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):A22':
 C_SIGNAL='@release.\release root schematic\(sch_1):a22';
NODE_NAME	U1 38
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I92013@TRAINING-LIB.FCT16245.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	J1 43
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '43':;
NODE_NAME	U2 2
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I2':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U2 7
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I89550@TRAINING-LIB.20L10.NORMAL(CHIPS)':
 'I7':;
NODE_NAME	J1 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J1 48
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '48':;
NODE_NAME	J1 49
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I340095@CLASS_LIB.CON64.NORMAL(CHIPS)':
 '49':;
NODE_NAME	U7 6
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I123923@CLASS_LIB.EPC1064.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U6 19
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q1':;
NODE_NAME	U6 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q3':;
NODE_NAME	U6 15
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q5':;
NODE_NAME	U6 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I19689@BUSDRIVERTRANSCEIVER.74ACT574.NORMAL(CHIPS)':
 'Q7':;
NODE_NAME	U22 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'COMP1':;
NODE_NAME	U22 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'COMP2':;
NODE_NAME	U22 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP0@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U10 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U10 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U10 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U10 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U10 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209557@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U16 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U16 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U16 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U16 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U16 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214708@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U17 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U17 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U17 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U17 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U17 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216192@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U13 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U13 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U13 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U13 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U13 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I216194@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U11 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U11 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U11 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U11 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U11 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213372@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U12 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U12 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U12 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U12 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U12 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I214706@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U14 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U14 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U14 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U14 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U14 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I209555@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U15 12
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U15 13
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U15 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO1':;
NODE_NAME	U15 16
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO2':;
NODE_NAME	U15 17
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):RAM@RELEASE.HSRAM(SCH_1):I213370@CLASS_LIB.TC55B4257.NORMAL(CHIPS)':
 'IO3':;
NODE_NAME	U5 55
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	U5 27
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U5 35
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'VCLKB':;
NODE_NAME	U5 72
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	U5 52
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'NTRST':;
NODE_NAME	U5 36
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):I667135@CLASS_LIB.EPF8282A/LCC.NORMAL(CHIPS)':
 'ADD16':;
NODE_NAME	U20 1
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'COMP1':;
NODE_NAME	U20 8
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'COMP2':;
NODE_NAME	U20 5
 '@RELEASE.RELEASE ROOT SCHEMATIC(SCH_1):DATA@RELEASE.DATA SCHEMATIC(SCH_1):DAAMP@RELEASE.DAAMP CIRCUIT(SCH_1):I04456@CLASS_LIB.TLE2037A.NORMAL(CHIPS)':
 'NC':;
END.
