Start time: 17:16:01 on Sep 04,2025
qverilog OR.v 
-- Compiling module OR
-- Compiling module AND_tb

Top level modules:
	AND_tb
# vsim -lib work work.AND_tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.AND_tb(fast)
# run -all
# a=1 b=1 c=1 d=1 y=1 Time=                   0
# a=1 b=0 c=1 d=0 y=1 Time=                  10
#  quit -f
# End time: 17:16:03 on Sep 04,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
