# I2C_Protocol_Design_and_Verification
Designed and verified an I2C master controller with FSM-based start/stop, address, and data transfer handling. Supports dynamic read/write modes, 7-bit slave addressing, acknowledgment detection, and clock synchronization (SCL) logic.
