Partition Merge report for DE1_SoC_Audio_Example
Thu Nov  7 11:31:40 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+---------------------------------+------------------------------------------------+
; Partition Merge Status          ; Successful - Thu Nov  7 11:31:40 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; DE1_SoC_Audio_Example                          ;
; Top-level Entity Name           ; DE1_SoC_Audio_Example                          ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2400                                           ;
; Total pins                      ; 75                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,131,328                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                    ;
+----------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                             ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+----------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; CLOCK_50                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                      ;
; S.AUDIO_RDY                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.AUDIO_RDY                         ; N/A                                                                                      ;
; S.AUDIO_RDY                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.AUDIO_RDY                         ; N/A                                                                                      ;
; S.AUDIO_RDY~DUPLICATE            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; S.AUDIO_RDY~DUPLICATE            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; S.DELAY_1                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.DELAY_1                           ; N/A                                                                                      ;
; S.DELAY_1                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.DELAY_1                           ; N/A                                                                                      ;
; S.DELAY_2                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.DELAY_2                           ; N/A                                                                                      ;
; S.DELAY_2                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.DELAY_2                           ; N/A                                                                                      ;
; S.DELAY_3                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.DELAY_3                           ; N/A                                                                                      ;
; S.DELAY_3                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.DELAY_3                           ; N/A                                                                                      ;
; S.INCREMENT_MEM_READ             ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.INCREMENT_MEM_READ                ; N/A                                                                                      ;
; S.INCREMENT_MEM_READ             ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.INCREMENT_MEM_READ                ; N/A                                                                                      ;
; S.INCREMENT_MEM_WRITE            ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.INCREMENT_MEM_WRITE               ; N/A                                                                                      ;
; S.INCREMENT_MEM_WRITE            ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.INCREMENT_MEM_WRITE               ; N/A                                                                                      ;
; S.LOAD_SAMPLE                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.LOAD_SAMPLE                       ; N/A                                                                                      ;
; S.LOAD_SAMPLE                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.LOAD_SAMPLE                       ; N/A                                                                                      ;
; S.LOAD_SAMPLE_2                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.LOAD_SAMPLE_2                     ; N/A                                                                                      ;
; S.LOAD_SAMPLE_2                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.LOAD_SAMPLE_2                     ; N/A                                                                                      ;
; S.LOAD_SAMPLE_3                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.LOAD_SAMPLE_3                     ; N/A                                                                                      ;
; S.LOAD_SAMPLE_3                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.LOAD_SAMPLE_3                     ; N/A                                                                                      ;
; S.PLAY                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.PLAY                              ; N/A                                                                                      ;
; S.PLAY                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.PLAY                              ; N/A                                                                                      ;
; S.PLAY_2                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.PLAY_2                            ; N/A                                                                                      ;
; S.PLAY_2                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.PLAY_2                            ; N/A                                                                                      ;
; S.REC                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.REC                               ; N/A                                                                                      ;
; S.REC                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.REC                               ; N/A                                                                                      ;
; S.START                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.START                             ; N/A                                                                                      ;
; S.START                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.START                             ; N/A                                                                                      ;
; S.START~feeder                   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; S.START~feeder                   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; S.TO_PLAY                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.TO_PLAY                           ; N/A                                                                                      ;
; S.TO_PLAY                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.TO_PLAY                           ; N/A                                                                                      ;
; S.WAIT                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WAIT                              ; N/A                                                                                      ;
; S.WAIT                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WAIT                              ; N/A                                                                                      ;
; S.WAIT_COMPLETE_OUT              ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WAIT_COMPLETE_OUT                 ; N/A                                                                                      ;
; S.WAIT_COMPLETE_OUT              ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WAIT_COMPLETE_OUT                 ; N/A                                                                                      ;
; S.WAIT_REC                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WAIT_REC                          ; N/A                                                                                      ;
; S.WAIT_REC                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WAIT_REC                          ; N/A                                                                                      ;
; S.WRITE_TO_MEM                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WRITE_TO_MEM                      ; N/A                                                                                      ;
; S.WRITE_TO_MEM                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WRITE_TO_MEM                      ; N/A                                                                                      ;
; S.WRITE_TO_MEM_DELAY_1           ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WRITE_TO_MEM_DELAY_1              ; N/A                                                                                      ;
; S.WRITE_TO_MEM_DELAY_1           ; post-fitting ; connected ; Top                            ; post-synthesis    ; S.WRITE_TO_MEM_DELAY_1              ; N/A                                                                                      ;
; S.WRITE_TO_MEM_DELAY_1~DUPLICATE ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; S.WRITE_TO_MEM_DELAY_1~DUPLICATE ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; left_channel_audio_out~0         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~0            ; N/A                                                                                      ;
; left_channel_audio_out~0         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~0            ; N/A                                                                                      ;
; left_channel_audio_out~1         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~1            ; N/A                                                                                      ;
; left_channel_audio_out~1         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~1            ; N/A                                                                                      ;
; left_channel_audio_out~10        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~10           ; N/A                                                                                      ;
; left_channel_audio_out~10        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~10           ; N/A                                                                                      ;
; left_channel_audio_out~11        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~11           ; N/A                                                                                      ;
; left_channel_audio_out~11        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~11           ; N/A                                                                                      ;
; left_channel_audio_out~12        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~12           ; N/A                                                                                      ;
; left_channel_audio_out~12        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~12           ; N/A                                                                                      ;
; left_channel_audio_out~13        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~13           ; N/A                                                                                      ;
; left_channel_audio_out~13        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~13           ; N/A                                                                                      ;
; left_channel_audio_out~14        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~14           ; N/A                                                                                      ;
; left_channel_audio_out~14        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~14           ; N/A                                                                                      ;
; left_channel_audio_out~15        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~15           ; N/A                                                                                      ;
; left_channel_audio_out~15        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~15           ; N/A                                                                                      ;
; left_channel_audio_out~16        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~16           ; N/A                                                                                      ;
; left_channel_audio_out~16        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~16           ; N/A                                                                                      ;
; left_channel_audio_out~17        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~17           ; N/A                                                                                      ;
; left_channel_audio_out~17        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~17           ; N/A                                                                                      ;
; left_channel_audio_out~18        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~18           ; N/A                                                                                      ;
; left_channel_audio_out~18        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~18           ; N/A                                                                                      ;
; left_channel_audio_out~19        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~19           ; N/A                                                                                      ;
; left_channel_audio_out~19        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~19           ; N/A                                                                                      ;
; left_channel_audio_out~2         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~2            ; N/A                                                                                      ;
; left_channel_audio_out~2         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~2            ; N/A                                                                                      ;
; left_channel_audio_out~20        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~20           ; N/A                                                                                      ;
; left_channel_audio_out~20        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~20           ; N/A                                                                                      ;
; left_channel_audio_out~21        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~21           ; N/A                                                                                      ;
; left_channel_audio_out~21        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~21           ; N/A                                                                                      ;
; left_channel_audio_out~22        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~22           ; N/A                                                                                      ;
; left_channel_audio_out~22        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~22           ; N/A                                                                                      ;
; left_channel_audio_out~23        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~23           ; N/A                                                                                      ;
; left_channel_audio_out~23        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~23           ; N/A                                                                                      ;
; left_channel_audio_out~24        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~24           ; N/A                                                                                      ;
; left_channel_audio_out~24        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~24           ; N/A                                                                                      ;
; left_channel_audio_out~25        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~25           ; N/A                                                                                      ;
; left_channel_audio_out~25        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~25           ; N/A                                                                                      ;
; left_channel_audio_out~26        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~26           ; N/A                                                                                      ;
; left_channel_audio_out~26        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~26           ; N/A                                                                                      ;
; left_channel_audio_out~27        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~27           ; N/A                                                                                      ;
; left_channel_audio_out~27        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~27           ; N/A                                                                                      ;
; left_channel_audio_out~28        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~28           ; N/A                                                                                      ;
; left_channel_audio_out~28        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~28           ; N/A                                                                                      ;
; left_channel_audio_out~29        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~29           ; N/A                                                                                      ;
; left_channel_audio_out~29        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~29           ; N/A                                                                                      ;
; left_channel_audio_out~3         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~3            ; N/A                                                                                      ;
; left_channel_audio_out~3         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~3            ; N/A                                                                                      ;
; left_channel_audio_out~30        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~30           ; N/A                                                                                      ;
; left_channel_audio_out~30        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~30           ; N/A                                                                                      ;
; left_channel_audio_out~31        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~31           ; N/A                                                                                      ;
; left_channel_audio_out~31        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~31           ; N/A                                                                                      ;
; left_channel_audio_out~32        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~32           ; N/A                                                                                      ;
; left_channel_audio_out~32        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~32           ; N/A                                                                                      ;
; left_channel_audio_out~33        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~33           ; N/A                                                                                      ;
; left_channel_audio_out~33        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~33           ; N/A                                                                                      ;
; left_channel_audio_out~34        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~34           ; N/A                                                                                      ;
; left_channel_audio_out~34        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~34           ; N/A                                                                                      ;
; left_channel_audio_out~35        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~35           ; N/A                                                                                      ;
; left_channel_audio_out~35        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~35           ; N/A                                                                                      ;
; left_channel_audio_out~36        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~36           ; N/A                                                                                      ;
; left_channel_audio_out~36        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~36           ; N/A                                                                                      ;
; left_channel_audio_out~37        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~37           ; N/A                                                                                      ;
; left_channel_audio_out~37        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~37           ; N/A                                                                                      ;
; left_channel_audio_out~38        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~38           ; N/A                                                                                      ;
; left_channel_audio_out~38        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~38           ; N/A                                                                                      ;
; left_channel_audio_out~39        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~39           ; N/A                                                                                      ;
; left_channel_audio_out~39        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~39           ; N/A                                                                                      ;
; left_channel_audio_out~4         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~4            ; N/A                                                                                      ;
; left_channel_audio_out~4         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~4            ; N/A                                                                                      ;
; left_channel_audio_out~40        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~40           ; N/A                                                                                      ;
; left_channel_audio_out~40        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~40           ; N/A                                                                                      ;
; left_channel_audio_out~41        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~41           ; N/A                                                                                      ;
; left_channel_audio_out~41        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~41           ; N/A                                                                                      ;
; left_channel_audio_out~42        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~42           ; N/A                                                                                      ;
; left_channel_audio_out~42        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~42           ; N/A                                                                                      ;
; left_channel_audio_out~43        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~43           ; N/A                                                                                      ;
; left_channel_audio_out~43        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~43           ; N/A                                                                                      ;
; left_channel_audio_out~44        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~44           ; N/A                                                                                      ;
; left_channel_audio_out~44        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~44           ; N/A                                                                                      ;
; left_channel_audio_out~45        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~45           ; N/A                                                                                      ;
; left_channel_audio_out~45        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~45           ; N/A                                                                                      ;
; left_channel_audio_out~46        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~46           ; N/A                                                                                      ;
; left_channel_audio_out~46        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~46           ; N/A                                                                                      ;
; left_channel_audio_out~47        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~47           ; N/A                                                                                      ;
; left_channel_audio_out~47        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~47           ; N/A                                                                                      ;
; left_channel_audio_out~48        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~48           ; N/A                                                                                      ;
; left_channel_audio_out~48        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~48           ; N/A                                                                                      ;
; left_channel_audio_out~49        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~49           ; N/A                                                                                      ;
; left_channel_audio_out~49        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~49           ; N/A                                                                                      ;
; left_channel_audio_out~5         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~5            ; N/A                                                                                      ;
; left_channel_audio_out~5         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~5            ; N/A                                                                                      ;
; left_channel_audio_out~50        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~50           ; N/A                                                                                      ;
; left_channel_audio_out~50        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~50           ; N/A                                                                                      ;
; left_channel_audio_out~51        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~51           ; N/A                                                                                      ;
; left_channel_audio_out~51        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~51           ; N/A                                                                                      ;
; left_channel_audio_out~52        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~52           ; N/A                                                                                      ;
; left_channel_audio_out~52        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~52           ; N/A                                                                                      ;
; left_channel_audio_out~53        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~53           ; N/A                                                                                      ;
; left_channel_audio_out~53        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~53           ; N/A                                                                                      ;
; left_channel_audio_out~54        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~54           ; N/A                                                                                      ;
; left_channel_audio_out~54        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~54           ; N/A                                                                                      ;
; left_channel_audio_out~55        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~55           ; N/A                                                                                      ;
; left_channel_audio_out~55        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~55           ; N/A                                                                                      ;
; left_channel_audio_out~56        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~56           ; N/A                                                                                      ;
; left_channel_audio_out~56        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~56           ; N/A                                                                                      ;
; left_channel_audio_out~57        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~57           ; N/A                                                                                      ;
; left_channel_audio_out~57        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~57           ; N/A                                                                                      ;
; left_channel_audio_out~58        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~58           ; N/A                                                                                      ;
; left_channel_audio_out~58        ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~58           ; N/A                                                                                      ;
; left_channel_audio_out~6         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~6            ; N/A                                                                                      ;
; left_channel_audio_out~6         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~6            ; N/A                                                                                      ;
; left_channel_audio_out~7         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~7            ; N/A                                                                                      ;
; left_channel_audio_out~7         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~7            ; N/A                                                                                      ;
; left_channel_audio_out~8         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~8            ; N/A                                                                                      ;
; left_channel_audio_out~8         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~8            ; N/A                                                                                      ;
; left_channel_audio_out~9         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~9            ; N/A                                                                                      ;
; left_channel_audio_out~9         ; post-fitting ; connected ; Top                            ; post-synthesis    ; left_channel_audio_out~9            ; N/A                                                                                      ;
; right_channel_audio_out~0        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~0           ; N/A                                                                                      ;
; right_channel_audio_out~0        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~0           ; N/A                                                                                      ;
; right_channel_audio_out~1        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~1           ; N/A                                                                                      ;
; right_channel_audio_out~1        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~1           ; N/A                                                                                      ;
; right_channel_audio_out~10       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~10          ; N/A                                                                                      ;
; right_channel_audio_out~10       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~10          ; N/A                                                                                      ;
; right_channel_audio_out~11       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~11          ; N/A                                                                                      ;
; right_channel_audio_out~11       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~11          ; N/A                                                                                      ;
; right_channel_audio_out~12       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~12          ; N/A                                                                                      ;
; right_channel_audio_out~12       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~12          ; N/A                                                                                      ;
; right_channel_audio_out~13       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~13          ; N/A                                                                                      ;
; right_channel_audio_out~13       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~13          ; N/A                                                                                      ;
; right_channel_audio_out~14       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~14          ; N/A                                                                                      ;
; right_channel_audio_out~14       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~14          ; N/A                                                                                      ;
; right_channel_audio_out~15       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~15          ; N/A                                                                                      ;
; right_channel_audio_out~15       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~15          ; N/A                                                                                      ;
; right_channel_audio_out~16       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~16          ; N/A                                                                                      ;
; right_channel_audio_out~16       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~16          ; N/A                                                                                      ;
; right_channel_audio_out~17       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~17          ; N/A                                                                                      ;
; right_channel_audio_out~17       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~17          ; N/A                                                                                      ;
; right_channel_audio_out~18       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~18          ; N/A                                                                                      ;
; right_channel_audio_out~18       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~18          ; N/A                                                                                      ;
; right_channel_audio_out~19       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~19          ; N/A                                                                                      ;
; right_channel_audio_out~19       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~19          ; N/A                                                                                      ;
; right_channel_audio_out~2        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~2           ; N/A                                                                                      ;
; right_channel_audio_out~2        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~2           ; N/A                                                                                      ;
; right_channel_audio_out~20       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~20          ; N/A                                                                                      ;
; right_channel_audio_out~20       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~20          ; N/A                                                                                      ;
; right_channel_audio_out~21       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~21          ; N/A                                                                                      ;
; right_channel_audio_out~21       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~21          ; N/A                                                                                      ;
; right_channel_audio_out~22       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~22          ; N/A                                                                                      ;
; right_channel_audio_out~22       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~22          ; N/A                                                                                      ;
; right_channel_audio_out~23       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~23          ; N/A                                                                                      ;
; right_channel_audio_out~23       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~23          ; N/A                                                                                      ;
; right_channel_audio_out~24       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~24          ; N/A                                                                                      ;
; right_channel_audio_out~24       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~24          ; N/A                                                                                      ;
; right_channel_audio_out~25       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~25          ; N/A                                                                                      ;
; right_channel_audio_out~25       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~25          ; N/A                                                                                      ;
; right_channel_audio_out~26       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~26          ; N/A                                                                                      ;
; right_channel_audio_out~26       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~26          ; N/A                                                                                      ;
; right_channel_audio_out~27       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~27          ; N/A                                                                                      ;
; right_channel_audio_out~27       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~27          ; N/A                                                                                      ;
; right_channel_audio_out~28       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~28          ; N/A                                                                                      ;
; right_channel_audio_out~28       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~28          ; N/A                                                                                      ;
; right_channel_audio_out~29       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~29          ; N/A                                                                                      ;
; right_channel_audio_out~29       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~29          ; N/A                                                                                      ;
; right_channel_audio_out~3        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~3           ; N/A                                                                                      ;
; right_channel_audio_out~3        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~3           ; N/A                                                                                      ;
; right_channel_audio_out~30       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~30          ; N/A                                                                                      ;
; right_channel_audio_out~30       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~30          ; N/A                                                                                      ;
; right_channel_audio_out~31       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~31          ; N/A                                                                                      ;
; right_channel_audio_out~31       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~31          ; N/A                                                                                      ;
; right_channel_audio_out~32       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~32          ; N/A                                                                                      ;
; right_channel_audio_out~32       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~32          ; N/A                                                                                      ;
; right_channel_audio_out~33       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~33          ; N/A                                                                                      ;
; right_channel_audio_out~33       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~33          ; N/A                                                                                      ;
; right_channel_audio_out~34       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~34          ; N/A                                                                                      ;
; right_channel_audio_out~34       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~34          ; N/A                                                                                      ;
; right_channel_audio_out~35       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~35          ; N/A                                                                                      ;
; right_channel_audio_out~35       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~35          ; N/A                                                                                      ;
; right_channel_audio_out~36       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~36          ; N/A                                                                                      ;
; right_channel_audio_out~36       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~36          ; N/A                                                                                      ;
; right_channel_audio_out~37       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~37          ; N/A                                                                                      ;
; right_channel_audio_out~37       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~37          ; N/A                                                                                      ;
; right_channel_audio_out~38       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~38          ; N/A                                                                                      ;
; right_channel_audio_out~38       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~38          ; N/A                                                                                      ;
; right_channel_audio_out~39       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~39          ; N/A                                                                                      ;
; right_channel_audio_out~39       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~39          ; N/A                                                                                      ;
; right_channel_audio_out~4        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~4           ; N/A                                                                                      ;
; right_channel_audio_out~4        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~4           ; N/A                                                                                      ;
; right_channel_audio_out~40       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~40          ; N/A                                                                                      ;
; right_channel_audio_out~40       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~40          ; N/A                                                                                      ;
; right_channel_audio_out~41       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~41          ; N/A                                                                                      ;
; right_channel_audio_out~41       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~41          ; N/A                                                                                      ;
; right_channel_audio_out~42       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~42          ; N/A                                                                                      ;
; right_channel_audio_out~42       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~42          ; N/A                                                                                      ;
; right_channel_audio_out~43       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~43          ; N/A                                                                                      ;
; right_channel_audio_out~43       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~43          ; N/A                                                                                      ;
; right_channel_audio_out~44       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~44          ; N/A                                                                                      ;
; right_channel_audio_out~44       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~44          ; N/A                                                                                      ;
; right_channel_audio_out~45       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~45          ; N/A                                                                                      ;
; right_channel_audio_out~45       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~45          ; N/A                                                                                      ;
; right_channel_audio_out~46       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~46          ; N/A                                                                                      ;
; right_channel_audio_out~46       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~46          ; N/A                                                                                      ;
; right_channel_audio_out~47       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~47          ; N/A                                                                                      ;
; right_channel_audio_out~47       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~47          ; N/A                                                                                      ;
; right_channel_audio_out~48       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~48          ; N/A                                                                                      ;
; right_channel_audio_out~48       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~48          ; N/A                                                                                      ;
; right_channel_audio_out~49       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~49          ; N/A                                                                                      ;
; right_channel_audio_out~49       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~49          ; N/A                                                                                      ;
; right_channel_audio_out~5        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~5           ; N/A                                                                                      ;
; right_channel_audio_out~5        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~5           ; N/A                                                                                      ;
; right_channel_audio_out~50       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~50          ; N/A                                                                                      ;
; right_channel_audio_out~50       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~50          ; N/A                                                                                      ;
; right_channel_audio_out~51       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~51          ; N/A                                                                                      ;
; right_channel_audio_out~51       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~51          ; N/A                                                                                      ;
; right_channel_audio_out~52       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~52          ; N/A                                                                                      ;
; right_channel_audio_out~52       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~52          ; N/A                                                                                      ;
; right_channel_audio_out~53       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~53          ; N/A                                                                                      ;
; right_channel_audio_out~53       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~53          ; N/A                                                                                      ;
; right_channel_audio_out~54       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~54          ; N/A                                                                                      ;
; right_channel_audio_out~54       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~54          ; N/A                                                                                      ;
; right_channel_audio_out~55       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~55          ; N/A                                                                                      ;
; right_channel_audio_out~55       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~55          ; N/A                                                                                      ;
; right_channel_audio_out~56       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~56          ; N/A                                                                                      ;
; right_channel_audio_out~56       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~56          ; N/A                                                                                      ;
; right_channel_audio_out~57       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~57          ; N/A                                                                                      ;
; right_channel_audio_out~57       ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~57          ; N/A                                                                                      ;
; right_channel_audio_out~6        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~6           ; N/A                                                                                      ;
; right_channel_audio_out~6        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~6           ; N/A                                                                                      ;
; right_channel_audio_out~7        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~7           ; N/A                                                                                      ;
; right_channel_audio_out~7        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~7           ; N/A                                                                                      ;
; right_channel_audio_out~8        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~8           ; N/A                                                                                      ;
; right_channel_audio_out~8        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~8           ; N/A                                                                                      ;
; right_channel_audio_out~9        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~9           ; N/A                                                                                      ;
; right_channel_audio_out~9        ; post-fitting ; connected ; Top                            ; post-synthesis    ; right_channel_audio_out~9           ; N/A                                                                                      ;
+----------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                       ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top     ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 437     ; 62               ; 986                            ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 785     ; 91               ; 380                            ; 0                              ;
;     -- 7 input functions                    ; 3       ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 301     ; 14               ; 85                             ; 0                              ;
;     -- 5 input functions                    ; 159     ; 24               ; 162                            ; 0                              ;
;     -- 4 input functions                    ; 51      ; 15               ; 23                             ; 0                              ;
;     -- <=3 input functions                  ; 271     ; 37               ; 110                            ; 0                              ;
; Memory ALUT usage                           ; 0       ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0       ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 367     ; 90               ; 1943                           ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
;                                             ;         ;                  ;                                ;                                ;
; I/O pins                                    ; 73      ; 0                ; 0                              ; 2                              ;
; I/O registers                               ; 0       ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 2113536 ; 0                ; 17792                          ; 0                              ;
; Total block memory implementation bits      ; 0       ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0       ; 0                ; 0                              ; 1                              ;
;                                             ;         ;                  ;                                ;                                ;
; Connections                                 ;         ;                  ;                                ;                                ;
;     -- Input Connections                    ; 825     ; 133              ; 2886                           ; 1                              ;
;     -- Registered Input Connections         ; 309     ; 109              ; 2240                           ; 0                              ;
;     -- Output Connections                   ; 282     ; 360              ; 34                             ; 3169                           ;
;     -- Registered Output Connections        ; 38      ; 360              ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Internal Connections                        ;         ;                  ;                                ;                                ;
;     -- Total Connections                    ; 11939   ; 1008             ; 10129                          ; 3183                           ;
;     -- Registered Connections               ; 6130    ; 831              ; 7890                           ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; External Connections                        ;         ;                  ;                                ;                                ;
;     -- Top                                  ; 8       ; 0                ; 278                            ; 821                            ;
;     -- sld_hub:auto_hub                     ; 0       ; 20               ; 351                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 278     ; 351              ; 64                             ; 2227                           ;
;     -- hard_block:auto_generated_inst       ; 821     ; 122              ; 2227                           ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Partition Interface                         ;         ;                  ;                                ;                                ;
;     -- Input Ports                          ; 19      ; 45               ; 486                            ; 5                              ;
;     -- Output Ports                         ; 56      ; 62               ; 293                            ; 11                             ;
;     -- Bidir Ports                          ; 4       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Registered Ports                            ;         ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0       ; 13               ; 283                            ; 0                              ;
;     -- Registered Output Ports              ; 0       ; 29               ; 279                            ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Port Connectivity                           ;         ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0       ; 0                ; 26                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0       ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0       ; 0                ; 12                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0       ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0       ; 25               ; 143                            ; 0                              ;
;     -- Output Ports with no Source          ; 0       ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0       ; 30               ; 157                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0       ; 29               ; 281                            ; 0                              ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                              ;
+-----------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                              ; Partition ; Type          ; Location ; Status                                     ;
+-----------------------------------+-----------+---------------+----------+--------------------------------------------+
; AUD_ADCDAT                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; AUD_ADCLRCK                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; AUD_BCLK                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; AUD_DACDAT                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; AUD_DACLRCK                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; AUD_XCK                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; CLOCK_50                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; FPGA_I2C_SCLK                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; FPGA_I2C_SDAT                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; HEX0[0]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX0[1]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX0[2]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX0[3]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX0[4]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX0[5]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX0[6]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX1[0]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX1[1]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX1[2]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX1[3]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX1[4]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX1[5]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX1[6]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX2[0]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX2[1]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX2[2]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX2[3]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX2[4]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX2[5]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX2[6]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX3[0]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX3[1]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX3[2]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX3[3]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX3[4]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX3[5]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX3[6]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX4[0]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX4[1]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX4[2]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX4[3]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX4[4]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX4[5]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX4[6]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX5[0]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX5[1]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX5[2]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX5[3]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX5[4]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX5[5]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; HEX5[6]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; KEY[0]                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; KEY[1]                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; KEY[2]                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; KEY[3]                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[0]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[1]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[2]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[3]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[4]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[5]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[6]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[7]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[8]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; LEDR[9]                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[0]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[1]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[2]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[3]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[4]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[5]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[6]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[7]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[8]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; SW[9]                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; altera_reserved_tck               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
+-----------------------------------+-----------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1414           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1256           ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 400            ;
;     -- 5 input functions                    ; 345            ;
;     -- 4 input functions                    ; 89             ;
;     -- <=3 input functions                  ; 418            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2400           ;
;                                             ;                ;
; I/O pins                                    ; 75             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2131328        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2045           ;
; Total fan-out                               ; 22035          ;
; Average fan-out                             ; 5.07           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; Name                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None        ;
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None        ;
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None        ;
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None        ;
; mem32K:mem1|altsyncram:altsyncram_component|altsyncram_vjo1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 32768        ; 64           ; --           ; --           ; 2097152 ; hex_32K.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f84:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 128          ; 139          ; 128          ; 139          ; 17792   ; None        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Nov  7 11:31:36 2024
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Audio_Example -c DE1_SoC_Audio_Example --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 305 of its 311 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: H:/TEACHING/ECE_287/FALL_2024/LABS/FALL_12_LABS_DE1_SOC/AUDIO_ON_DE1_SOC_2024/Audio_Demo_RECORD_SAMPLE/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[5]" File: H:/TEACHING/ECE_287/FALL_2024/LABS/FALL_12_LABS_DE1_SOC/AUDIO_ON_DE1_SOC_2024/Audio_Demo_RECORD_SAMPLE/DE1_SoC_Audio_Example.v Line: 91
    Warning (15610): No output dependent on input pin "SW[6]" File: H:/TEACHING/ECE_287/FALL_2024/LABS/FALL_12_LABS_DE1_SOC/AUDIO_ON_DE1_SOC_2024/Audio_Demo_RECORD_SAMPLE/DE1_SoC_Audio_Example.v Line: 91
    Warning (15610): No output dependent on input pin "SW[7]" File: H:/TEACHING/ECE_287/FALL_2024/LABS/FALL_12_LABS_DE1_SOC/AUDIO_ON_DE1_SOC_2024/Audio_Demo_RECORD_SAMPLE/DE1_SoC_Audio_Example.v Line: 91
    Warning (15610): No output dependent on input pin "SW[8]" File: H:/TEACHING/ECE_287/FALL_2024/LABS/FALL_12_LABS_DE1_SOC/AUDIO_ON_DE1_SOC_2024/Audio_Demo_RECORD_SAMPLE/DE1_SoC_Audio_Example.v Line: 91
    Warning (15610): No output dependent on input pin "SW[9]" File: H:/TEACHING/ECE_287/FALL_2024/LABS/FALL_12_LABS_DE1_SOC/AUDIO_ON_DE1_SOC_2024/Audio_Demo_RECORD_SAMPLE/DE1_SoC_Audio_Example.v Line: 91
Info (21057): Implemented 3663 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 3059 logic cells
    Info (21064): Implemented 523 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4771 megabytes
    Info: Processing ended: Thu Nov  7 11:31:41 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


