{"#address-cells":[1],"#size-cells":[1],"aliases":{"serial0":["&/soc/serial@10020000"]},"chosen":{"stdout-path":["&/soc/serial@10020000"]},"compatible":["ucb-bar,chipyard-dev"],"cpus":{"#address-cells":[1],"#size-cells":[0],"cpu@0":{"clock-frequency":[32000000],"compatible":["OlofKindgren,serv","riscv"],"device_type":["cpu"],"hardware-exec-breakpoint-count":[0],"interrupt-controller":{"#interrupt-cells":[1],"compatible":["riscv,cpu-intc"],"interrupt-controller":[]},"reg":[{"base":0,"size":1,"r":false,"w":false,"x":false,"c":false,"a":false}],"riscv,isa":["rv32izicsr_zifencei_zihpm"],"status":["okay"],"timebase-frequency":[32000]},"timebase-frequency":[32000]},"model":["ucb-bar,chipyard"],"soc":{"#address-cells":[1],"#size-cells":[1],"boot-address-reg@1000":{"reg":[{"base":4096,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"cbus_clock":{"#clock-cells":[0],"clock-frequency":[32000000],"clock-output-names":["cbus_clock"],"compatible":["fixed-clock"]},"clint@2000000":{"compatible":["riscv,clint0"],"interrupts-extended":["&/cpus/cpu@0/interrupt-controller",3,"&/cpus/cpu@0/interrupt-controller",7],"reg":[{"base":33554432,"size":65536,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"clock-gater@100000":{"reg":[{"base":1048576,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"compatible":["ucb-bar,chipyard-soc","simple-bus"],"debug-controller@0":{"compatible":["sifive,debug-013","riscv,debug-013"],"debug-attach":["jtag"],"interrupts-extended":["&/cpus/cpu@0/interrupt-controller",65535],"reg":[{"base":0,"size":4096,"r":true,"w":true,"x":true,"c":false,"a":true}],"reg-names":["control"]},"error-device@3000":{"compatible":["sifive,error0"],"reg":[{"base":12288,"size":4096,"r":true,"w":true,"x":true,"c":false,"a":true}]},"fbus_clock":{"#clock-cells":[0],"clock-frequency":[32000000],"clock-output-names":["fbus_clock"],"compatible":["fixed-clock"]},"interrupt-controller@c000000":{"#interrupt-cells":[1],"compatible":["riscv,plic0"],"interrupt-controller":[],"interrupts-extended":["&/cpus/cpu@0/interrupt-controller",11],"reg":[{"base":201326592,"size":67108864,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"],"riscv,max-priority":[1],"riscv,ndev":[1]},"pbus_clock":{"#clock-cells":[0],"clock-frequency":[32000000],"clock-output-names":["pbus_clock"],"compatible":["fixed-clock"]},"ranges":[],"rom@10000":{"compatible":["sifive,rom0"],"reg":[{"base":65536,"size":65536,"r":true,"w":false,"x":true,"c":false,"a":false}],"reg-names":["mem"]},"sbus_clock":{"#clock-cells":[0],"clock-frequency":[32000000],"clock-output-names":["sbus_clock"],"compatible":["fixed-clock"]},"serial@10020000":{"clocks":["&/soc/pbus_clock"],"compatible":["sifive,uart0"],"interrupt-parent":["&/soc/interrupt-controller@c000000"],"interrupts":[1],"reg":[{"base":268566528,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"tile-reset-setter@110000":{"reg":[{"base":1114112,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]}}}