Analysis & Synthesis report for Accelerometer
Tue Mar 11 08:41:08 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |accel|spi_control:spi_ctrl|spi_state
 10. State Machine - |accel|spi_control:spi_ctrl|spi_serdes:serdes|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: PLL:ip_inst|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: spi_control:spi_ctrl
 17. Parameter Settings for User Entity Instance: clkdiv:DIVISOR_REFRESH
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 27. altpll Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "seg7:s5"
 29. Port Connectivity Checks: "seg7:s4"
 30. Port Connectivity Checks: "seg7:s3"
 31. Port Connectivity Checks: "seg7:s2"
 32. Port Connectivity Checks: "seg7:s1"
 33. Port Connectivity Checks: "seg7:s0"
 34. Port Connectivity Checks: "spi_control:spi_ctrl"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 11 08:41:08 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Accelerometer                                  ;
; Top-level Entity Name              ; accel                                          ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 1,788                                          ;
;     Total combinational functions  ; 1,676                                          ;
;     Dedicated logic registers      ; 184                                            ;
; Total registers                    ; 184                                            ;
; Total pins                         ; 79                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; accel              ; Accelerometer      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; clkdiv.v                         ; yes             ; User Verilog HDL File        ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/clkdiv.v                   ;         ;
; hdl/spi_serdes.v                 ; yes             ; User Verilog HDL File        ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_serdes.v           ;         ;
; hdl/spi_control.v                ; yes             ; User Verilog HDL File        ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_control.v          ;         ;
; accel.v                          ; yes             ; User Verilog HDL File        ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v                    ;         ;
; seg7.v                           ; yes             ; User Verilog HDL File        ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/seg7.v                     ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/PLL.v                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/pll_altpll.v            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; db/lpm_divide_otl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/lpm_divide_otl.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_uhe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_rll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/lpm_divide_rll.tdf      ;         ;
; db/lpm_divide_rtl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/lpm_divide_rtl.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_4ie.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_4ie.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,788                                                                          ;
;                                             ;                                                                                ;
; Total combinational functions               ; 1676                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 366                                                                            ;
;     -- 3 input functions                    ; 453                                                                            ;
;     -- <=2 input functions                  ; 857                                                                            ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 1188                                                                           ;
;     -- arithmetic mode                      ; 488                                                                            ;
;                                             ;                                                                                ;
; Total registers                             ; 184                                                                            ;
;     -- Dedicated logic registers            ; 184                                                                            ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 79                                                                             ;
;                                             ;                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; PLL:ip_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 107                                                                            ;
; Total fan-out                               ; 4952                                                                           ;
; Average fan-out                             ; 2.45                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                    ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |accel                                 ; 1676 (0)            ; 184 (46)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 79   ; 0            ; 0          ; |accel                                                                                                 ; accel               ; work         ;
;    |PLL:ip_inst|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|PLL:ip_inst                                                                                     ; PLL                 ; work         ;
;       |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|PLL:ip_inst|altpll:altpll_component                                                             ; altpll              ; work         ;
;          |PLL_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|PLL:ip_inst|altpll:altpll_component|PLL_altpll:auto_generated                                   ; PLL_altpll          ; work         ;
;    |clkdiv:DIVISOR_REFRESH|            ; 55 (55)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|clkdiv:DIVISOR_REFRESH                                                                          ; clkdiv              ; work         ;
;    |lpm_divide:Div0|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_otl:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div0|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_uhe:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |lpm_divide:Div1|                   ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_rtl:auto_generated|  ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div1|lpm_divide_rtl:auto_generated                                                   ; lpm_divide_rtl      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div1|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_4ie:divider|    ; 201 (201)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div1|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_4ie:divider ; alt_u_div_4ie       ; work         ;
;    |lpm_divide:Div2|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_otl:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div2|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_uhe:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |lpm_divide:Div3|                   ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_rtl:auto_generated|  ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div3|lpm_divide_rtl:auto_generated                                                   ; lpm_divide_rtl      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div3|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_4ie:divider|    ; 201 (201)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div3|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_4ie:divider ; alt_u_div_4ie       ; work         ;
;    |lpm_divide:Div4|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_otl:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div4|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div4|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_uhe:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div4|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |lpm_divide:Div5|                   ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div5                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_rtl:auto_generated|  ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div5|lpm_divide_rtl:auto_generated                                                   ; lpm_divide_rtl      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div5|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_4ie:divider|    ; 201 (201)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Div5|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_4ie:divider ; alt_u_div_4ie       ; work         ;
;    |lpm_divide:Mod0|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_rll:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod0|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_uhe:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |lpm_divide:Mod1|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_rll:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod1|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_uhe:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |lpm_divide:Mod2|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_rll:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod2|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_uhe:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |seg7:s0|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|seg7:s0                                                                                         ; seg7                ; work         ;
;    |seg7:s1|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|seg7:s1                                                                                         ; seg7                ; work         ;
;    |seg7:s2|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|seg7:s2                                                                                         ; seg7                ; work         ;
;    |seg7:s3|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|seg7:s3                                                                                         ; seg7                ; work         ;
;    |seg7:s4|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|seg7:s4                                                                                         ; seg7                ; work         ;
;    |seg7:s5|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|seg7:s5                                                                                         ; seg7                ; work         ;
;    |spi_control:spi_ctrl|              ; 88 (60)             ; 105 (77)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|spi_control:spi_ctrl                                                                            ; spi_control         ; work         ;
;       |spi_serdes:serdes|              ; 28 (28)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |accel|spi_control:spi_ctrl|spi_serdes:serdes                                                          ; spi_serdes          ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |accel|PLL:ip_inst ; PLL.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |accel|spi_control:spi_ctrl|spi_state                         ;
+--------------------+----------------+--------------------+--------------------+
; Name               ; spi_state.IDLE ; spi_state.INTERACT ; spi_state.TRANSFER ;
+--------------------+----------------+--------------------+--------------------+
; spi_state.IDLE     ; 0              ; 0                  ; 0                  ;
; spi_state.TRANSFER ; 1              ; 0                  ; 1                  ;
; spi_state.INTERACT ; 1              ; 1                  ; 0                  ;
+--------------------+----------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |accel|spi_control:spi_ctrl|spi_serdes:serdes|state ;
+-------------+-------------+------------+-------------+--------------+
; Name        ; state.STALL ; state.READ ; state.WRITE ; state.IDLE   ;
+-------------+-------------+------------+-------------+--------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0            ;
; state.WRITE ; 0           ; 0          ; 1           ; 1            ;
; state.READ  ; 0           ; 1          ; 0           ; 1            ;
; state.STALL ; 1           ; 0          ; 0           ; 1            ;
+-------------+-------------+------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                                 ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; spi_control:spi_ctrl|data_tx[7]                        ; Stuck at GND due to stuck port data_in                             ;
; spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[7]  ; Stuck at GND due to stuck port data_in                             ;
; spi_control:spi_ctrl|spi_serdes:serdes|read            ; Merged with spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[15] ;
; spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[6]  ; Merged with spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[2]  ;
; spi_control:spi_ctrl|data_tx[6]                        ; Merged with spi_control:spi_ctrl|data_tx[2]                        ;
; spi_control:spi_ctrl|data_tx[14]                       ; Stuck at GND due to stuck port data_in                             ;
; spi_control:spi_ctrl|data_tx[13]                       ; Stuck at VCC due to stuck port data_in                             ;
; spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[14] ; Stuck at GND due to stuck port data_in                             ;
; spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[13] ; Stuck at VCC due to stuck port data_in                             ;
; spi_control:spi_ctrl|spi_serdes:serdes|state~5         ; Lost fanout                                                        ;
; spi_control:spi_ctrl|spi_serdes:serdes|state~6         ; Lost fanout                                                        ;
; data_y_reg[0]                                          ; Lost fanout                                                        ;
; spi_control:spi_ctrl|data_storage[2][0]                ; Lost fanout                                                        ;
; data_x_reg[0]                                          ; Lost fanout                                                        ;
; spi_control:spi_ctrl|data_storage[0][0]                ; Lost fanout                                                        ;
; Total Number of Removed Registers = 15                 ;                                                                    ;
+--------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                           ;
+----------------------------------+---------------------------+--------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                 ;
+----------------------------------+---------------------------+--------------------------------------------------------+
; spi_control:spi_ctrl|data_tx[7]  ; Stuck at GND              ; spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[7]  ;
;                                  ; due to stuck port data_in ;                                                        ;
; spi_control:spi_ctrl|data_tx[14] ; Stuck at GND              ; spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[14] ;
;                                  ; due to stuck port data_in ;                                                        ;
; spi_control:spi_ctrl|data_tx[13] ; Stuck at VCC              ; spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[13] ;
;                                  ; due to stuck port data_in ;                                                        ;
; data_y_reg[0]                    ; Lost Fanouts              ; spi_control:spi_ctrl|data_storage[2][0]                ;
; data_x_reg[0]                    ; Lost Fanouts              ; spi_control:spi_ctrl|data_storage[0][0]                ;
+----------------------------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 184   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 86    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |accel|spi_control:spi_ctrl|data_tx[12]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |accel|spi_control:spi_ctrl|spi_serdes:serdes|count[2]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |accel|spi_control:spi_ctrl|spi_serdes:serdes|Selector4 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:ip_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------+
; Parameter Name                ; Value                 ; Type                     ;
+-------------------------------+-----------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                  ;
; LOCK_LOW                      ; 1                     ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                  ;
; BANDWIDTH                     ; 0                     ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer           ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer           ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 375000                ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; VCO_MIN                       ; 0                     ; Untyped                  ;
; VCO_MAX                       ; 0                     ; Untyped                  ;
; VCO_CENTER                    ; 0                     ; Untyped                  ;
; PFD_MIN                       ; 0                     ; Untyped                  ;
; PFD_MAX                       ; 0                     ; Untyped                  ;
; M_INITIAL                     ; 0                     ; Untyped                  ;
; M                             ; 0                     ; Untyped                  ;
; N                             ; 1                     ; Untyped                  ;
; M2                            ; 1                     ; Untyped                  ;
; N2                            ; 1                     ; Untyped                  ;
; SS                            ; 1                     ; Untyped                  ;
; C0_HIGH                       ; 0                     ; Untyped                  ;
; C1_HIGH                       ; 0                     ; Untyped                  ;
; C2_HIGH                       ; 0                     ; Untyped                  ;
; C3_HIGH                       ; 0                     ; Untyped                  ;
; C4_HIGH                       ; 0                     ; Untyped                  ;
; C5_HIGH                       ; 0                     ; Untyped                  ;
; C6_HIGH                       ; 0                     ; Untyped                  ;
; C7_HIGH                       ; 0                     ; Untyped                  ;
; C8_HIGH                       ; 0                     ; Untyped                  ;
; C9_HIGH                       ; 0                     ; Untyped                  ;
; C0_LOW                        ; 0                     ; Untyped                  ;
; C1_LOW                        ; 0                     ; Untyped                  ;
; C2_LOW                        ; 0                     ; Untyped                  ;
; C3_LOW                        ; 0                     ; Untyped                  ;
; C4_LOW                        ; 0                     ; Untyped                  ;
; C5_LOW                        ; 0                     ; Untyped                  ;
; C6_LOW                        ; 0                     ; Untyped                  ;
; C7_LOW                        ; 0                     ; Untyped                  ;
; C8_LOW                        ; 0                     ; Untyped                  ;
; C9_LOW                        ; 0                     ; Untyped                  ;
; C0_INITIAL                    ; 0                     ; Untyped                  ;
; C1_INITIAL                    ; 0                     ; Untyped                  ;
; C2_INITIAL                    ; 0                     ; Untyped                  ;
; C3_INITIAL                    ; 0                     ; Untyped                  ;
; C4_INITIAL                    ; 0                     ; Untyped                  ;
; C5_INITIAL                    ; 0                     ; Untyped                  ;
; C6_INITIAL                    ; 0                     ; Untyped                  ;
; C7_INITIAL                    ; 0                     ; Untyped                  ;
; C8_INITIAL                    ; 0                     ; Untyped                  ;
; C9_INITIAL                    ; 0                     ; Untyped                  ;
; C0_MODE                       ; BYPASS                ; Untyped                  ;
; C1_MODE                       ; BYPASS                ; Untyped                  ;
; C2_MODE                       ; BYPASS                ; Untyped                  ;
; C3_MODE                       ; BYPASS                ; Untyped                  ;
; C4_MODE                       ; BYPASS                ; Untyped                  ;
; C5_MODE                       ; BYPASS                ; Untyped                  ;
; C6_MODE                       ; BYPASS                ; Untyped                  ;
; C7_MODE                       ; BYPASS                ; Untyped                  ;
; C8_MODE                       ; BYPASS                ; Untyped                  ;
; C9_MODE                       ; BYPASS                ; Untyped                  ;
; C0_PH                         ; 0                     ; Untyped                  ;
; C1_PH                         ; 0                     ; Untyped                  ;
; C2_PH                         ; 0                     ; Untyped                  ;
; C3_PH                         ; 0                     ; Untyped                  ;
; C4_PH                         ; 0                     ; Untyped                  ;
; C5_PH                         ; 0                     ; Untyped                  ;
; C6_PH                         ; 0                     ; Untyped                  ;
; C7_PH                         ; 0                     ; Untyped                  ;
; C8_PH                         ; 0                     ; Untyped                  ;
; C9_PH                         ; 0                     ; Untyped                  ;
; L0_HIGH                       ; 1                     ; Untyped                  ;
; L1_HIGH                       ; 1                     ; Untyped                  ;
; G0_HIGH                       ; 1                     ; Untyped                  ;
; G1_HIGH                       ; 1                     ; Untyped                  ;
; G2_HIGH                       ; 1                     ; Untyped                  ;
; G3_HIGH                       ; 1                     ; Untyped                  ;
; E0_HIGH                       ; 1                     ; Untyped                  ;
; E1_HIGH                       ; 1                     ; Untyped                  ;
; E2_HIGH                       ; 1                     ; Untyped                  ;
; E3_HIGH                       ; 1                     ; Untyped                  ;
; L0_LOW                        ; 1                     ; Untyped                  ;
; L1_LOW                        ; 1                     ; Untyped                  ;
; G0_LOW                        ; 1                     ; Untyped                  ;
; G1_LOW                        ; 1                     ; Untyped                  ;
; G2_LOW                        ; 1                     ; Untyped                  ;
; G3_LOW                        ; 1                     ; Untyped                  ;
; E0_LOW                        ; 1                     ; Untyped                  ;
; E1_LOW                        ; 1                     ; Untyped                  ;
; E2_LOW                        ; 1                     ; Untyped                  ;
; E3_LOW                        ; 1                     ; Untyped                  ;
; L0_INITIAL                    ; 1                     ; Untyped                  ;
; L1_INITIAL                    ; 1                     ; Untyped                  ;
; G0_INITIAL                    ; 1                     ; Untyped                  ;
; G1_INITIAL                    ; 1                     ; Untyped                  ;
; G2_INITIAL                    ; 1                     ; Untyped                  ;
; G3_INITIAL                    ; 1                     ; Untyped                  ;
; E0_INITIAL                    ; 1                     ; Untyped                  ;
; E1_INITIAL                    ; 1                     ; Untyped                  ;
; E2_INITIAL                    ; 1                     ; Untyped                  ;
; E3_INITIAL                    ; 1                     ; Untyped                  ;
; L0_MODE                       ; BYPASS                ; Untyped                  ;
; L1_MODE                       ; BYPASS                ; Untyped                  ;
; G0_MODE                       ; BYPASS                ; Untyped                  ;
; G1_MODE                       ; BYPASS                ; Untyped                  ;
; G2_MODE                       ; BYPASS                ; Untyped                  ;
; G3_MODE                       ; BYPASS                ; Untyped                  ;
; E0_MODE                       ; BYPASS                ; Untyped                  ;
; E1_MODE                       ; BYPASS                ; Untyped                  ;
; E2_MODE                       ; BYPASS                ; Untyped                  ;
; E3_MODE                       ; BYPASS                ; Untyped                  ;
; L0_PH                         ; 0                     ; Untyped                  ;
; L1_PH                         ; 0                     ; Untyped                  ;
; G0_PH                         ; 0                     ; Untyped                  ;
; G1_PH                         ; 0                     ; Untyped                  ;
; G2_PH                         ; 0                     ; Untyped                  ;
; G3_PH                         ; 0                     ; Untyped                  ;
; E0_PH                         ; 0                     ; Untyped                  ;
; E1_PH                         ; 0                     ; Untyped                  ;
; E2_PH                         ; 0                     ; Untyped                  ;
; E3_PH                         ; 0                     ; Untyped                  ;
; M_PH                          ; 0                     ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                  ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE           ;
+-------------------------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_control:spi_ctrl ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; SPI_CLK_FREQ   ; 200   ; Signed Integer                           ;
; UPDATE_FREQ    ; 1     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkdiv:DIVISOR_REFRESH ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; FREQ           ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; PLL:ip_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:s5"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:s4"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:s3"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:s2"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:s1"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:s0"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_control:spi_ctrl"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_update ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 184                         ;
;     CLR               ; 52                          ;
;     ENA               ; 82                          ;
;     ENA CLR           ; 4                           ;
;     plain             ; 46                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1684                        ;
;     arith             ; 488                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 414                         ;
;     normal            ; 1196                        ;
;         0 data inputs ; 100                         ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 652                         ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 366                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 34.10                       ;
; Average LUT depth     ; 26.54                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Mar 11 08:40:59 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Accelerometer -c Accelerometer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v
    Info (12023): Found entity 1: clkdiv File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/clkdiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test/spi_serdes_tb.v
    Info (12023): Found entity 1: spi_serdes_tb File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/test/spi_serdes_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test/spi_secondary_mimic.v
    Info (12023): Found entity 1: spi_secondary_mimic File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/test/spi_secondary_mimic.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file test/spi_control_tb.v
    Info (12023): Found entity 1: spi_control_tb File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/test/spi_control_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test/file_reader.v
    Info (12023): Found entity 1: file_reader File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/test/file_reader.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/spi_serdes.v
    Info (12023): Found entity 1: spi_serdes File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_serdes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/spi_control.v
    Info (12023): Found entity 1: spi_control File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accel.v
    Info (12023): Found entity 1: accel File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 9
Warning (10229): Verilog HDL Expression warning at seg7.v(32): truncated literal to match 7 bits File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/seg7.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7 File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/seg7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_2.v
    Info (12023): Found entity 1: PLL_2 File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/PLL_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory_ram.v
    Info (12023): Found entity 1: memory_RAM File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/memory_RAM.v Line: 1
Info (12127): Elaborating entity "accel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at accel.v(111): object "unidades_x" assigned a value but never read File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at accel.v(115): object "unidades_y" assigned a value but never read File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at accel.v(119): object "unidades_z" assigned a value but never read File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 119
Warning (10230): Verilog HDL assignment warning at accel.v(111): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 111
Warning (10230): Verilog HDL assignment warning at accel.v(112): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 112
Warning (10230): Verilog HDL assignment warning at accel.v(113): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 113
Warning (10230): Verilog HDL assignment warning at accel.v(115): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 115
Warning (10230): Verilog HDL assignment warning at accel.v(116): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 116
Warning (10230): Verilog HDL assignment warning at accel.v(117): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 117
Warning (10230): Verilog HDL assignment warning at accel.v(119): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 119
Warning (10230): Verilog HDL assignment warning at accel.v(120): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 120
Warning (10230): Verilog HDL assignment warning at accel.v(121): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 121
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:ip_inst" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 59
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:ip_inst|altpll:altpll_component" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/PLL.v Line: 99
Info (12130): Elaborated megafunction instantiation "PLL:ip_inst|altpll:altpll_component" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/PLL.v Line: 99
Info (12133): Instantiated megafunction "PLL:ip_inst|altpll:altpll_component" with the following parameter: File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/PLL.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "375000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:ip_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spi_control" for hierarchy "spi_control:spi_ctrl" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 80
Info (10264): Verilog HDL Case Statement information at spi_control.v(205): all case item expressions in this case statement are onehot File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_control.v Line: 205
Info (12128): Elaborating entity "spi_serdes" for hierarchy "spi_control:spi_ctrl|spi_serdes:serdes" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_control.v Line: 131
Warning (10230): Verilog HDL assignment warning at spi_serdes.v(78): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_serdes.v Line: 78
Warning (10230): Verilog HDL assignment warning at spi_serdes.v(91): truncated value with size 32 to match size of target (4) File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/hdl/spi_serdes.v Line: 91
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:DIVISOR_REFRESH" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 97
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:s0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 126
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 120
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 120
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 121
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 112
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 112
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 112
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 112
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf
    Info (12023): Found entity 1: lpm_divide_rll File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/lpm_divide_rll.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 113
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 113
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf
    Info (12023): Found entity 1: lpm_divide_rtl File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/lpm_divide_rtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf
    Info (12023): Found entity 1: alt_u_div_4ie File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_4ie.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 36
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 38
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 16
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 17
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 18
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 19
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 20
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 87
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 87
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~0" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 87
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/alt_u_div_uhe.tdf Line: 57
Info (144001): Generated suppressed messages file C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/output_files/Accelerometer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "PLL:ip_inst|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/pll_altpll.v Line: 44
Warning (15899): PLL "PLL:ip_inst|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/db/pll_altpll.v Line: 44
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 11
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 13
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 24
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 30
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 34
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/accel.v Line: 34
Info (21057): Implemented 1869 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1789 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Tue Mar 11 08:41:08 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joser/Desktop/diseno con logica programable/Accelerometer/output_files/Accelerometer.map.smsg.


