Analysis & Synthesis report for khu_sensor
Tue Feb 11 03:50:00 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |khu_sensor_top|ads1292_controller:ads1292_controller|lstate
 11. State Machine - |khu_sensor_top|ads1292_controller:ads1292_controller|pstate
 12. State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|pstate
 13. State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg
 14. State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg
 15. State Machine - |khu_sensor_top|sensor_core:sensor_core|lstate
 16. State Machine - |khu_sensor_top|sensor_core:sensor_core|pstate
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 23. Source assignments for rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for User Entity Instance: my_pll:khu_pll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0
 27. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 28. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 29. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 30. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 31. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 32. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 33. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 34. Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 35. Parameter Settings for User Entity Instance: sensor_core:sensor_core
 36. Parameter Settings for User Entity Instance: mpr121_controller:mpr121_controller
 37. Parameter Settings for User Entity Instance: ads1292_controller:ads1292_controller
 38. Parameter Settings for User Entity Instance: ads1292_controller:ads1292_controller|spi_master:spi_master
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. altpll Parameter Settings by Entity Instance
 41. scfifo Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "ads1292_controller:ads1292_controller|spi_master:spi_master"
 43. Port Connectivity Checks: "mpr121_controller:mpr121_controller|i2c_master:i2c_master"
 44. Port Connectivity Checks: "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
 45. Port Connectivity Checks: "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
 46. Port Connectivity Checks: "rs232_uart:rs232_uart"
 47. Port Connectivity Checks: "my_pll:khu_pll"
 48. SignalTap II Logic Analyzer Settings
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 51. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 52. Elapsed Time Per Partition
 53. Connections to In-System Debugging Instance "auto_signaltap_0"
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 11 03:50:00 2020       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; khu_sensor                                  ;
; Top-level Entity Name              ; khu_sensor_top                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,273                                       ;
;     Total combinational functions  ; 1,731                                       ;
;     Dedicated logic registers      ; 2,548                                       ;
; Total registers                    ; 2548                                        ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,025,024                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; khu_sensor_top     ; khu_sensor         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; RS232_UART/rs232_uart/synthesis/rs232_uart.v                                 ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v                                 ; rs232_uart  ;
; RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v        ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v        ; rs232_uart  ;
; RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v ; rs232_uart  ;
; RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v  ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v  ; rs232_uart  ;
; RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v             ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v             ; rs232_uart  ;
; RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v              ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v              ; rs232_uart  ;
; Source/Sensor_Core/sensor_core.v                                             ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v                                             ;             ;
; Source/ADS1292/spi_master.v                                                  ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v                                                  ;             ;
; Source/ADS1292/ads1292_controller.v                                          ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v                                          ;             ;
; Source/MPR121/mpr121_controller.v                                            ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v                                            ;             ;
; Source/MPR121/i2c_master.v                                                   ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v                                                   ;             ;
; Source/khu_sensor_top.v                                                      ; yes             ; User Verilog HDL File                        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v                                                      ;             ;
; khu_PLL/my_pll.v                                                             ; yes             ; User Wizard-Generated File                   ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v                                                             ;             ;
; altpll.tdf                                                                   ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                         ;             ;
; aglobal151.inc                                                               ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                     ;             ;
; stratix_pll.inc                                                              ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;             ;
; stratixii_pll.inc                                                            ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;             ;
; cycloneii_pll.inc                                                            ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;             ;
; db/my_pll_altpll.v                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v                                                           ;             ;
; scfifo.tdf                                                                   ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                         ;             ;
; a_regfifo.inc                                                                ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                      ;             ;
; a_dpfifo.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                       ;             ;
; a_i2fifo.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                       ;             ;
; a_fffifo.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                       ;             ;
; a_f2fifo.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                       ;             ;
; db/scfifo_a341.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf                                                           ;             ;
; db/a_dpfifo_tq31.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf                                                         ;             ;
; db/altsyncram_dqb1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf                                                       ;             ;
; db/cmpr_ks8.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_ks8.tdf                                                              ;             ;
; db/cntr_v9b.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_v9b.tdf                                                              ;             ;
; db/cntr_ca7.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_ca7.tdf                                                              ;             ;
; db/cntr_0ab.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_0ab.tdf                                                              ;             ;
; sld_signaltap.vhd                                                            ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                                       ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                          ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                             ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                             ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                                   ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; sld_mbpmg.vhd                                                                ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                 ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                                       ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                                   ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                                   ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_a424.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_a424.tdf                                                       ;             ;
; altdpram.tdf                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                                  ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                          ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                               ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                                  ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                                   ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_vsc.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/mux_vsc.tdf                                                               ;             ;
; lpm_decode.tdf                                                               ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                                   ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                              ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_dvf.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/decode_dvf.tdf                                                            ;             ;
; lpm_counter.tdf                                                              ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                              ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                                 ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                              ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                                      ; yes             ; Megafunction                                 ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_3ii.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_3ii.tdf                                                              ;             ;
; db/cmpr_tgc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_tgc.tdf                                                              ;             ;
; db/cntr_o9j.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_o9j.tdf                                                              ;             ;
; db/cntr_igi.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_igi.tdf                                                              ;             ;
; db/cmpr_rgc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_rgc.tdf                                                              ;             ;
; db/cntr_23j.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_23j.tdf                                                              ;             ;
; db/cmpr_ngc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_ngc.tdf                                                              ;             ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/slddecd0bbc/alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab ;
; db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab ;
; db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab ;
; db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Auto-Found VHDL File               ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab ;
; db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 3,273           ;
;                                             ;                 ;
; Total combinational functions               ; 1731            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 859             ;
;     -- 3 input functions                    ; 447             ;
;     -- <=2 input functions                  ; 425             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 1481            ;
;     -- arithmetic mode                      ; 250             ;
;                                             ;                 ;
; Total registers                             ; 2548            ;
;     -- Dedicated logic registers            ; 2548            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 42              ;
; Total memory bits                           ; 1025024         ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK_50M~input ;
; Maximum fan-out                             ; 1868            ;
; Total fan-out                               ; 17304           ;
; Average fan-out                             ; 3.84            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |khu_sensor_top                                                                                                                         ; 1731 (2)          ; 2548 (0)     ; 1025024     ; 0            ; 0       ; 0         ; 42   ; 0            ; |khu_sensor_top                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |ads1292_controller:ads1292_controller|                                                                                              ; 183 (134)         ; 122 (83)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|ads1292_controller:ads1292_controller                                                                                                                                                                                                                                                                                                      ; work         ;
;       |spi_master:spi_master|                                                                                                           ; 49 (49)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master                                                                                                                                                                                                                                                                                ; work         ;
;    |mpr121_controller:mpr121_controller|                                                                                                ; 260 (89)          ; 168 (87)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|mpr121_controller:mpr121_controller                                                                                                                                                                                                                                                                                                        ; work         ;
;       |i2c_master:i2c_master|                                                                                                           ; 171 (171)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master                                                                                                                                                                                                                                                                                  ; work         ;
;    |my_pll:khu_pll|                                                                                                                     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|my_pll:khu_pll                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|my_pll:khu_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                     ; work         ;
;          |my_pll_altpll:auto_generated|                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|my_pll:khu_pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                                                                                                                                                                                                                        ; work         ;
;    |rs232_uart:rs232_uart|                                                                                                              ; 145 (0)           ; 100 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart                                                                                                                                                                                                                                                                                                                      ; rs232_uart   ;
;       |rs232_uart_rs232_0:rs232_0|                                                                                                      ; 145 (14)          ; 100 (14)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0                                                                                                                                                                                                                                                                                           ; rs232_uart   ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 37 (5)            ; 25 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                     ; rs232_uart   ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                          ; rs232_uart   ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                   ; rs232_uart   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                  ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                       ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 11 (3)            ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                  ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                           ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 94 (21)           ; 61 (14)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                       ; rs232_uart   ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                           ; rs232_uart   ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 51 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                    ; rs232_uart   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 51 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                   ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 51 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                        ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 51 (29)           ; 33 (13)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                   ; work         ;
;                         |altsyncram_dqb1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                           ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                   ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                            ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                               ; work         ;
;    |sensor_core:sensor_core|                                                                                                            ; 216 (216)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sensor_core:sensor_core                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 797 (2)           ; 1889 (250)   ; 1024000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 795 (0)           ; 1639 (0)     ; 1024000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 795 (88)          ; 1639 (586)   ; 1024000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_a424:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a424:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 294 (1)           ; 641 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 250 (0)           ; 625 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 375 (375)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 250 (0)           ; 250 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 43 (43)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 222 (11)          ; 205 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_3ii:auto_generated|                                                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3ii:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 125 (125)         ; 125 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a424:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 8192         ; 125          ; 8192         ; 125          ; 1024000 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                            ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |khu_sensor_top|my_pll:khu_pll                                                                                                                                                                                                                                                      ; khu_PLL/my_pll.v           ;
; N/A    ; Qsys         ; 15.1    ; N/A          ; N/A          ; |khu_sensor_top|rs232_uart:rs232_uart                                                                                                                                                                                                                                               ; RS232_UART/rs232_uart.qsys ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor_top|ads1292_controller:ads1292_controller|lstate                                                                                                                                                                                     ;
+-----------------------------+----------------------+-----------------------+-----------------------------+---------------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+
; Name                        ; lstate.ST_SPI_SELECT ; lstate.ST_SDATAC_INIT ; lstate.ST_RDATAC_DATA_READY ; lstate.ST_RDATAC_GET_DATA ; lstate.ST_RDATAC_INIT ; lstate.ST_RREG_FINISH ; lstate.ST_WREG_FINISH ; lstate.ST_SYSCMD_SEND_CMD ; lstate.ST_SYSCMD_INIT ;
+-----------------------------+----------------------+-----------------------+-----------------------------+---------------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+
; lstate.ST_SYSCMD_INIT       ; 0                    ; 0                     ; 0                           ; 0                         ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ;
; lstate.ST_SYSCMD_SEND_CMD   ; 0                    ; 0                     ; 0                           ; 0                         ; 0                     ; 0                     ; 0                     ; 1                         ; 1                     ;
; lstate.ST_WREG_FINISH       ; 0                    ; 0                     ; 0                           ; 0                         ; 0                     ; 0                     ; 1                     ; 0                         ; 1                     ;
; lstate.ST_RREG_FINISH       ; 0                    ; 0                     ; 0                           ; 0                         ; 0                     ; 1                     ; 0                     ; 0                         ; 1                     ;
; lstate.ST_RDATAC_INIT       ; 0                    ; 0                     ; 0                           ; 0                         ; 1                     ; 0                     ; 0                     ; 0                         ; 1                     ;
; lstate.ST_RDATAC_GET_DATA   ; 0                    ; 0                     ; 0                           ; 1                         ; 0                     ; 0                     ; 0                     ; 0                         ; 1                     ;
; lstate.ST_RDATAC_DATA_READY ; 0                    ; 0                     ; 1                           ; 0                         ; 0                     ; 0                     ; 0                     ; 0                         ; 1                     ;
; lstate.ST_SDATAC_INIT       ; 0                    ; 1                     ; 0                           ; 0                         ; 0                     ; 0                     ; 0                     ; 0                         ; 1                     ;
; lstate.ST_SPI_SELECT        ; 1                    ; 0                     ; 0                           ; 0                         ; 0                     ; 0                     ; 0                     ; 0                         ; 1                     ;
+-----------------------------+----------------------+-----------------------+-----------------------------+---------------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor_top|ads1292_controller:ads1292_controller|pstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------+----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+---------------------------+----------------------------+-----------------------+-----------------------+-------------------------+-----------------------------+------------------------------+---------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------+---------------------------+-----------------------+----------------+
; Name                         ; pstate.ST_SPI_CLK_WAIT ; pstate.ST_SPI_SELECT ; pstate.ST_SDATAC_WAIT ; pstate.ST_SDATAC_INIT ; pstate.ST_RDATAC_SEND_DUMMY ; pstate.ST_RDATAC_DATA_READY ; pstate.ST_RDATAC_GET_DATA ; pstate.ST_RDATAC_WAIT_DRDY ; pstate.ST_RDATAC_INIT ; pstate.ST_RREG_FINISH ; pstate.ST_RREG_GET_DATA ; pstate.ST_RREG_SEND_REG_NUM ; pstate.ST_RREG_SEND_REG_ADDR ; pstate.ST_RREG_INIT ; pstate.ST_WREG_FINISH ; pstate.ST_WREG_SEND_DATA ; pstate.ST_WREG_SEND_REG_NUM ; pstate.ST_WREG_SEND_REG_ADDR ; pstate.ST_WREG_INIT ; pstate.ST_SYSCMD_SEND_CMD ; pstate.ST_SYSCMD_INIT ; pstate.ST_IDLE ;
+------------------------------+------------------------+----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+---------------------------+----------------------------+-----------------------+-----------------------+-------------------------+-----------------------------+------------------------------+---------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------+---------------------------+-----------------------+----------------+
; pstate.ST_IDLE               ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 0              ;
; pstate.ST_SYSCMD_INIT        ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 1                     ; 1              ;
; pstate.ST_SYSCMD_SEND_CMD    ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 1                         ; 0                     ; 1              ;
; pstate.ST_WREG_INIT          ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 1                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_WREG_SEND_REG_ADDR ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 1                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_WREG_SEND_REG_NUM  ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 1                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_WREG_SEND_DATA     ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 1                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_WREG_FINISH        ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 1                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RREG_INIT          ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 1                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RREG_SEND_REG_ADDR ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 1                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RREG_SEND_REG_NUM  ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 1                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RREG_GET_DATA      ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 1                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RREG_FINISH        ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 1                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RDATAC_INIT        ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 1                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RDATAC_WAIT_DRDY   ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 1                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RDATAC_GET_DATA    ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 1                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RDATAC_DATA_READY  ; 0                      ; 0                    ; 0                     ; 0                     ; 0                           ; 1                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_RDATAC_SEND_DUMMY  ; 0                      ; 0                    ; 0                     ; 0                     ; 1                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_SDATAC_INIT        ; 0                      ; 0                    ; 0                     ; 1                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_SDATAC_WAIT        ; 0                      ; 0                    ; 1                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_SPI_SELECT         ; 0                      ; 1                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
; pstate.ST_SPI_CLK_WAIT       ; 1                      ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                         ; 0                          ; 0                     ; 0                     ; 0                       ; 0                           ; 0                            ; 0                   ; 0                     ; 0                        ; 0                           ; 0                            ; 0                   ; 0                         ; 0                     ; 1              ;
+------------------------------+------------------------+----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+---------------------------+----------------------------+-----------------------+-----------------------+-------------------------+-----------------------------+------------------------------+---------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------+---------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|pstate                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------+-----------------------+-------------------------+------------------------+------------------------------+------------------------------+------------------------------+----------------------+---------------------+------------------------+----------------------+-----------------------------+---------------------------+-------------------------------+-------------------------------+-----------------------+----------------------+----------------+
; Name                          ; pstate.ST_READ_FINISH ; pstate.ST_READ_GET_DATA ; pstate.ST_READ_START_2 ; pstate.ST_READ_REAPEAT_START ; pstate.ST_READ_REG_ADDR_WAIT ; pstate.ST_READ_SEND_REG_ADDR ; pstate.ST_READ_START ; pstate.ST_READ_INIT ; pstate.ST_WRITE_FINISH ; pstate.ST_WRITE_STOP ; pstate.ST_WRITE_SEND_DATA_1 ; pstate.ST_WRITE_SEND_DATA ; pstate.ST_WRITE_REG_ADDR_WAIT ; pstate.ST_WRITE_SEND_REG_ADDR ; pstate.ST_WRITE_START ; pstate.ST_WRITE_INIT ; pstate.ST_IDLE ;
+-------------------------------+-----------------------+-------------------------+------------------------+------------------------------+------------------------------+------------------------------+----------------------+---------------------+------------------------+----------------------+-----------------------------+---------------------------+-------------------------------+-------------------------------+-----------------------+----------------------+----------------+
; pstate.ST_IDLE                ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 0              ;
; pstate.ST_WRITE_INIT          ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 1                    ; 1              ;
; pstate.ST_WRITE_START         ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 1                     ; 0                    ; 1              ;
; pstate.ST_WRITE_SEND_REG_ADDR ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 1                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_WRITE_REG_ADDR_WAIT ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 1                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_WRITE_SEND_DATA     ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 1                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_WRITE_SEND_DATA_1   ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 1                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_WRITE_STOP          ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 1                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_WRITE_FINISH        ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 1                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_INIT           ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 1                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_START          ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 1                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_SEND_REG_ADDR  ; 0                     ; 0                       ; 0                      ; 0                            ; 0                            ; 1                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_REG_ADDR_WAIT  ; 0                     ; 0                       ; 0                      ; 0                            ; 1                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_REAPEAT_START  ; 0                     ; 0                       ; 0                      ; 1                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_START_2        ; 0                     ; 0                       ; 1                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_GET_DATA       ; 0                     ; 1                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
; pstate.ST_READ_FINISH         ; 1                     ; 0                       ; 0                      ; 0                            ; 0                            ; 0                            ; 0                    ; 0                   ; 0                      ; 0                    ; 0                           ; 0                         ; 0                             ; 0                             ; 0                     ; 0                    ; 1              ;
+-------------------------------+-----------------------+-------------------------+------------------------+------------------------------+------------------------------+------------------------------+----------------------+---------------------+------------------------+----------------------+-----------------------------+---------------------------+-------------------------------+-------------------------------+-----------------------+----------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+
; Name                                     ; phy_state_reg.PHY_STATE_STOP_3 ; phy_state_reg.PHY_STATE_STOP_2 ; phy_state_reg.PHY_STATE_STOP_1 ; phy_state_reg.PHY_STATE_READ_BIT_4 ; phy_state_reg.PHY_STATE_READ_BIT_3 ; phy_state_reg.PHY_STATE_READ_BIT_2 ; phy_state_reg.PHY_STATE_READ_BIT_1 ; phy_state_reg.PHY_STATE_WRITE_BIT_3 ; phy_state_reg.PHY_STATE_WRITE_BIT_2 ; phy_state_reg.PHY_STATE_WRITE_BIT_1 ; phy_state_reg.PHY_STATE_START_2 ; phy_state_reg.PHY_STATE_START_1 ; phy_state_reg.PHY_STATE_REPEATED_START_2 ; phy_state_reg.PHY_STATE_REPEATED_START_1 ; phy_state_reg.PHY_STATE_ACTIVE ; phy_state_reg.PHY_STATE_IDLE ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+
; phy_state_reg.PHY_STATE_IDLE             ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 0                            ;
; phy_state_reg.PHY_STATE_ACTIVE           ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 1                              ; 1                            ;
; phy_state_reg.PHY_STATE_REPEATED_START_1 ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 1                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_REPEATED_START_2 ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 1                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_START_1          ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 1                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_START_2          ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 1                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_1      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 1                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_2      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 1                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_3      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_1       ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_2       ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_3       ; 0                              ; 0                              ; 0                              ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_4       ; 0                              ; 0                              ; 0                              ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_1           ; 0                              ; 0                              ; 1                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_2           ; 0                              ; 1                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_3           ; 1                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg                                                                                                                                                                                                                                                       ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+
; Name                         ; state_reg.STATE_STOP ; state_reg.STATE_READ ; state_reg.STATE_WRITE_3 ; state_reg.STATE_WRITE_2 ; state_reg.STATE_WRITE_1 ; state_reg.STATE_ADDRESS_2 ; state_reg.STATE_ADDRESS_1 ; state_reg.STATE_START ; state_reg.STATE_START_WAIT ; state_reg.STATE_ACTIVE_READ ; state_reg.STATE_ACTIVE_WRITE ; state_reg.STATE_IDLE ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+
; state_reg.STATE_IDLE         ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 0                    ;
; state_reg.STATE_ACTIVE_WRITE ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 1                            ; 1                    ;
; state_reg.STATE_ACTIVE_READ  ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 1                           ; 0                            ; 1                    ;
; state_reg.STATE_START_WAIT   ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 1                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_START        ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 1                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_ADDRESS_1    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 1                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_ADDRESS_2    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_1      ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_2      ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_3      ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_READ         ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_STOP         ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor_top|sensor_core:sensor_core|lstate                                                                                                                                                                     ;
+----------------------------------+-----------------------+----------------------------+----------------------------------+--------------------+-------------------+------------------------+----------------+----------------------+
; Name                             ; lstate.ST_SEND_PC_MPR ; lstate.ST_MPR_ERROR_REPORT ; lstate.ST_READ_MPR_STATUS_CHANGE ; lstate.ST_MPR_STOP ; lstate.ST_MPR_RUN ; lstate.ST_CHIP_SETTING ; lstate.ST_IDLE ; lstate.ST_ADS_RDATAC ;
+----------------------------------+-----------------------+----------------------------+----------------------------------+--------------------+-------------------+------------------------+----------------+----------------------+
; lstate.ST_IDLE                   ; 0                     ; 0                          ; 0                                ; 0                  ; 0                 ; 0                      ; 0              ; 0                    ;
; lstate.ST_CHIP_SETTING           ; 0                     ; 0                          ; 0                                ; 0                  ; 0                 ; 1                      ; 1              ; 0                    ;
; lstate.ST_MPR_RUN                ; 0                     ; 0                          ; 0                                ; 0                  ; 1                 ; 0                      ; 1              ; 0                    ;
; lstate.ST_MPR_STOP               ; 0                     ; 0                          ; 0                                ; 1                  ; 0                 ; 0                      ; 1              ; 0                    ;
; lstate.ST_READ_MPR_STATUS_CHANGE ; 0                     ; 0                          ; 1                                ; 0                  ; 0                 ; 0                      ; 1              ; 0                    ;
; lstate.ST_MPR_ERROR_REPORT       ; 0                     ; 1                          ; 0                                ; 0                  ; 0                 ; 0                      ; 1              ; 0                    ;
; lstate.ST_SEND_PC_MPR            ; 1                     ; 0                          ; 0                                ; 0                  ; 0                 ; 0                      ; 1              ; 0                    ;
; lstate.ST_ADS_RDATAC             ; 0                     ; 0                          ; 0                                ; 0                  ; 0                 ; 0                      ; 1              ; 1                    ;
+----------------------------------+-----------------------+----------------------------+----------------------------------+--------------------+-------------------+------------------------+----------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor_top|sensor_core:sensor_core|pstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------+------------------------------+----------------------------+-----------------------+----------------------+----------------------------+-------------------------+--------------------+-------------------+------------------------------+-------------------------+------------------------------+-----------------------+----------------------------+----------------------------------+-----------------------------------+------------------------------+--------------------------------+------------------------------+---------------------------------+----------------------------+------------------------------+--------------------+-------------------+------------------------+------------------------+-------------------+------------------------+-----------------+----------------+
; Name                              ; pstate.ST_SEND_PC_ADS_FINISH ; pstate.ST_SEND_PC_ADS_WAIT ; pstate.ST_SEND_PC_ADS ; pstate.ST_ADS_RDATAC ; pstate.ST_ADS_WREG_CONFIRM ; pstate.ST_ADS_WREG_INIT ; pstate.ST_ADS_STOP ; pstate.ST_ADS_RUN ; pstate.ST_SEND_PC_MPR_FINISH ; pstate.ST_SEND_PC_MPR_2 ; pstate.ST_SEND_PC_MPR_1_WAIT ; pstate.ST_SEND_PC_MPR ; pstate.ST_MPR_ERROR_REPORT ; pstate.ST_READ_MPR_STATUS_CHANGE ; pstate.ST_READ_MPR_STATUS_CONFIRM ; pstate.ST_READ_MPR_STATUS_EN ; pstate.ST_READ_MPR_STATUS_INIT ; pstate.ST_WRITE_MPR_REG_WAIT ; pstate.ST_WRITE_MPR_REG_CONFIRM ; pstate.ST_WRITE_MPR_REG_EN ; pstate.ST_WRITE_MPR_REG_INIT ; pstate.ST_MPR_STOP ; pstate.ST_MPR_RUN ; pstate.ST_SEND_PC_INIT ; pstate.ST_READ_STANDBY ; pstate.ST_STANDBY ; pstate.ST_CHIP_SETTING ; pstate.ST_START ; pstate.ST_IDLE ;
+-----------------------------------+------------------------------+----------------------------+-----------------------+----------------------+----------------------------+-------------------------+--------------------+-------------------+------------------------------+-------------------------+------------------------------+-----------------------+----------------------------+----------------------------------+-----------------------------------+------------------------------+--------------------------------+------------------------------+---------------------------------+----------------------------+------------------------------+--------------------+-------------------+------------------------+------------------------+-------------------+------------------------+-----------------+----------------+
; pstate.ST_IDLE                    ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 0              ;
; pstate.ST_START                   ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 1               ; 1              ;
; pstate.ST_CHIP_SETTING            ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 1                      ; 0               ; 1              ;
; pstate.ST_STANDBY                 ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 1                 ; 0                      ; 0               ; 1              ;
; pstate.ST_READ_STANDBY            ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 1                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_INIT            ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 1                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_MPR_RUN                 ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 1                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_MPR_STOP                ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 1                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_WRITE_MPR_REG_INIT      ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 1                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_WRITE_MPR_REG_EN        ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 1                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_WRITE_MPR_REG_CONFIRM   ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 1                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_WRITE_MPR_REG_WAIT      ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 1                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_READ_MPR_STATUS_INIT    ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 1                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_READ_MPR_STATUS_EN      ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 1                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_READ_MPR_STATUS_CONFIRM ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 1                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_READ_MPR_STATUS_CHANGE  ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 1                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_MPR_ERROR_REPORT        ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 1                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_MPR             ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 1                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_MPR_1_WAIT      ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 1                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_MPR_2           ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 1                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_MPR_FINISH      ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 1                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_ADS_RUN                 ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 1                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_ADS_STOP                ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 1                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_ADS_WREG_INIT           ; 0                            ; 0                          ; 0                     ; 0                    ; 0                          ; 1                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_ADS_WREG_CONFIRM        ; 0                            ; 0                          ; 0                     ; 0                    ; 1                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_ADS_RDATAC              ; 0                            ; 0                          ; 0                     ; 1                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_ADS             ; 0                            ; 0                          ; 1                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_ADS_WAIT        ; 0                            ; 1                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
; pstate.ST_SEND_PC_ADS_FINISH      ; 1                            ; 0                          ; 0                     ; 0                    ; 0                          ; 0                       ; 0                  ; 0                 ; 0                            ; 0                       ; 0                            ; 0                     ; 0                          ; 0                                ; 0                                 ; 0                            ; 0                              ; 0                            ; 0                               ; 0                          ; 0                            ; 0                  ; 0                 ; 0                      ; 0                      ; 0                 ; 0                      ; 0               ; 1              ;
+-----------------------------------+------------------------------+----------------------------+-----------------------+----------------------+----------------------------+-------------------------+--------------------+-------------------+------------------------------+-------------------------+------------------------------+-----------------------+----------------------------+----------------------------------+-----------------------------------+------------------------------+--------------------------------+------------------------------+---------------------------------+----------------------------+------------------------------+--------------------+-------------------+------------------------+------------------------+-------------------+------------------------+-----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mpr121_controller:mpr121_controller|mpr121_fail                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1..9]                                                                                                                      ; Lost fanout                                                                                                                                                                                         ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                                                                                                                         ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                                                                                                         ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                                                                                                                         ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                         ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_clock_falling_edge                                                                           ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|ads_command_reg[2,3,5..7]                                                                                                                                                                                     ; Merged with ads1292_controller:ads1292_controller|ads_command_reg[1]                                                                                                                                ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|addr_reg[1,3,4,6]                                                                                                                                                                         ; Merged with mpr121_controller:mpr121_controller|i2c_master:i2c_master|addr_reg[0]                                                                                                                   ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|addr_reg[5]                                                                                                                                                                               ; Merged with mpr121_controller:mpr121_controller|i2c_master:i2c_master|addr_reg[2]                                                                                                                   ;
; mpr121_controller:mpr121_controller|i2c_stop_reg                                                                                                                                                                                                    ; Merged with mpr121_controller:mpr121_controller|i2c_data_out_ready_reg                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[9,11..15]                                                                                                                                                                                    ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[10]                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[18..23]                                                                                                                                                                                      ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[17]                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[2..7]                                                                                                                                                                                        ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[1]                                                                                                                               ;
; ads1292_controller:ads1292_controller|ads1292_data_out[26..31]                                                                                                                                                                                      ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[25]                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[34..39]                                                                                                                                                                                      ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[33]                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[42..47]                                                                                                                                                                                      ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[41]                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[50..55]                                                                                                                                                                                      ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[49]                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[58..63]                                                                                                                                                                                      ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[57]                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[66..71]                                                                                                                                                                                      ; Merged with ads1292_controller:ads1292_controller|ads1292_data_out[65]                                                                                                                              ;
; sensor_core:sensor_core|ads_data_out_reg[66..71]                                                                                                                                                                                                    ; Merged with sensor_core:sensor_core|ads_data_out_reg[65]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[58..63]                                                                                                                                                                                                    ; Merged with sensor_core:sensor_core|ads_data_out_reg[57]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[50..55]                                                                                                                                                                                                    ; Merged with sensor_core:sensor_core|ads_data_out_reg[49]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[42..47]                                                                                                                                                                                                    ; Merged with sensor_core:sensor_core|ads_data_out_reg[41]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[34..39]                                                                                                                                                                                                    ; Merged with sensor_core:sensor_core|ads_data_out_reg[33]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[26..31]                                                                                                                                                                                                    ; Merged with sensor_core:sensor_core|ads_data_out_reg[25]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[18..23]                                                                                                                                                                                                    ; Merged with sensor_core:sensor_core|ads_data_out_reg[17]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[9,11..15]                                                                                                                                                                                                  ; Merged with sensor_core:sensor_core|ads_data_out_reg[10]                                                                                                                                            ;
; sensor_core:sensor_core|ads_data_out_reg[2..7]                                                                                                                                                                                                      ; Merged with sensor_core:sensor_core|ads_data_out_reg[1]                                                                                                                                             ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|delay_sda_reg                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_reset                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads_command_reg[1]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|addr_reg[2]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[10,17,25,33,41,49,57,65]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|uart_read_out                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|empty_dff                                 ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|first_param_reg[7]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|mpr121_reg_addr_out[7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|ads1292_reg_addr_out[7]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mpr121_controller:mpr121_controller|i2c_reg_addr_reg[7]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                            ; Lost fanout                                                                                                                                                                                         ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                            ; Lost fanout                                                                                                                                                                                         ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                            ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|ads_data_out_reg[1,10]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; ads1292_controller:ads1292_controller|lstate~11                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate~12                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate~13                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate~14                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate~15                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate~16                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate~17                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate~18                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~26                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~27                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~28                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~29                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~30                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~31                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~32                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|pstate~33                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~4                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~5                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~6                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~7                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~8                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~9                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~10                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate~11                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg~2                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg~3                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg~4                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg~5                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg~2                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg~3                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg~4                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg~5                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg~6                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate~12                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate~13                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate~15                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate~16                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate~17                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate~18                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate~19                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~4                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~5                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~6                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~7                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~8                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~9                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~10                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|pstate~11                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate.ST_WRITE_STOP                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|pstate.ST_MPR_ERROR_REPORT                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|mpr121_is_error                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate.ST_SYSCMD_SEND_CMD                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; ads1292_controller:ads1292_controller|lstate.ST_SPI_SELECT                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate.ST_IDLE                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate.ST_MPR_ERROR_REPORT                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sensor_core:sensor_core|lstate.ST_SEND_PC_MPR                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                         ;
; mpr121_controller:mpr121_controller|pstate.ST_WRITE_FINISH                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|pstate.ST_SEND_PC_MPR_1_WAIT                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|pstate.ST_SEND_PC_MPR_2                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sensor_core:sensor_core|ads_data_out_reg[17,25,33,41]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 239                                                                                                                                                                                                             ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 30                                                                                                                                                                                                              ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mpr121_controller:mpr121_controller|mpr121_fail                                                                                                                                                                     ; Stuck at GND              ; sensor_core:sensor_core|uart_read_out, sensor_core:sensor_core|first_param_reg[7],                                                                                                                                        ;
;                                                                                                                                                                                                                     ; due to stuck port data_in ; sensor_core:sensor_core|mpr121_reg_addr_out[7],                                                                                                                                                                           ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|ads1292_reg_addr_out[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                     ;                           ; mpr121_controller:mpr121_controller|i2c_reg_addr_reg[7],                                                                                                                                                                  ;
;                                                                                                                                                                                                                     ;                           ; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff, ;
;                                                                                                                                                                                                                     ;                           ; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff, ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|ads_data_out_reg[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|ads_data_out_reg[10],                                                                                                                                                                             ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|mpr121_is_error,                                                                                                                                                                                  ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|ads_data_out_reg[17],                                                                                                                                                                             ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|ads_data_out_reg[25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|ads_data_out_reg[33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                     ;                           ; sensor_core:sensor_core|ads_data_out_reg[41]                                                                                                                                                                              ;
; ads1292_controller:ads1292_controller|ads1292_data_out[1]                                                                                                                                                           ; Stuck at GND              ; ads1292_controller:ads1292_controller|ads1292_data_out[10],                                                                                                                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in ; ads1292_controller:ads1292_controller|ads1292_data_out[17],                                                                                                                                                               ;
;                                                                                                                                                                                                                     ;                           ; ads1292_controller:ads1292_controller|ads1292_data_out[25],                                                                                                                                                               ;
;                                                                                                                                                                                                                     ;                           ; ads1292_controller:ads1292_controller|ads1292_data_out[33],                                                                                                                                                               ;
;                                                                                                                                                                                                                     ;                           ; ads1292_controller:ads1292_controller|ads1292_data_out[41],                                                                                                                                                               ;
;                                                                                                                                                                                                                     ;                           ; ads1292_controller:ads1292_controller|ads1292_data_out[49],                                                                                                                                                               ;
;                                                                                                                                                                                                                     ;                           ; ads1292_controller:ads1292_controller|ads1292_data_out[57],                                                                                                                                                               ;
;                                                                                                                                                                                                                     ;                           ; ads1292_controller:ads1292_controller|ads1292_data_out[65]                                                                                                                                                                ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|delay_sda_reg                                                                                                                                             ; Stuck at GND              ; mpr121_controller:mpr121_controller|i2c_master:i2c_master|addr_reg[2]                                                                                                                                                     ;
;                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                           ;
; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|empty_dff ; Lost Fanouts              ; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff  ;
; ads1292_controller:ads1292_controller|lstate~12                                                                                                                                                                     ; Lost Fanouts              ; ads1292_controller:ads1292_controller|lstate.ST_SYSCMD_SEND_CMD                                                                                                                                                           ;
; ads1292_controller:ads1292_controller|lstate~17                                                                                                                                                                     ; Lost Fanouts              ; ads1292_controller:ads1292_controller|lstate.ST_SPI_SELECT                                                                                                                                                                ;
; sensor_core:sensor_core|lstate~12                                                                                                                                                                                   ; Lost Fanouts              ; sensor_core:sensor_core|lstate.ST_SEND_PC_MPR                                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                        ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                             ;
;                                                                                                                                                                                                                     ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2548  ;
; Number of registers using Synchronous Clear  ; 172   ;
; Number of registers using Synchronous Load   ; 147   ;
; Number of registers using Asynchronous Clear ; 1056  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1068  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ads1292_controller:ads1292_controller|spi_csn                                                                                                                                                                                                                                                                                   ; 3       ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[0]                                                                                                                                                                                                                                                   ; 5       ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[1]                                                                                                                                                                                                                                                   ; 4       ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[2]                                                                                                                                                                                                                                                   ; 3       ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_TX_Bit_Count[2]                                                                                                                                                                                                                                                   ; 3       ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_TX_Bit_Count[1]                                                                                                                                                                                                                                                   ; 6       ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_TX_Bit_Count[0]                                                                                                                                                                                                                                                   ; 5       ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|scl_o_reg                                                                                                                                                                                                                                                             ; 3       ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|sda_o_reg                                                                                                                                                                                                                                                             ; 3       ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|scl_i_reg                                                                                                                                                                                                                                                             ; 2       ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|sda_i_reg                                                                                                                                                                                                                                                             ; 3       ;
; mpr121_controller:mpr121_controller|i2c_master:i2c_master|last_sda_i_reg                                                                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|mode_write_multiple_reg                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Edges[7]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|read_interrupt_en                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|mpr121_irq_delay_reg[17]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[6]                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7]                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|ads_data_out_reg[16]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |khu_sensor_top|mpr121_controller:mpr121_controller|wait_timeout_reg[17]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|uart_writedata_out[6]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|uart_chip_select_out                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_data_in_reg[6]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|uart_writedata_out[1]                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|data_reg[1]                                                                                                                                                                                                                                                                                    ;
; 36:1               ; 5 bits    ; 120 LEs       ; 70 LEs               ; 50 LEs                 ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|second_param_reg[2]                                                                                                                                                                                                                                                                                                              ;
; 11:1               ; 17 bits   ; 119 LEs       ; 34 LEs               ; 85 LEs                 ; Yes        ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|delay_reg[14]                                                                                                                                                                                                                                                                                  ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |khu_sensor_top|ads1292_controller:ads1292_controller|spi_data_in_reg[3]                                                                                                                                                                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |khu_sensor_top|ads1292_controller:ads1292_controller|spi_data_in_reg[4]                                                                                                                                                                                                                                                                                                 ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |khu_sensor_top|ads1292_controller:ads1292_controller|clk_counter_reg[1]                                                                                                                                                                                                                                                                                                 ;
; 39:1               ; 3 bits    ; 78 LEs        ; 30 LEs               ; 48 LEs                 ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|first_param_reg[0]                                                                                                                                                                                                                                                                                                               ;
; 40:1               ; 5 bits    ; 130 LEs       ; 90 LEs               ; 40 LEs                 ; Yes        ; |khu_sensor_top|sensor_core:sensor_core|first_param_reg[1]                                                                                                                                                                                                                                                                                                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|bit_count_reg[3]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[1]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master|r_TX_Bit_Count[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|data_in_ready_next                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_stop_bit                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |khu_sensor_top|ads1292_controller:ads1292_controller|data_counter_reg                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |khu_sensor_top|ads1292_controller:ads1292_controller|ads1292_start                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |khu_sensor_top|ads1292_controller:ads1292_controller|pstate                                                                                                                                                                                                                                                                                                             ;
; 33:1               ; 3 bits    ; 66 LEs        ; 42 LEs               ; 24 LEs                 ; No         ; |khu_sensor_top|sensor_core:sensor_core|second_param_reg                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |khu_sensor_top|sensor_core:sensor_core|Selector130                                                                                                                                                                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |khu_sensor_top|ads1292_controller:ads1292_controller|lstate.ST_SYSCMD_INIT                                                                                                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |khu_sensor_top|ads1292_controller:ads1292_controller|lstate.ST_RDATAC_GET_DATA                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |khu_sensor_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |khu_sensor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_pll:khu_pll|altpll:altpll_component ;
+-------------------------------+--------------------------+--------------------------+
; Parameter Name                ; Value                    ; Type                     ;
+-------------------------------+--------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                  ;
; LOCK_LOW                      ; 1                        ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                  ;
; BANDWIDTH                     ; 0                        ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 5                        ; Signed Integer           ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer           ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Signed Integer           ;
; CLK2_DIVIDE_BY                ; 2                        ; Signed Integer           ;
; CLK1_DIVIDE_BY                ; 50000000                 ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 10                       ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer           ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer           ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                  ;
; VCO_MIN                       ; 0                        ; Untyped                  ;
; VCO_MAX                       ; 0                        ; Untyped                  ;
; VCO_CENTER                    ; 0                        ; Untyped                  ;
; PFD_MIN                       ; 0                        ; Untyped                  ;
; PFD_MAX                       ; 0                        ; Untyped                  ;
; M_INITIAL                     ; 0                        ; Untyped                  ;
; M                             ; 0                        ; Untyped                  ;
; N                             ; 1                        ; Untyped                  ;
; M2                            ; 1                        ; Untyped                  ;
; N2                            ; 1                        ; Untyped                  ;
; SS                            ; 1                        ; Untyped                  ;
; C0_HIGH                       ; 0                        ; Untyped                  ;
; C1_HIGH                       ; 0                        ; Untyped                  ;
; C2_HIGH                       ; 0                        ; Untyped                  ;
; C3_HIGH                       ; 0                        ; Untyped                  ;
; C4_HIGH                       ; 0                        ; Untyped                  ;
; C5_HIGH                       ; 0                        ; Untyped                  ;
; C6_HIGH                       ; 0                        ; Untyped                  ;
; C7_HIGH                       ; 0                        ; Untyped                  ;
; C8_HIGH                       ; 0                        ; Untyped                  ;
; C9_HIGH                       ; 0                        ; Untyped                  ;
; C0_LOW                        ; 0                        ; Untyped                  ;
; C1_LOW                        ; 0                        ; Untyped                  ;
; C2_LOW                        ; 0                        ; Untyped                  ;
; C3_LOW                        ; 0                        ; Untyped                  ;
; C4_LOW                        ; 0                        ; Untyped                  ;
; C5_LOW                        ; 0                        ; Untyped                  ;
; C6_LOW                        ; 0                        ; Untyped                  ;
; C7_LOW                        ; 0                        ; Untyped                  ;
; C8_LOW                        ; 0                        ; Untyped                  ;
; C9_LOW                        ; 0                        ; Untyped                  ;
; C0_INITIAL                    ; 0                        ; Untyped                  ;
; C1_INITIAL                    ; 0                        ; Untyped                  ;
; C2_INITIAL                    ; 0                        ; Untyped                  ;
; C3_INITIAL                    ; 0                        ; Untyped                  ;
; C4_INITIAL                    ; 0                        ; Untyped                  ;
; C5_INITIAL                    ; 0                        ; Untyped                  ;
; C6_INITIAL                    ; 0                        ; Untyped                  ;
; C7_INITIAL                    ; 0                        ; Untyped                  ;
; C8_INITIAL                    ; 0                        ; Untyped                  ;
; C9_INITIAL                    ; 0                        ; Untyped                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                  ;
; C0_PH                         ; 0                        ; Untyped                  ;
; C1_PH                         ; 0                        ; Untyped                  ;
; C2_PH                         ; 0                        ; Untyped                  ;
; C3_PH                         ; 0                        ; Untyped                  ;
; C4_PH                         ; 0                        ; Untyped                  ;
; C5_PH                         ; 0                        ; Untyped                  ;
; C6_PH                         ; 0                        ; Untyped                  ;
; C7_PH                         ; 0                        ; Untyped                  ;
; C8_PH                         ; 0                        ; Untyped                  ;
; C9_PH                         ; 0                        ; Untyped                  ;
; L0_HIGH                       ; 1                        ; Untyped                  ;
; L1_HIGH                       ; 1                        ; Untyped                  ;
; G0_HIGH                       ; 1                        ; Untyped                  ;
; G1_HIGH                       ; 1                        ; Untyped                  ;
; G2_HIGH                       ; 1                        ; Untyped                  ;
; G3_HIGH                       ; 1                        ; Untyped                  ;
; E0_HIGH                       ; 1                        ; Untyped                  ;
; E1_HIGH                       ; 1                        ; Untyped                  ;
; E2_HIGH                       ; 1                        ; Untyped                  ;
; E3_HIGH                       ; 1                        ; Untyped                  ;
; L0_LOW                        ; 1                        ; Untyped                  ;
; L1_LOW                        ; 1                        ; Untyped                  ;
; G0_LOW                        ; 1                        ; Untyped                  ;
; G1_LOW                        ; 1                        ; Untyped                  ;
; G2_LOW                        ; 1                        ; Untyped                  ;
; G3_LOW                        ; 1                        ; Untyped                  ;
; E0_LOW                        ; 1                        ; Untyped                  ;
; E1_LOW                        ; 1                        ; Untyped                  ;
; E2_LOW                        ; 1                        ; Untyped                  ;
; E3_LOW                        ; 1                        ; Untyped                  ;
; L0_INITIAL                    ; 1                        ; Untyped                  ;
; L1_INITIAL                    ; 1                        ; Untyped                  ;
; G0_INITIAL                    ; 1                        ; Untyped                  ;
; G1_INITIAL                    ; 1                        ; Untyped                  ;
; G2_INITIAL                    ; 1                        ; Untyped                  ;
; G3_INITIAL                    ; 1                        ; Untyped                  ;
; E0_INITIAL                    ; 1                        ; Untyped                  ;
; E1_INITIAL                    ; 1                        ; Untyped                  ;
; E2_INITIAL                    ; 1                        ; Untyped                  ;
; E3_INITIAL                    ; 1                        ; Untyped                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                  ;
; L0_PH                         ; 0                        ; Untyped                  ;
; L1_PH                         ; 0                        ; Untyped                  ;
; G0_PH                         ; 0                        ; Untyped                  ;
; G1_PH                         ; 0                        ; Untyped                  ;
; G2_PH                         ; 0                        ; Untyped                  ;
; G3_PH                         ; 0                        ; Untyped                  ;
; E0_PH                         ; 0                        ; Untyped                  ;
; E1_PH                         ; 0                        ; Untyped                  ;
; E2_PH                         ; 0                        ; Untyped                  ;
; E3_PH                         ; 0                        ; Untyped                  ;
; M_PH                          ; 0                        ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                  ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE           ;
+-------------------------------+--------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0 ;
+----------------------+-------+----------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                           ;
+----------------------+-------+----------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                 ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                 ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                 ;
; TDW                  ; 10    ; Signed Integer                                                 ;
; DW                   ; 8     ; Signed Integer                                                 ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                                ;
+----------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                       ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                       ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                       ;
; TDW                  ; 10    ; Signed Integer                                                                                                       ;
; DW                   ; 7     ; Signed Integer                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                                                                  ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                                                                  ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                                                                  ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                               ;
; AW             ; 6     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                     ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                                     ;
; DW                   ; 7     ; Signed Integer                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                                                                 ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                                                                 ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; AW             ; 6     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_core:sensor_core ;
+----------------------------+----------+------------------------------+
; Parameter Name             ; Value    ; Type                         ;
+----------------------------+----------+------------------------------+
; ST_IDLE                    ; 00000000 ; Unsigned Binary              ;
; ST_START                   ; 00000001 ; Unsigned Binary              ;
; ST_CHIP_SETTING            ; 00000010 ; Unsigned Binary              ;
; ST_STANDBY                 ; 00000011 ; Unsigned Binary              ;
; ST_READ_STANDBY            ; 00000100 ; Unsigned Binary              ;
; ST_SEND_PC_INIT            ; 00000101 ; Unsigned Binary              ;
; ST_MPR_RUN                 ; 00010000 ; Unsigned Binary              ;
; ST_MPR_STOP                ; 00010001 ; Unsigned Binary              ;
; ST_WRITE_MPR_REG_INIT      ; 00010010 ; Unsigned Binary              ;
; ST_WRITE_MPR_REG_EN        ; 00010011 ; Unsigned Binary              ;
; ST_WRITE_MPR_REG_CONFIRM   ; 00010100 ; Unsigned Binary              ;
; ST_WRITE_MPR_REG_WAIT      ; 00010101 ; Unsigned Binary              ;
; ST_READ_MPR_STATUS_INIT    ; 00010110 ; Unsigned Binary              ;
; ST_READ_MPR_STATUS_EN      ; 00010111 ; Unsigned Binary              ;
; ST_READ_MPR_STATUS_CONFIRM ; 00011000 ; Unsigned Binary              ;
; ST_READ_MPR_STATUS_CHANGE  ; 00011001 ; Unsigned Binary              ;
; ST_MPR_ERROR_REPORT        ; 00011010 ; Unsigned Binary              ;
; ST_SEND_PC_MPR             ; 00011011 ; Unsigned Binary              ;
; ST_SEND_PC_MPR_1_WAIT      ; 00011100 ; Unsigned Binary              ;
; ST_SEND_PC_MPR_2           ; 00011101 ; Unsigned Binary              ;
; ST_SEND_PC_MPR_FINISH      ; 00011110 ; Unsigned Binary              ;
; ST_ADS_RUN                 ; 00100000 ; Unsigned Binary              ;
; ST_ADS_STOP                ; 00100001 ; Unsigned Binary              ;
; ST_ADS_WREG_INIT           ; 00100010 ; Unsigned Binary              ;
; ST_ADS_WREG_CONFIRM        ; 00100011 ; Unsigned Binary              ;
; ST_ADS_RDATAC              ; 00100100 ; Unsigned Binary              ;
; ST_SEND_PC_ADS             ; 00101101 ; Unsigned Binary              ;
; ST_SEND_PC_ADS_WAIT        ; 00101110 ; Unsigned Binary              ;
; ST_SEND_PC_ADS_FINISH      ; 00101111 ; Unsigned Binary              ;
; MPR_TOUCH_STATUS_0_REG     ; 00000000 ; Unsigned Binary              ;
; MPR_TOUCH_STATUS_1_REG     ; 00000001 ; Unsigned Binary              ;
; MPR_MHDR_REG               ; 00101011 ; Unsigned Binary              ;
; MPR_MHDR_DATA              ; 00000001 ; Unsigned Binary              ;
; MPR_NHDAR_REG              ; 00101100 ; Unsigned Binary              ;
; MPR_NHDAR_DATA             ; 00000001 ; Unsigned Binary              ;
; MPR_NCLR_REG               ; 00101101 ; Unsigned Binary              ;
; MPR_NCLR_DATA              ; 00001110 ; Unsigned Binary              ;
; MPR_FDLR_REG               ; 00101110 ; Unsigned Binary              ;
; MPR_FDLR_DATA              ; 00000000 ; Unsigned Binary              ;
; MPR_MHDF_REG               ; 00101111 ; Unsigned Binary              ;
; MPR_MHDF_DATA              ; 00000001 ; Unsigned Binary              ;
; MPR_NHDAF_REG              ; 00110000 ; Unsigned Binary              ;
; MPR_NHDAF_DATA             ; 00000101 ; Unsigned Binary              ;
; MPR_NCLF_REG               ; 00110001 ; Unsigned Binary              ;
; MPR_NCLF_DATA              ; 00000001 ; Unsigned Binary              ;
; MPR_FDLF_REG               ; 00110010 ; Unsigned Binary              ;
; MPR_FDLF_DATA              ; 00000000 ; Unsigned Binary              ;
; MPR_NHDAT_REG              ; 00110011 ; Unsigned Binary              ;
; MPR_NHDAT_DATA             ; 00000000 ; Unsigned Binary              ;
; MPR_NCLT_REG               ; 00110100 ; Unsigned Binary              ;
; MPR_NCLT_DATA              ; 00000000 ; Unsigned Binary              ;
; MPR_FDLT_REG               ; 00110101 ; Unsigned Binary              ;
; MPR_FDLT_DATA              ; 00000000 ; Unsigned Binary              ;
; MPR_DEBOUNCE_REG           ; 01011011 ; Unsigned Binary              ;
; MPR_DEBOUNCE_DATA          ; 00000000 ; Unsigned Binary              ;
; MPR_FILTER_CDC_CONFIG_REG  ; 01011100 ; Unsigned Binary              ;
; MPR_FILTER_CDC_CONFIG_DATA ; 00010000 ; Unsigned Binary              ;
; MPR_FILTER_CDT_CONFIG_REG  ; 01011101 ; Unsigned Binary              ;
; MPR_FILTER_CDT_CONFIG_DATA ; 00100000 ; Unsigned Binary              ;
; MPR_ELE_CONFIG_REG         ; 01011110 ; Unsigned Binary              ;
; MPR_ELE_CONFIG_RUN         ; 10001111 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_0_REG       ; 01111011 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_0_DATA      ; 00001011 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_USL_REG     ; 01111101 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_USL_DATA    ; 10011100 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_LSL_REG     ; 01111110 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_LSL_DATA    ; 01100101 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_TLR_REG     ; 01111111 ; Unsigned Binary              ;
; MPR_AUTOCONFIG_TLR_DATA    ; 10001100 ; Unsigned Binary              ;
; ADS_CB_IDLE                ; 000      ; Unsigned Binary              ;
; ADS_CB_WREG                ; 010      ; Unsigned Binary              ;
; ADS_CB_RDATAC              ; 100      ; Unsigned Binary              ;
; ADS_CB_SDATAC              ; 101      ; Unsigned Binary              ;
; ADS_CONFIG_1_REG           ; 00000001 ; Unsigned Binary              ;
; ADS_CONFIG_1_DATA          ; 00000010 ; Unsigned Binary              ;
; ADS_CONFIG_2_REG           ; 00000010 ; Unsigned Binary              ;
; ADS_CONFIG_2_DATA          ; 10100000 ; Unsigned Binary              ;
; ADS_LOFF_REG               ; 00000011 ; Unsigned Binary              ;
; ADS_LOFF_DATA              ; 00010000 ; Unsigned Binary              ;
; ADS_CH1SET_REG             ; 00000100 ; Unsigned Binary              ;
; ADS_CH1SET_DATA            ; 10000001 ; Unsigned Binary              ;
; ADS_CH2SET_REG             ; 00000101 ; Unsigned Binary              ;
; ADS_CH2SET_DATA            ; 00000000 ; Unsigned Binary              ;
; ADS_RLD_SENS_REG           ; 00000110 ; Unsigned Binary              ;
; ADS_RLD_SENS_DATA          ; 01100011 ; Unsigned Binary              ;
; ADS_LOFF_SENS_REG          ; 00000111 ; Unsigned Binary              ;
; ADS_LOFF_SENS_DATA         ; 00001111 ; Unsigned Binary              ;
; ADS_LOFF_STAT_REG          ; 00001000 ; Unsigned Binary              ;
; ADS_LOFF_STAT_DATA         ; 01000000 ; Unsigned Binary              ;
; ADS_RESP1_REG              ; 00001001 ; Unsigned Binary              ;
; ADS_RESP1_DATA             ; 11101010 ; Unsigned Binary              ;
; ADS_RESP2_REG              ; 00001010 ; Unsigned Binary              ;
; ADS_RESP2_DATA             ; 00000011 ; Unsigned Binary              ;
; ADS_GPIO_REG               ; 00001011 ; Unsigned Binary              ;
; ADS_GPIO_DATA              ; 00000000 ; Unsigned Binary              ;
+----------------------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpr121_controller:mpr121_controller ;
+------------------------+----------+----------------------------------------------+
; Parameter Name         ; Value    ; Type                                         ;
+------------------------+----------+----------------------------------------------+
; I2C_MPR121_ADDR        ; 1011011  ; Unsigned Binary                              ;
; ST_IDLE                ; 00000000 ; Unsigned Binary                              ;
; ST_WRITE_INIT          ; 00000001 ; Unsigned Binary                              ;
; ST_WRITE_START         ; 00000010 ; Unsigned Binary                              ;
; ST_WRITE_SEND_REG_ADDR ; 00000011 ; Unsigned Binary                              ;
; ST_WRITE_REG_ADDR_WAIT ; 00000100 ; Unsigned Binary                              ;
; ST_WRITE_SEND_DATA     ; 00000101 ; Unsigned Binary                              ;
; ST_WRITE_SEND_DATA_1   ; 00000110 ; Unsigned Binary                              ;
; ST_WRITE_SEND_DATA_2   ; 00000111 ; Unsigned Binary                              ;
; ST_WRITE_STOP          ; 00001000 ; Unsigned Binary                              ;
; ST_WRITE_FINISH        ; 00001001 ; Unsigned Binary                              ;
; ST_READ_INIT           ; 00010001 ; Unsigned Binary                              ;
; ST_READ_START          ; 00010010 ; Unsigned Binary                              ;
; ST_READ_SEND_REG_ADDR  ; 00010011 ; Unsigned Binary                              ;
; ST_READ_REG_ADDR_WAIT  ; 00010100 ; Unsigned Binary                              ;
; ST_READ_REAPEAT_START  ; 00010101 ; Unsigned Binary                              ;
; ST_READ_START_2        ; 00010110 ; Unsigned Binary                              ;
; ST_READ_GET_DATA       ; 00010111 ; Unsigned Binary                              ;
; ST_READ_FINISH         ; 00011000 ; Unsigned Binary                              ;
+------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ads1292_controller:ads1292_controller ;
+-----------------------+----------+-------------------------------------------------+
; Parameter Name        ; Value    ; Type                                            ;
+-----------------------+----------+-------------------------------------------------+
; ST_IDLE               ; 00000000 ; Unsigned Binary                                 ;
; ST_SYSCMD_INIT        ; 00000001 ; Unsigned Binary                                 ;
; ST_SYSCMD_SEND_CMD    ; 00000010 ; Unsigned Binary                                 ;
; ST_WREG_INIT          ; 00010000 ; Unsigned Binary                                 ;
; ST_WREG_SEND_REG_ADDR ; 00010001 ; Unsigned Binary                                 ;
; ST_WREG_SEND_REG_NUM  ; 00010010 ; Unsigned Binary                                 ;
; ST_WREG_SEND_DATA     ; 00010011 ; Unsigned Binary                                 ;
; ST_WREG_FINISH        ; 00010100 ; Unsigned Binary                                 ;
; ST_RREG_INIT          ; 00100000 ; Unsigned Binary                                 ;
; ST_RREG_SEND_REG_ADDR ; 00100001 ; Unsigned Binary                                 ;
; ST_RREG_SEND_REG_NUM  ; 00100010 ; Unsigned Binary                                 ;
; ST_RREG_GET_DATA      ; 00100011 ; Unsigned Binary                                 ;
; ST_RREG_FINISH        ; 00100100 ; Unsigned Binary                                 ;
; ST_RDATAC_INIT        ; 00110000 ; Unsigned Binary                                 ;
; ST_RDATAC_WAIT_DRDY   ; 00110001 ; Unsigned Binary                                 ;
; ST_RDATAC_GET_DATA    ; 00110010 ; Unsigned Binary                                 ;
; ST_RDATAC_DATA_READY  ; 00110011 ; Unsigned Binary                                 ;
; ST_RDATAC_SEND_DUMMY  ; 00110100 ; Unsigned Binary                                 ;
; ST_SDATAC_INIT        ; 01000000 ; Unsigned Binary                                 ;
; ST_SDATAC_WAIT        ; 01000001 ; Unsigned Binary                                 ;
; ST_SPI_SELECT         ; 01010000 ; Unsigned Binary                                 ;
; ST_SPI_CLK_WAIT       ; 01010001 ; Unsigned Binary                                 ;
; CM_RESET              ; 00000110 ; Unsigned Binary                                 ;
; CM_START              ; 00001000 ; Unsigned Binary                                 ;
; CM_STOP               ; 00001010 ; Unsigned Binary                                 ;
; CM_RDATAC             ; 00010000 ; Unsigned Binary                                 ;
; CM_SDATAC             ; 00010001 ; Unsigned Binary                                 ;
; OP_READ_REG           ; 001      ; Unsigned Binary                                 ;
; OP_WRITE_REG          ; 010      ; Unsigned Binary                                 ;
; OP_NUM_REG            ; 00000000 ; Unsigned Binary                                 ;
; CB_IDLE               ; 000      ; Unsigned Binary                                 ;
; CB_SYSCMD             ; 001      ; Unsigned Binary                                 ;
; CB_WREG               ; 010      ; Unsigned Binary                                 ;
; CB_RREG               ; 011      ; Unsigned Binary                                 ;
; CB_RDATAC             ; 100      ; Unsigned Binary                                 ;
; CB_SDATAC             ; 101      ; Unsigned Binary                                 ;
+-----------------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ads1292_controller:ads1292_controller|spi_master:spi_master ;
+-------------------+-------+------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------+
; SPI_MODE          ; 0     ; Signed Integer                                                               ;
; CLKS_PER_HALF_BIT ; 64    ; Signed Integer                                                               ;
+-------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 125                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 125                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 402                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 125                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; my_pll:khu_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                         ;
; Entity Instance            ; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ads1292_controller:ads1292_controller|spi_master:spi_master"                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_RX_DV   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; o_RX_Byte ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_RX_Byte[7..1]" have no fanouts                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpr121_controller:mpr121_controller|i2c_master:i2c_master"                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmd_address[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cmd_address[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cmd_address[6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cmd_address[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_address[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_ready         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_last     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy              ; Output ; Info     ; Explicitly unconnected                                                              ;
; bus_control       ; Output ; Info     ; Explicitly unconnected                                                              ;
; bus_active        ; Output ; Info     ; Explicitly unconnected                                                              ;
; missed_ack        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; prescale[6..2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; prescale[15..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; prescale[1]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; prescale[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; stop_on_idle      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_uart:rs232_uart"                                                                                                                                        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; byteenable      ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "byteenable[3..3]" will be connected to GND. ;
; readdata[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_pll:khu_pll"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 125                 ; 125              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 161                         ;
; cycloneiii_ff         ; 569                         ;
;     CLR               ; 118                         ;
;     CLR SCLR          ; 4                           ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 77                          ;
;     ENA CLR           ; 127                         ;
;     ENA CLR SCLR      ; 76                          ;
;     ENA CLR SCLR SLD  ; 11                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 34                          ;
;     SCLR              ; 28                          ;
;     SLD               ; 6                           ;
;     plain             ; 59                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 808                         ;
;     arith             ; 149                         ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 14                          ;
;     normal            ; 659                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 90                          ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 392                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.63                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 708                                                    ;
; cycloneiii_ff         ; 1889                                                   ;
;     CLR               ; 183                                                    ;
;     ENA               ; 132                                                    ;
;     ENA CLR           ; 475                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 14                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 1037                                                   ;
; cycloneiii_lcell_comb ; 797                                                    ;
;     arith             ; 93                                                     ;
;         2 data inputs ; 92                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 704                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 36                                                     ;
;         3 data inputs ; 247                                                    ;
;         4 data inputs ; 410                                                    ;
; cycloneiii_ram_block  ; 125                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.10                                                   ;
; Average LUT depth     ; 1.60                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 32                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 127                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 57                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.86                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                    ; Details ;
+--------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; ADS1292_CSN                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_csn~_wirecell                                                              ; N/A     ;
; ADS1292_CSN                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_csn~_wirecell                                                              ; N/A     ;
; ADS1292_MISO                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1292_MISO                                                                                                         ; N/A     ;
; ADS1292_MISO                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1292_MISO                                                                                                         ; N/A     ;
; ADS1292_MOSI                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_SPI_MOSI                                               ; N/A     ;
; ADS1292_MOSI                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_SPI_MOSI                                               ; N/A     ;
; ADS1292_SCLK                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_SPI_Clk                                                ; N/A     ;
; ADS1292_SCLK                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_SPI_Clk                                                ; N/A     ;
; ADS1292_START                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_start                                                                  ; N/A     ;
; ADS1292_START                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_start                                                                  ; N/A     ;
; UART_TXD                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out ; N/A     ;
; UART_TXD                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out ; N/A     ;
; ads1292_controller:ads1292_controller|ads1292_drdy                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1292_DRDY~_wirecell                                                                                               ; N/A     ;
; ads1292_controller:ads1292_controller|ads1292_drdy                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1292_DRDY~_wirecell                                                                                               ; N/A     ;
; ads1292_controller:ads1292_controller|rdatac_mode_reg                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|rdatac_mode_reg                                                                ; N/A     ;
; ads1292_controller:ads1292_controller|rdatac_mode_reg                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|rdatac_mode_reg                                                                ; N/A     ;
; ads1292_controller:ads1292_controller|sdatac_mode_reg                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|sdatac_mode_reg                                                                ; N/A     ;
; ads1292_controller:ads1292_controller|sdatac_mode_reg                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|sdatac_mode_reg                                                                ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[0]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[0]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[1]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[1]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[2]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[2]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[3]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[3]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[4]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[4]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[5]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[5]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[6]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[6]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[7]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_data_in_reg[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_data_in_reg[7]                                                             ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|o_RX_DV            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_RX_DV                                                  ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|o_RX_DV            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_RX_DV                                                  ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|o_TX_Ready         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_TX_Ready                                               ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|o_TX_Ready         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|o_TX_Ready                                               ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[0]~_wirecell                              ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[0]~_wirecell                              ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[1]~_wirecell                              ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[1]~_wirecell                              ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[2]~_wirecell                              ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_RX_Bit_Count[2]~_wirecell                              ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk                                                ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk                                                ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[0]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[0]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[1]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[1]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[2]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[2]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[3]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[3]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[4]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[4]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[5]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[5]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[6]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[6]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[7]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|spi_master:spi_master|r_SPI_Clk_Count[7]                                       ; N/A     ;
; ads1292_controller:ads1292_controller|wreg_mode_reg                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|wreg_mode_reg                                                                  ; N/A     ;
; ads1292_controller:ads1292_controller|wreg_mode_reg                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|wreg_mode_reg                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_busy_in                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_busy                                                                   ; N/A     ;
; sensor_core:sensor_core|ads1292_busy_in                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_busy                                                                   ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_command_out[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_control_out[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_control_out[0]                                                                       ; N/A     ;
; sensor_core:sensor_core|ads1292_control_out[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_control_out[0]                                                                       ; N/A     ;
; sensor_core:sensor_core|ads1292_control_out[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_control_out[1]                                                                       ; N/A     ;
; sensor_core:sensor_core|ads1292_control_out[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_control_out[1]                                                                       ; N/A     ;
; sensor_core:sensor_core|ads1292_control_out[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_control_out[2]                                                                       ; N/A     ;
; sensor_core:sensor_core|ads1292_control_out[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_control_out[2]                                                                       ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[0]                                                            ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[0]                                                            ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[16]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[16]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[24]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[24]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[24]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[24]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[25]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[25]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[26]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[26]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[27]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[27]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[28]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[28]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[29]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[29]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[30]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[30]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[31]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[31]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[32]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[32]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[32]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[32]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[33]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[33]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[34]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[34]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[35]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[35]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[36]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[36]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[37]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[37]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[38]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[38]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[39]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[39]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[40]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[40]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[40]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[40]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[41]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[41]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[42]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[42]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[43]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[43]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[44]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[44]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[45]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[45]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[46]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[46]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[47]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[47]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[48]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[48]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[48]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[48]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[49]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[49]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[50]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[50]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[51]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[51]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[52]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[52]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[53]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[53]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[54]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[54]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[55]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[55]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[56]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[56]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[56]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[56]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[57]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[57]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[58]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[58]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[59]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[59]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[60]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[60]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[61]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[61]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[62]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[62]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[63]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[63]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[64]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[64]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[64]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[64]                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[65]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[65]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[66]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[66]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[67]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[67]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[68]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[68]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[69]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[69]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[70]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[70]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[71]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[71]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[8]                                                            ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_data_out[8]                                                            ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_data_out_in[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_rdatac_ready_in                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_rdatac_ready                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_rdatac_ready_in                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ads1292_controller:ads1292_controller|ads1292_rdatac_ready                                                           ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[0]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[0]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[1]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[1]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[2]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[2]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[3]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[3]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[4]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[4]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[5]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[5]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[6]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sensor_core:sensor_core|ads1292_reg_addr_out[6]                                                                      ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; sensor_core:sensor_core|ads1292_reg_addr_out[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                  ; N/A     ;
; CLOCK_50M                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50M                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                  ; N/A     ;
+--------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Feb 11 03:49:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off khu_sensor -c khu_sensor
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/rs232_uart.v
    Info (12023): Found entity 1: rs232_uart File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v
    Info (12023): Found entity 1: rs232_uart_rs232_0 File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Source/Sensor_Core/sensor_core.v
    Info (12023): Found entity 1: sensor_core File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Source/ADS1292/spi_master.v
    Info (12023): Found entity 1: spi_master File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file Source/ADS1292/ads1292_controller.v
    Info (12023): Found entity 1: ads1292_controller File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Source/MPR121/mpr121_controller.v
    Info (12023): Found entity 1: mpr121_controller File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Source/MPR121/i2c_master.v
    Info (12023): Found entity 1: i2c_master File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v Line: 32
Warning (10275): Verilog HDL Module Instantiation warning at khu_sensor_top.v(203): ignored dangling comma in List of Port Connections File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file Source/khu_sensor_top.v
    Info (12023): Found entity 1: khu_sensor_top File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file khu_PLL/my_pll.v
    Info (12023): Found entity 1: my_pll File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v Line: 39
Info (12127): Elaborating entity "khu_sensor_top" for the top level hierarchy
Warning (10034): Output port "LEDR[16..12]" at khu_sensor_top.v(7) has no driver File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 7
Warning (10034): Output port "LEDG[7..2]" at khu_sensor_top.v(8) has no driver File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 8
Info (12128): Elaborating entity "my_pll" for hierarchy "my_pll:khu_pll" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "my_pll:khu_pll|altpll:altpll_component" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v Line: 115
Info (12130): Elaborated megafunction instantiation "my_pll:khu_pll|altpll:altpll_component" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v Line: 115
Info (12133): Instantiated megafunction "my_pll:khu_pll|altpll:altpll_component" with the following parameter: File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50000000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "5"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v Line: 31
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "my_pll:khu_pll|altpll:altpll_component|my_pll_altpll:auto_generated" File: /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "rs232_uart" for hierarchy "rs232_uart:rs232_uart" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 70
Info (12128): Elaborating entity "rs232_uart_rs232_0" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at rs232_uart_rs232_0.v(104): object "write_data_parity" assigned a value but never read File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (8) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf
    Info (12023): Found entity 1: scfifo_a341 File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf Line: 25
Info (12128): Elaborating entity "scfifo_a341" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated" File: /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf
    Info (12023): Found entity 1: a_dpfifo_tq31 File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_tq31" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf
    Info (12023): Found entity 1: altsyncram_dqb1 File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dqb1" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:almost_full_comparer" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:three_comparison" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v Line: 271
Info (12128): Elaborating entity "sensor_core" for hierarchy "sensor_core:sensor_core" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at sensor_core.v(258): object "wait_timeout_reg" assigned a value but never read File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 258
Warning (10230): Verilog HDL assignment warning at sensor_core.v(278): truncated value with size 8 to match size of target (1) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 278
Warning (10230): Verilog HDL assignment warning at sensor_core.v(279): truncated value with size 8 to match size of target (1) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 279
Warning (10240): Verilog HDL Always Construct warning at sensor_core.v(259): inferring latch(es) for variable "ads1292_command_out", which holds its previous value in one or more paths through the always construct File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[0]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[1]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[2]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[3]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[4]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[5]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[6]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (10041): Inferred latch for "ads1292_command_out[7]" at sensor_core.v(259) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v Line: 259
Info (12128): Elaborating entity "mpr121_controller" for hierarchy "mpr121_controller:mpr121_controller" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 165
Info (10264): Verilog HDL Case Statement information at mpr121_controller.v(315): all case item expressions in this case statement are onehot File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v Line: 315
Info (12128): Elaborating entity "i2c_master" for hierarchy "mpr121_controller:mpr121_controller|i2c_master:i2c_master" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v Line: 242
Warning (10036): Verilog HDL or VHDL warning at i2c_master.v(285): object "scl_posedge" assigned a value but never read File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v Line: 285
Warning (10036): Verilog HDL or VHDL warning at i2c_master.v(286): object "scl_negedge" assigned a value but never read File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v Line: 286
Warning (10230): Verilog HDL assignment warning at i2c_master.v(487): truncated value with size 32 to match size of target (4) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v Line: 487
Warning (10230): Verilog HDL assignment warning at i2c_master.v(536): truncated value with size 32 to match size of target (4) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v Line: 536
Warning (10230): Verilog HDL assignment warning at i2c_master.v(567): truncated value with size 32 to match size of target (4) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v Line: 567
Warning (10230): Verilog HDL assignment warning at i2c_master.v(631): truncated value with size 32 to match size of target (17) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v Line: 631
Info (12128): Elaborating entity "ads1292_controller" for hierarchy "ads1292_controller:ads1292_controller" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 203
Warning (10036): Verilog HDL or VHDL warning at ads1292_controller.v(176): object "idle_mode_reg" assigned a value but never read File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v Line: 176
Warning (10240): Verilog HDL Always Construct warning at ads1292_controller.v(218): inferring latch(es) for variable "ads1292_fail", which holds its previous value in one or more paths through the always construct File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v Line: 218
Info (10041): Inferred latch for "ads1292_fail" at ads1292_controller.v(218) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v Line: 218
Info (12128): Elaborating entity "spi_master" for hierarchy "ads1292_controller:ads1292_controller|spi_master:spi_master" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v Line: 84
Warning (10230): Verilog HDL assignment warning at spi_master.v(115): truncated value with size 32 to match size of target (8) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v Line: 115
Warning (10230): Verilog HDL assignment warning at spi_master.v(122): truncated value with size 32 to match size of target (8) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v Line: 122
Warning (10230): Verilog HDL assignment warning at spi_master.v(124): truncated value with size 32 to match size of target (8) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v Line: 124
Warning (10230): Verilog HDL assignment warning at spi_master.v(129): truncated value with size 32 to match size of target (8) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v Line: 129
Warning (10230): Verilog HDL assignment warning at spi_master.v(186): truncated value with size 32 to match size of target (3) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v Line: 186
Warning (10230): Verilog HDL assignment warning at spi_master.v(216): truncated value with size 32 to match size of target (3) File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v Line: 216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a424.tdf
    Info (12023): Found entity 1: altsyncram_a424 File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_a424.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/mux_vsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf
    Info (12023): Found entity 1: cntr_3ii File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_3ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_o9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_igi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.02.11.03:49:51 Progress: Loading slddecd0bbc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[0]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 38
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[1]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 68
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[2]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 98
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[3]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 128
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[4]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 158
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[5]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 188
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[6]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 218
        Warning (14320): Synthesized away node "rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[7]" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf Line: 248
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 7
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 7
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 7
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 7
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 7
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 7
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 8
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 8
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 8
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 8
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 8
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 8
    Warning (13410): Pin "ADS1292_RESET" is stuck at VCC File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 89 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 350
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/output_files/khu_sensor.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 283 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "my_pll:khu_pll|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v Line: 51
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MPR121_IRQ" File: /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v Line: 17
Info (21057): Implemented 3483 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3302 logic cells
    Info (21064): Implemented 133 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 1411 megabytes
    Info: Processing ended: Tue Feb 11 03:50:00 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/output_files/khu_sensor.map.smsg.


