{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558884885080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558884885098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:34:44 2019 " "Processing started: Sun May 26 16:34:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558884885098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884885098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884885098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558884886659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558884886659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904549 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904559 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchescounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchescounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchesCounter-Behav " "Found design unit 1: switchesCounter-Behav" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/switchesCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904570 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchesCounter " "Found entity 1: switchesCounter" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/switchesCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Acumulador-Behav " "Found design unit 1: Acumulador-Behav" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Acumulador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Acumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_ultimate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine_ultimate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vending_Machine_Ultimate-Shell " "Found design unit 1: Vending_Machine_Ultimate-Shell" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904593 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vending_Machine_Ultimate " "Found entity 1: Vending_Machine_Ultimate" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behav " "Found design unit 1: BinToBCD-Behav" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904604 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behav " "Found design unit 1: Bin7SegDecoder-Behav" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558884904615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vending_Machine_Ultimate " "Elaborating entity \"Vending_Machine_Ultimate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558884904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:key0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:key0\"" {  } { { "Vending_Machine_Ultimate.vhd" "key0" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558884904701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Acumulador Acumulador:ac A:behav " "Elaborating entity \"Acumulador\" using architecture \"A:behav\" for hierarchy \"Acumulador:ac\"" {  } { { "Vending_Machine_Ultimate.vhd" "ac" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558884904710 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Acumulador.vhd(35) " "VHDL Process Statement warning at Acumulador.vhd(35): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Acumulador.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904712 "|Vending_Machine_Ultimate|Acumulador:ac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "switchesCounter switchesCounter:counter A:behav " "Elaborating entity \"switchesCounter\" using architecture \"A:behav\" for hierarchy \"switchesCounter:counter\"" {  } { { "Vending_Machine_Ultimate.vhd" "counter" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558884904715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "states states:states A:behav " "Elaborating entity \"states\" using architecture \"A:behav\" for hierarchy \"states:states\"" {  } { { "Vending_Machine_Ultimate.vhd" "states" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558884904719 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(49) " "VHDL Process Statement warning at states.vhd(49): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(72) " "VHDL Process Statement warning at states.vhd(72): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(77) " "VHDL Process Statement warning at states.vhd(77): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(89) " "VHDL Process Statement warning at states.vhd(89): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(90) " "VHDL Process Statement warning at states.vhd(90): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_troco states.vhd(91) " "VHDL Process Statement warning at states.vhd(91): signal \"s_troco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(100) " "VHDL Process Statement warning at states.vhd(100): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558884904722 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_reset_a states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_reset_a\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_preco states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_preco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex01 states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_hex01\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex23 states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_hex23\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_troco states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_troco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[0\] states.vhd(43) " "Inferred latch for \"s_troco\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[1\] states.vhd(43) " "Inferred latch for \"s_troco\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[2\] states.vhd(43) " "Inferred latch for \"s_troco\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[3\] states.vhd(43) " "Inferred latch for \"s_troco\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[4\] states.vhd(43) " "Inferred latch for \"s_troco\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[5\] states.vhd(43) " "Inferred latch for \"s_troco\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[6\] states.vhd(43) " "Inferred latch for \"s_troco\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[0\] states.vhd(43) " "Inferred latch for \"s_hex23\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[1\] states.vhd(43) " "Inferred latch for \"s_hex23\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[2\] states.vhd(43) " "Inferred latch for \"s_hex23\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[3\] states.vhd(43) " "Inferred latch for \"s_hex23\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[4\] states.vhd(43) " "Inferred latch for \"s_hex23\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904723 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[5\] states.vhd(43) " "Inferred latch for \"s_hex23\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[6\] states.vhd(43) " "Inferred latch for \"s_hex23\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[0\] states.vhd(43) " "Inferred latch for \"s_hex01\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[1\] states.vhd(43) " "Inferred latch for \"s_hex01\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[2\] states.vhd(43) " "Inferred latch for \"s_hex01\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[3\] states.vhd(43) " "Inferred latch for \"s_hex01\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[4\] states.vhd(43) " "Inferred latch for \"s_hex01\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[5\] states.vhd(43) " "Inferred latch for \"s_hex01\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[6\] states.vhd(43) " "Inferred latch for \"s_hex01\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[0\] states.vhd(43) " "Inferred latch for \"s_preco\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[1\] states.vhd(43) " "Inferred latch for \"s_preco\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[2\] states.vhd(43) " "Inferred latch for \"s_preco\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[3\] states.vhd(43) " "Inferred latch for \"s_preco\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[4\] states.vhd(43) " "Inferred latch for \"s_preco\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[5\] states.vhd(43) " "Inferred latch for \"s_preco\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[6\] states.vhd(43) " "Inferred latch for \"s_preco\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reset_a states.vhd(43) " "Inferred latch for \"s_reset_a\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F states.vhd(43) " "Inferred latch for \"NS.F\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S states.vhd(43) " "Inferred latch for \"NS.S\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SB states.vhd(43) " "Inferred latch for \"NS.SB\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904724 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.I states.vhd(43) " "Inferred latch for \"NS.I\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904725 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex_En states.vhd(43) " "Inferred latch for \"s_hex_En\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884904725 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinToBCD BinToBCD:bin2BCD_01 A:behav " "Elaborating entity \"BinToBCD\" using architecture \"A:behav\" for hierarchy \"BinToBCD:bin2BCD_01\"" {  } { { "Vending_Machine_Ultimate.vhd" "bin2BCD_01" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558884904728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:outHex0 A:behav " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behav\" for hierarchy \"Bin7SegDecoder:outHex0\"" {  } { { "Vending_Machine_Ultimate.vhd" "outHex0" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558884904748 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "r BinToBCD:bin2BCD_23 7 8 " "Actual width (7) of port \"r\" on instance \"BinToBCD:bin2BCD_23\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "Vending_Machine_Ultimate.vhd" "bin2BCD_23" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 85 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1558884904792 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "r BinToBCD:bin2BCD_01 7 8 " "Actual width (7) of port \"r\" on instance \"BinToBCD:bin2BCD_01\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "Vending_Machine_Ultimate.vhd" "bin2BCD_01" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 80 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1558884904792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558884904804 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558884905009 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 26 16:35:05 2019 " "Processing ended: Sun May 26 16:35:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558884905009 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558884905009 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558884905009 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884905009 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558884905755 ""}
