Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  /mnt/Backyard/Intel_Quartus/quartus/linux64/
Quartus sim root      :  /mnt/Backyard/Intel_Quartus/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  frequency_counter_assembly.vo
Sim SDF file          :  frequency_counter_assembly__verilog.sdo
Sim dir               :  simulation/questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /mnt/Backyard/Intel_Quartus/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File frequency_counter_assembly_run_msim_gate_verilog.do already exists - backing up current file as frequency_counter_assembly_run_msim_gate_verilog.do.bak11
Probing transcript
Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64
Questa Intel FPGA Info: # //  Version 2024.3 linux_x86_64 Sep 10 2024
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # // Unpublished work. Copyright 2024 Siemens
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # // This material contains trade secrets or otherwise confidential information
Questa Intel FPGA Info: # // owned by Siemens Industry Software Inc. or its affiliates (collectively,
Questa Intel FPGA Info: # // "SISW"), or its licensors. Access to and use of this information is strictly
Questa Intel FPGA Info: # // limited as set forth in the Customer's applicable agreements with SISW.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # // This material may not be copied, distributed, or otherwise disclosed outside
Questa Intel FPGA Info: # // of the Customer's facilities without the express written permission of SISW,
Questa Intel FPGA Info: # // and may not be used in any way not expressly authorized by SISW.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # do frequency_counter_assembly_run_msim_gate_verilog.do
Questa Intel FPGA Info: # if {[file exists gate_work]} {
Questa Intel FPGA Info: # 	vdel -lib gate_work -all
Questa Intel FPGA Info: # }
Questa Intel FPGA Info: # vlib gate_work
Questa Intel FPGA Info: # vmap work gate_work
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
Questa Intel FPGA Info: # vmap work gate_work 
Questa Intel FPGA Info: # Copying /mnt/Backyard/Intel_Quartus/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
Questa Intel FPGA Info: # Modifying modelsim.ini
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. {frequency_counter_assembly.vo}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
Questa Intel FPGA Info: # Start time: 10:04:00 on May 26,2025
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." frequency_counter_assembly.vo 
Questa Intel FPGA Info: # -- Compiling module top_level
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	top_level
Questa Intel FPGA Info: # End time: 10:04:01 on May 26,2025, Elapsed time: 0:00:01
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Info: NativeLink simulation flow was successful
