#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 18 16:16:52 2019
# Process ID: 42554
# Current directory: /home/ecelrc/students/gguglielmo/micro/vivado
# Command line: vivado
# Log file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.log
# Journal file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6258.031 ; gain = 98.055 ; free physical = 120374 ; free virtual = 134043
update_compile_order -fileset sources_1
open_bd_design {/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Successfully read diagram <zynq> from BD file </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 6358.152 ; gain = 67.594 ; free physical = 120284 ; free virtual = 133953
open_project /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/edit_gpio_lab_1_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'edit_gpio_lab_1_v1_0.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6370.586 ; gain = 0.000 ; free physical = 120289 ; free virtual = 133959
update_compile_order -fileset sources_1
ipx::open_ipxact_file /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0/component.xml
current_project lab_1
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
assign_bd_address [get_bd_addr_segs {axi_cdma_0/S_AXI_LITE/Reg }]
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000 [ 64K ]>
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_cdma_0_Reg}]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_cdma_0_Reg]
assign_bd_address [get_bd_addr_segs {axi_cdma_0/S_AXI_LITE/Reg }]
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_cdma_0_Reg}]
set_property offset 0x70000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_cdma_0_Reg}]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0x40000000 [ 4K ]>
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000 [ 512M ]>
set_property offset 0xE0000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
current_project edit_gpio_lab_1_v1_0
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'
startgroup
current_project lab_1
create_bd_cell -type ip -vlnv ecelrc:user:gpio_lab_1:1.0 gpio_lab_1_0
endgroup
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M02_AXI] [get_bd_intf_pins gpio_lab_1_0/S00_AXI]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins gpio_lab_1_0/LEDS]
endgroup
save_bd_design
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ui/bd_e1a0d542.ui> 
assign_bd_address [get_bd_addr_segs {gpio_lab_1_0/S00_AXI/S00_AXI_reg }]
</gpio_lab_1_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_gpio_lab_1_0_S00_AXI_reg}]
save_bd_design
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
set_property name LEDS [get_bd_ports LEDS_0]
save_bd_design
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ui/bd_e1a0d542.ui> 
current_project edit_gpio_lab_1_v1_0
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'
current_project lab_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'.
report_ip_status -name ip_status
current_project edit_gpio_lab_1_v1_0
current_project lab_1
upgrade_ip -vlnv ecelrc:user:gpio_lab_1:1.0 [get_ips  zynq_gpio_lab_1_0_0] -log ip_upgrade.log
Upgrading '/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd'
INFO: [IP_Flow 19-3422] Upgraded zynq_gpio_lab_1_0_0 (gpio_lab_1_v1.0 1.0) from revision 2 to revision 4
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zynq_gpio_lab_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/synth/zynq.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/sim/zynq.v
VHDL Output written to : /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all zynq_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_axi_bram_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all zynq_axi_bram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all zynq_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_smartconnect_1_0] }
catch { config_ip_cache -export [get_ips -all zynq_axi_cdma_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_gpio_lab_1_0_0] }
export_ip_user_files -of_objects [get_files /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd]
launch_runs -jobs 12 {zynq_processing_system7_0_0_synth_1 zynq_blk_mem_gen_0_0_synth_1 zynq_axi_bram_ctrl_0_1_synth_1 zynq_axi_bram_ctrl_1_0_synth_1 zynq_smartconnect_0_0_synth_1 zynq_smartconnect_1_0_synth_1 zynq_axi_cdma_0_0_synth_1 zynq_proc_sys_reset_0_0_synth_1 zynq_gpio_lab_1_0_0_synth_1}
Exporting to file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/hw_handoff/zynq_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/hw_handoff/zynq_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/synth/zynq_smartconnect_0_0.hwdef
Exporting to file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/hw_handoff/zynq_smartconnect_1_0.hwh
Generated Block Design Tcl file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/hw_handoff/zynq_smartconnect_1_0_bd.tcl
Generated Hardware Definition File /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/synth/zynq_smartconnect_1_0.hwdef
[Wed Sep 18 17:04:23 2019] Launched zynq_processing_system7_0_0_synth_1, zynq_blk_mem_gen_0_0_synth_1, zynq_axi_bram_ctrl_0_1_synth_1, zynq_axi_bram_ctrl_1_0_synth_1, zynq_smartconnect_0_0_synth_1, zynq_smartconnect_1_0_synth_1, zynq_axi_cdma_0_0_synth_1, zynq_proc_sys_reset_0_0_synth_1, zynq_gpio_lab_1_0_0_synth_1...
Run output will be captured here:
zynq_processing_system7_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_processing_system7_0_0_synth_1/runme.log
zynq_blk_mem_gen_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_blk_mem_gen_0_0_synth_1/runme.log
zynq_axi_bram_ctrl_0_1_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_axi_bram_ctrl_0_1_synth_1/runme.log
zynq_axi_bram_ctrl_1_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_axi_bram_ctrl_1_0_synth_1/runme.log
zynq_smartconnect_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_smartconnect_0_0_synth_1/runme.log
zynq_smartconnect_1_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_smartconnect_1_0_synth_1/runme.log
zynq_axi_cdma_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_axi_cdma_0_0_synth_1/runme.log
zynq_proc_sys_reset_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_proc_sys_reset_0_0_synth_1/runme.log
zynq_gpio_lab_1_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_gpio_lab_1_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 7107.023 ; gain = 184.340 ; free physical = 118942 ; free virtual = 132722
export_simulation -of_objects [get_files /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd] -directory /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.ip_user_files -ipstatic_source_dir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/modelsim} {questa=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/questa} {ies=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/ies} {vcs=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/vcs} {riviera=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_nets gpio_lab_1_0_LEDS] [get_bd_cells gpio_lab_1_0]
startgroup
create_bd_cell -type ip -vlnv ecelrc:user:gpio_lab_1:1.0 gpio_lab_1_0
endgroup
set_property location {1.5 311 -378} [get_bd_cells gpio_lab_1_0]
reset_run zynq_axi_bram_ctrl_1_0_synth_1
reset_run zynq_blk_mem_gen_0_0_synth_1
reset_run zynq_axi_bram_ctrl_0_1_synth_1
reset_run zynq_smartconnect_0_0_synth_1
reset_run zynq_smartconnect_1_0_synth_1
reset_run zynq_axi_cdma_0_0_synth_1
connect_bd_intf_net [get_bd_intf_pins gpio_lab_1_0/S00_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins gpio_lab_1_0/LEDS]
endgroup
delete_bd_objs [get_bd_ports LEDS]
set_property name LEDS [get_bd_ports LEDS_0]
assign_bd_address [get_bd_addr_segs {gpio_lab_1_0/S00_AXI/S00_AXI_reg }]
</gpio_lab_1_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_gpio_lab_1_0_S00_AXI_reg}]
save_bd_design
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ui/bd_e1a0d542.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 24
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/synth/zynq.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/sim/zynq.v
VHDL Output written to : /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
Exporting to file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/hw_handoff/zynq_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/hw_handoff/zynq_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/synth/zynq_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/hw_handoff/zynq_smartconnect_1_0.hwh
Generated Block Design Tcl file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/hw_handoff/zynq_smartconnect_1_0_bd.tcl
Generated Hardware Definition File /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/synth/zynq_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_lab_1_0 .
Exporting to file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/hw_handoff/zynq.hwh
Generated Block Design Tcl file /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/hw_handoff/zynq_bd.tcl
Generated Hardware Definition File /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/synth/zynq.hwdef
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
current_project edit_gpio_lab_1_v1_0
close_project
make_wrapper -files [get_files /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd] -top
add_files -norecurse /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Wed Sep 18 17:16:05 2019] Launched zynq_blk_mem_gen_0_0_synth_1, zynq_axi_bram_ctrl_0_1_synth_1, zynq_axi_bram_ctrl_1_0_synth_1, zynq_smartconnect_0_0_synth_1, zynq_smartconnect_1_0_synth_1, zynq_axi_cdma_0_0_synth_1, zynq_gpio_lab_1_0_1_synth_1, synth_1...
Run output will be captured here:
zynq_blk_mem_gen_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_blk_mem_gen_0_0_synth_1/runme.log
zynq_axi_bram_ctrl_0_1_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_axi_bram_ctrl_0_1_synth_1/runme.log
zynq_axi_bram_ctrl_1_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_axi_bram_ctrl_1_0_synth_1/runme.log
zynq_smartconnect_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_smartconnect_0_0_synth_1/runme.log
zynq_smartconnect_1_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_smartconnect_1_0_synth_1/runme.log
zynq_axi_cdma_0_0_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_axi_cdma_0_0_synth_1/runme.log
zynq_gpio_lab_1_0_1_synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_gpio_lab_1_0_1_synth_1/runme.log
synth_1: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/synth_1/runme.log
[Wed Sep 18 17:16:06 2019] Launched impl_1...
Run output will be captured here: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7387.082 ; gain = 0.000 ; free physical = 118609 ; free virtual = 132461
