$date
	Wed Aug 21 09:51:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$var wire 4 ! f [3:0] $end
$var reg 1 " En $end
$var reg 2 # w [1:0] $end
$var integer 32 $ i [31:0] $end
$scope module func $end
$var wire 1 " En $end
$var wire 2 % W [1:0] $end
$var reg 4 & Y [3:0] $end
$var integer 32 ' k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 '
b1110 &
b0 %
b0 $
b0 #
0"
b1110 !
$end
#20
b1101 !
b1101 &
b100 '
b1 #
b1 %
b1 $
#40
b1011 !
b1011 &
b100 '
b10 #
b10 %
b10 $
#60
b111 !
b111 &
b100 '
b11 #
b11 %
b11 $
#80
b1111 !
b1111 &
b100 '
1"
b0 #
b0 %
b100 $
#100
b100 '
b1 #
b1 %
b101 $
#120
b100 '
b10 #
b10 %
b110 $
#140
b100 '
b11 #
b11 %
b111 $
#160
b1000 $
