
ubuntu-preinstalled/ntfs-3g.probe:     file format elf32-littlearm


Disassembly of section .init:

00000634 <.init>:
 634:	push	{r3, lr}
 638:	bl	994 <abort@plt+0x298>
 63c:	pop	{r3, pc}

Disassembly of section .plt:

00000640 <ntfs_log_redirect@plt-0x14>:
 640:	push	{lr}		; (str lr, [sp, #-4]!)
 644:	ldr	lr, [pc, #4]	; 650 <ntfs_log_redirect@plt-0x4>
 648:	add	lr, pc, lr
 64c:	ldr	pc, [lr, #8]!
 650:	andeq	r0, r1, r8, lsr r9

00000654 <ntfs_log_redirect@plt>:
 654:	add	ip, pc, #0, 12
 658:	add	ip, ip, #16, 20	; 0x10000
 65c:	ldr	pc, [ip, #2360]!	; 0x938

00000660 <ntfs_umount@plt>:
 660:	add	ip, pc, #0, 12
 664:	add	ip, ip, #16, 20	; 0x10000
 668:	ldr	pc, [ip, #2352]!	; 0x930

0000066c <__cxa_finalize@plt>:
 66c:	add	ip, pc, #0, 12
 670:	add	ip, ip, #16, 20	; 0x10000
 674:	ldr	pc, [ip, #2344]!	; 0x928

00000678 <ntfs_malloc@plt>:
 678:	add	ip, pc, #0, 12
 67c:	add	ip, ip, #16, 20	; 0x10000
 680:	ldr	pc, [ip, #2336]!	; 0x920

00000684 <free@plt>:
 684:	add	ip, pc, #0, 12
 688:	add	ip, ip, #16, 20	; 0x10000
 68c:	ldr	pc, [ip, #2328]!	; 0x918

00000690 <ntfs_log_set_handler@plt>:
 690:	add	ip, pc, #0, 12
 694:	add	ip, ip, #16, 20	; 0x10000
 698:	ldr	pc, [ip, #2320]!	; 0x910

0000069c <__libc_start_main@plt>:
 69c:	add	ip, pc, #0, 12
 6a0:	add	ip, ip, #16, 20	; 0x10000
 6a4:	ldr	pc, [ip, #2312]!	; 0x908

000006a8 <__gmon_start__@plt>:
 6a8:	add	ip, pc, #0, 12
 6ac:	add	ip, ip, #16, 20	; 0x10000
 6b0:	ldr	pc, [ip, #2304]!	; 0x900

000006b4 <getopt_long@plt>:
 6b4:	add	ip, pc, #0, 12
 6b8:	add	ip, ip, #16, 20	; 0x10000
 6bc:	ldr	pc, [ip, #2296]!	; 0x8f8

000006c0 <exit@plt>:
 6c0:	add	ip, pc, #0, 12
 6c4:	add	ip, ip, #16, 20	; 0x10000
 6c8:	ldr	pc, [ip, #2288]!	; 0x8f0

000006cc <__errno_location@plt>:
 6cc:	add	ip, pc, #0, 12
 6d0:	add	ip, ip, #16, 20	; 0x10000
 6d4:	ldr	pc, [ip, #2280]!	; 0x8e8

000006d8 <strncpy@plt>:
 6d8:	add	ip, pc, #0, 12
 6dc:	add	ip, ip, #16, 20	; 0x10000
 6e0:	ldr	pc, [ip, #2272]!	; 0x8e0

000006e4 <ntfs_mount@plt>:
 6e4:	add	ip, pc, #0, 12
 6e8:	add	ip, ip, #16, 20	; 0x10000
 6ec:	ldr	pc, [ip, #2264]!	; 0x8d8

000006f0 <ntfs_volume_error@plt>:
 6f0:	add	ip, pc, #0, 12
 6f4:	add	ip, ip, #16, 20	; 0x10000
 6f8:	ldr	pc, [ip, #2256]!	; 0x8d0

000006fc <abort@plt>:
 6fc:	add	ip, pc, #0, 12
 700:	add	ip, ip, #16, 20	; 0x10000
 704:	ldr	pc, [ip, #2248]!	; 0x8c8

Disassembly of section .text:

00000708 <.text>:
 708:	svcmi	0x00f0e92d
 70c:	ldclmi	6, cr4, [r1], #-512	; 0xfffffe00
 710:	blmi	1c6c934 <_IO_stdin_used@@Base+0x1c6be34>
 714:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
 718:	mrcmi	15, 3, r4, cr1, cr0, {3}
 71c:	ldrbtmi	r5, [pc], #-2272	; 724 <abort@plt+0x28>
 720:	svc	0x00b6f7ff
 724:			; <UNDEFINED> instruction: 0xf8df4a6f
 728:	ldrbtmi	r9, [lr], #-448	; 0xfffffe40
 72c:	tstcs	r0, pc, ror #22
 730:	ldrbtmi	r5, [r9], #2210	; 0x8a2
 734:	andsvs	r4, r1, fp, ror r4
 738:			; <UNDEFINED> instruction: 0x46326019
 73c:	beq	3c880 <_IO_stdin_used@@Base+0x3bd80>
 740:			; <UNDEFINED> instruction: 0xf8cd463b
 744:	strtmi	sl, [r9], -r0
 748:			; <UNDEFINED> instruction: 0xf7ff4640
 74c:	mcrrne	15, 11, lr, r2, cr4
 750:	stmdacs	r8!, {r0, r4, r6, ip, lr, pc}^
 754:	stcle	0, cr13, [r8, #-296]	; 0xfffffed8
 758:	suble	r2, r3, r2, ror r8
 75c:			; <UNDEFINED> instruction: 0xd1222877
 760:	andcs	r4, r2, #101376	; 0x18c00
 764:	andsvs	r4, sl, fp, ror r4
 768:	stmdacs	r1, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 76c:	blmi	1874be0 <_IO_stdin_used@@Base+0x18740e0>
 770:	movwls	r4, #21627	; 0x547b
 774:	ldrdlt	pc, [r4], -r3
 778:	svceq	0x0000f1bb
 77c:	vand	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q10.5>
 780:			; <UNDEFINED> instruction: 0xf7ff0001
 784:	blls	17c574 <_IO_stdin_used@@Base+0x17ba74>
 788:	subsvs	r4, r8, r2, lsl #13
 78c:	blmi	16ad434 <_IO_stdin_used@@Base+0x16ac934>
 790:	bpl	fe03dbc0 <_IO_stdin_used@@Base+0xfe03d0c0>
 794:	addpl	pc, r0, #1325400064	; 0x4f000000
 798:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
 79c:	svc	0x009cf7ff
 7a0:	andlt	pc, r0, sl, lsl #17
 7a4:	bmi	157a6d0 <_IO_stdin_used@@Base+0x1579bd0>
 7a8:	ldmdbmi	r5, {r9, sl, sp}^
 7ac:	stmiapl	r0!, {r7, r8, r9, sp}
 7b0:			; <UNDEFINED> instruction: 0x96004479
 7b4:	smlabbls	r2, r2, r2, r2
 7b8:	mrrcmi	8, 0, r6, r2, cr1
 7bc:	orrmi	pc, r0, r1, lsl #2
 7c0:	stmdbcc	r1, {r0, r4, r6, fp, lr}
 7c4:	strls	r4, [r1], #-1148	; 0xfffffb84
 7c8:			; <UNDEFINED> instruction: 0xf8554478
 7cc:	andcc	r4, r8, r1, lsr #32
 7d0:	strls	r4, [r3], #-2382	; 0xfffff6b2
 7d4:			; <UNDEFINED> instruction: 0xf7ff4479
 7d8:			; <UNDEFINED> instruction: 0xf000ef3e
 7dc:	andcs	pc, fp, pc, lsr r9	; <UNPREDICTABLE>
 7e0:	svc	0x006ef7ff
 7e4:			; <UNDEFINED> instruction: 0xf8c92301
 7e8:	str	r3, [r6, r0]!
 7ec:			; <UNDEFINED> instruction: 0xf936f000
 7f0:			; <UNDEFINED> instruction: 0xf7ff4650
 7f4:	cdpmi	15, 4, cr14, cr6, cr6, {3}
 7f8:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
 7fc:	subsle	r2, r7, r0, lsl #16
 800:	stmdbcs	r0, {r0, r4, r5, fp, sp, lr}
 804:	cdpne	0, 4, cr13, cr11, cr3, {2}
 808:	cmpmi	r9, r9, asr r2
 80c:	svc	0x006af7ff
 810:	mvnlt	r4, r4, lsl #12
 814:	tstcs	r0, r0, lsr #12
 818:	svc	0x0022f7ff
 81c:	andle	r3, r8, r1
 820:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
 824:			; <UNDEFINED> instruction: 0xf7ff6858
 828:	andcs	lr, r0, lr, lsr #30
 82c:	pop	{r0, r1, r2, ip, sp, pc}
 830:			; <UNDEFINED> instruction: 0xf7ff8ff0
 834:	stmdavs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
 838:	svc	0x005af7ff
 83c:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
 840:	ldmdavs	r8, {r0, r2, r9, sl, lr}^
 844:	svc	0x001ef7ff
 848:	rscle	r2, lr, r0, lsl #26
 84c:			; <UNDEFINED> instruction: 0xf7ffe00a
 850:	stmdavs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
 854:	svc	0x004cf7ff
 858:	stmdacs	r0, {r0, r2, r9, sl, lr}
 85c:	ldmdavs	r0!, {r1, r3, r4, r6, r7, ip, lr, pc}^
 860:	svc	0x0010f7ff
 864:			; <UNDEFINED> instruction: 0xf7ff4628
 868:	stmdbmi	ip!, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
 86c:	stmdami	ip!, {r7, r8, r9, sp}
 870:	ldrbtmi	r2, [r9], #-627	; 0xfffffd8d
 874:	tstls	r1, fp, lsr #24
 878:	stmdbmi	fp!, {r3, r4, r5, r6, sl, lr}
 87c:			; <UNDEFINED> instruction: 0xf8cd447c
 880:	andcc	sl, r8, r0
 884:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
 888:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 88c:	stmdami	r7!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
 890:	smlabbls	r0, r0, r3, r2
 894:	sfmmi	f2, 4, [r6, #-564]!	; 0xfffffdcc
 898:	cfstrsmi	mvf4, [r6], #-480	; 0xfffffe20
 89c:	stmdbmi	r6!, {r3, ip, sp}
 8a0:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
 8a4:	strls	r9, [r1], #-1282	; 0xfffffafe
 8a8:			; <UNDEFINED> instruction: 0xf7ff4479
 8ac:			; <UNDEFINED> instruction: 0xe794eed4
 8b0:	orrcs	r4, r0, #557056	; 0x88000
 8b4:	addcs	r4, r8, #8704	; 0x2200
 8b8:	cfstrsmi	mvf4, [r2, #-484]!	; 0xfffffe1c
 8bc:	tstls	r1, ip, ror r4
 8c0:	ldrbtmi	r4, [sp], #-2337	; 0xfffff6df
 8c4:	strtmi	r9, [r0], -r0
 8c8:	ldrbtmi	r9, [r9], #-1282	; 0xfffffafe
 8cc:			; <UNDEFINED> instruction: 0xf7ff3008
 8d0:	str	lr, [r2, r2, asr #29]
 8d4:	andeq	r0, r1, lr, ror #16
 8d8:	andeq	r0, r0, r4, rrx
 8dc:	andeq	r0, r1, r6, lsr #14
 8e0:	andeq	r0, r0, r6, lsr #10
 8e4:	andeq	r0, r0, ip, rrx
 8e8:	ldrdeq	r0, [r1], -r6
 8ec:	ldrdeq	r0, [r1], -r4
 8f0:	andeq	r0, r1, r4, lsr #17
 8f4:	muleq	r1, r8, r8
 8f8:	andeq	r0, r0, r4, ror r0
 8fc:	andeq	r0, r0, r8, asr r0
 900:	andeq	r0, r0, r8, ror r3
 904:	andeq	r0, r0, r0, ror r4
 908:	andeq	r0, r0, r8, lsr r3
 90c:	andeq	r0, r0, r4, asr #6
 910:	andeq	r0, r1, r0, lsl r8
 914:	andeq	r0, r1, r6, ror #15
 918:	andeq	r0, r1, sl, asr #15
 91c:	muleq	r0, r6, r3
 920:	andeq	r0, r0, r8, lsl #5
 924:	andeq	r0, r0, ip, lsr #5
 928:	muleq	r0, r2, r2
 92c:	andeq	r0, r0, r8, ror #4
 930:	andeq	r0, r0, r8, lsl #5
 934:	ldrdeq	r0, [r0], -r6
 938:	andeq	r0, r0, r0, ror r2
 93c:	andeq	r0, r0, r0, lsr #7
 940:	andeq	r0, r0, r4, asr #4
 944:	andeq	r0, r0, r6, ror #4
 948:	andeq	r0, r0, lr, asr #4
 94c:	bleq	3ca90 <_IO_stdin_used@@Base+0x3bf90>
 950:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 954:	strbtmi	fp, [sl], -r2, lsl #24
 958:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 95c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 960:	ldrmi	sl, [sl], #776	; 0x308
 964:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 968:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 96c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 970:			; <UNDEFINED> instruction: 0xf85a4b06
 974:	stmdami	r6, {r0, r1, ip, sp}
 978:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 97c:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 980:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
 984:	andeq	r0, r1, r4, lsl #12
 988:	andeq	r0, r0, ip, asr #32
 98c:	andeq	r0, r0, r0, rrx
 990:	andeq	r0, r0, r8, rrx
 994:	ldr	r3, [pc, #20]	; 9b0 <abort@plt+0x2b4>
 998:	ldr	r2, [pc, #20]	; 9b4 <abort@plt+0x2b8>
 99c:	add	r3, pc, r3
 9a0:	ldr	r2, [r3, r2]
 9a4:	cmp	r2, #0
 9a8:	bxeq	lr
 9ac:	b	6a8 <__gmon_start__@plt>
 9b0:	andeq	r0, r1, r4, ror #11
 9b4:	andeq	r0, r0, ip, asr r0
 9b8:	blmi	1d29d8 <_IO_stdin_used@@Base+0x1d1ed8>
 9bc:	bmi	1d1ba4 <_IO_stdin_used@@Base+0x1d10a4>
 9c0:	addmi	r4, r3, #2063597568	; 0x7b000000
 9c4:	andle	r4, r3, sl, ror r4
 9c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 9cc:	ldrmi	fp, [r8, -r3, lsl #2]
 9d0:	svclt	0x00004770
 9d4:	andeq	r0, r1, r8, asr #12
 9d8:	andeq	r0, r1, r4, asr #12
 9dc:	andeq	r0, r1, r0, asr #11
 9e0:	andeq	r0, r0, r4, asr r0
 9e4:	blmi	252a0c <_IO_stdin_used@@Base+0x251f0c>
 9e8:	bmi	251bd0 <_IO_stdin_used@@Base+0x2510d0>
 9ec:	bne	651be0 <_IO_stdin_used@@Base+0x6510e0>
 9f0:	addne	r4, r9, sl, ror r4
 9f4:	bicsvc	lr, r1, r1, lsl #22
 9f8:	andle	r1, r3, r9, asr #32
 9fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a00:	ldrmi	fp, [r8, -r3, lsl #2]
 a04:	svclt	0x00004770
 a08:	andeq	r0, r1, ip, lsl r6
 a0c:	andeq	r0, r1, r8, lsl r6
 a10:	muleq	r1, r4, r5
 a14:	andeq	r0, r0, r0, ror r0
 a18:	blmi	2ade40 <_IO_stdin_used@@Base+0x2ad340>
 a1c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 a20:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 a24:	blmi	26efd8 <_IO_stdin_used@@Base+0x26e4d8>
 a28:	ldrdlt	r5, [r3, -r3]!
 a2c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 a30:			; <UNDEFINED> instruction: 0xf7ff6818
 a34:			; <UNDEFINED> instruction: 0xf7ffee1c
 a38:	blmi	1c093c <_IO_stdin_used@@Base+0x1bfe3c>
 a3c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 a40:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 a44:	andeq	r0, r1, r6, ror #11
 a48:	andeq	r0, r1, r4, ror #10
 a4c:	andeq	r0, r0, r0, asr r0
 a50:	ldrdeq	r0, [r1], -r2
 a54:	andeq	r0, r1, r6, asr #11
 a58:	svclt	0x0000e7c4
 a5c:	movwcs	r4, #34830	; 0x880e
 a60:	ldrbtmi	fp, [r8], #-1392	; 0xfffffa90
 a64:	addlt	r4, r6, sp, lsl #24
 a68:	strcs	r4, [r0, #-2317]	; 0xfffff6f3
 a6c:	stmdbpl	r0, {r0, r2, r4, r6, r9, sp}
 a70:	tstls	r4, r9, ror r4
 a74:	stmdavs	r6, {r0, r1, r3, sl, fp, lr}
 a78:	ldrbtmi	r4, [ip], #-2059	; 0xfffff7f5
 a7c:	ldrbtmi	r9, [r8], #-258	; 0xfffffefe
 a80:	stmib	sp, {r1, r3, r8, fp, lr}^
 a84:	stmdami	sl, {ip, lr}
 a88:			; <UNDEFINED> instruction: 0x96054479
 a8c:	ldrbtmi	r9, [r8], #-1027	; 0xfffffbfd
 a90:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
 a94:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
 a98:	andeq	r0, r1, r2, lsr #10
 a9c:	andeq	r0, r0, r8, asr #32
 aa0:	strheq	r0, [r0], -r8
 aa4:	strheq	r0, [r0], -lr
 aa8:	andeq	r0, r0, sl, asr #1
 aac:	muleq	r0, r0, r0
 ab0:	andeq	r0, r0, r2, ror r0
 ab4:	mvnsmi	lr, #737280	; 0xb4000
 ab8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 abc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 ac0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 ac4:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
 ac8:	blne	1d91cc4 <_IO_stdin_used@@Base+0x1d911c4>
 acc:	strhle	r1, [sl], -r6
 ad0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 ad4:			; <UNDEFINED> instruction: 0xf8553401
 ad8:	strbmi	r3, [sl], -r4, lsl #30
 adc:	ldrtmi	r4, [r8], -r1, asr #12
 ae0:	adcmi	r4, r6, #152, 14	; 0x2600000
 ae4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 ae8:	svclt	0x000083f8
 aec:	andeq	r0, r1, lr, ror r3
 af0:	andeq	r0, r1, r4, ror r3
 af4:	svclt	0x00004770

Disassembly of section .fini:

00000af8 <.fini>:
 af8:	push	{r3, lr}
 afc:	pop	{r3, pc}
