module x_bit_right_shifter #(
    SIZE = 31 : SIZE > 0,
    SHIFT = 8 : SHIFT > -1 & SHIFT < SIZE
)(
    input a[SIZE],
    input do_shift,
    output out[SIZE]
) {
    mux_2 shift_unit[SIZE]
    sig shifted_pattern[SIZE]
    
    always {
        shift_unit.s0 = SIZEx{do_shift}
        
        //remaining pattern (fill vacated MSBs with zeros)
        shifted_pattern = c{SHIFTx{0}, a[SIZE-1:SHIFT]}  
        
        repeat (i, SIZE){
            shift_unit.in[i] = shifted_pattern[i]
        }
        
        out = shift_unit.out
    }
}
