Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: HealthcareSystemPhase1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HealthcareSystemPhase1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HealthcareSystemPhase1"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : HealthcareSystemPhase1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\FulAdder.v" into library work
Parsing module <FulAdder>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\fulladder.v" into library work
Parsing module <fulladder>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\FourBitRippleCarryAdder.v" into library work
Parsing module <FourBitRippleCarryAdder>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\MUX4x1.v" into library work
Parsing module <MUX4x1>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\Multiplier4x4.v" into library work
Parsing module <Multiplier4x4>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\EightBitRippleCarryAdder.v" into library work
Parsing module <EightBitRippleCarryAdder>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\decoder4x16.v" into library work
Parsing module <decoder4x16>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\comparator3.v" into library work
Parsing module <comparator3>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\adder_3bit.v" into library work
Parsing module <adder_3bit>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\temperatureCalculator.v" into library work
Parsing module <temperatureCalculator>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\temperatureAnalyzer.v" into library work
Parsing module <temperatureAnalyzer>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\Pressure_Analyzer.v" into library work
Parsing module <Pressure_Analyzer>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\Parity_Error_Checker.v" into library work
Parsing module <Parity_Error_Checker>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\MUX2x1.v" into library work
Parsing module <MUX2x1>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\CountingOnes.v" into library work
Parsing module <CountingOnes>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\comparator8.v" into library work
Parsing module <comparator8>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\blood_type.v" into library work
Parsing module <BloodTypeclassification>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\bloodPHAnalyze.v" into library work
Parsing module <bloodPHAnalyzer>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\AbsoluteCalculator.v" into library work
Parsing module <AbsoluteCalculator>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\temperatureAbnormalityDetector.v" into library work
Parsing module <temperatureAbnormalityDetector>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\pressureAbnormalityDetector.v" into library work
Parsing module <pressureAbnormalityDetector>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\GlycemiclndexCalculator.v" into library work
Parsing module <GlycemiclndexCalculator>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\FallingDetector.v" into library work
Parsing module <FallingDetector>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\bloodAbnormalityDetector.v" into library work
Parsing module <bloodAbnormalityDetector>.
Analyzing Verilog file "D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v" into library work
Parsing module <HealthcareSystemPhase1>.
ERROR:HDLCompiler:53 - "D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v" Line 14: <fallDetected> is not a port.
ERROR:HDLCompiler:69 - "D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v" Line 15: <temperatureAbnormality> is not declared.
ERROR:HDLCompiler:715 - "D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v" Line 21: Port bloodSensor is not defined
ERROR:HDLCompiler:715 - "D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v" Line 27: Port glycemicIndex is not defined
ERROR:HDLCompiler:715 - "D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v" Line 28: Port lowTempAbnormality is not defined
ERROR:HDLCompiler:598 - "D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v" Line 3: Module <HealthcareSystemPhase1> ignored due to previous errors.
Verilog file D:\term 4\final logic git\final-logic-project\final\HealthcareSystemPhase1.v ignored due to errors
--> 

Total memory usage is 4478676 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

