<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:07.049+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_BREADY' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.818+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWUSER' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.799+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWREGION' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.782+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWQOS' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.764+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWPROT' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.750+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWCACHE' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.730+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWLOCK' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.710+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWBURST' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.695+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWSIZE' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.682+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWLEN' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.668+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWID' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.647+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWADDR' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.633+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWVALID' to 0." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:06.619+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_2_read_2', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.876+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.858+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_22', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61) and bus request operation ('empty_15', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.839+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_17', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61) and bus request operation ('empty_15', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.814+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.795+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.776+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.465+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to schedule bus read operation ('empty_30', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.435+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_29', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) and bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.417+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_26', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) and bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.393+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.377+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:04.361+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:89:17)." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:03.844+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:89:17)" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:03.362+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in_image' for cosimulation. (HLS_Convolution/sources/conv2d.c:15:0)" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:03.345+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:45:53.462+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:45:53.449+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl&#xD;&#xA;Sourcing Tcl script 'C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/csynth.tcl'" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:45:52.634+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to C:\msys64\mingw64\include." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:45:52.621+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:30.285+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:30.271+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl&#xD;&#xA;Sourcing Tcl script 'C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/export.tcl'" projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:29.505+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to C:\msys64\mingw64\include." projectName="HLS_Convolution" solutionName="solution1" date="2025-05-13T12:46:29.491+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
