cocci_test_suite() {
	struct smu10_clock_voltage_information *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 992 */;
	struct pp_clock_levels_with_latency *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 988 */;
	const struct pp_hw_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 98 */;
	const struct smu10_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 97 */;
	struct pp_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 957 */;
	PHM_PerformanceLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 932 */;
	PHM_PerformanceLevelDesignation cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 931 */;
	struct pp_hw_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 89 */;
	struct smu10_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 834 */;
	enum pp_clock_type cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 831 */;
	struct amd_pp_simple_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 825 */;
	struct smu10_power_state cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 799 */;
	const void *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 751 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 750 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 710 */;
	PPSMC_Msg cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 62 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 61 */;
	enum amd_pp_clock_type cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 60 */;
	struct smu10_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 59 */;
	struct pp_display_clock_request *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 57 */;
	enum amd_dpm_forced_level cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 568 */;
	const unsigned long cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 53 */;
	unsigned long cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 53 */;
	struct smu10_hwmgr cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 498 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 444 */;
	DpmClocks_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 441 */;
	struct smu10_voltage_dependency_table cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 416 */;
	const DpmClock_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 411 */;
	struct smu10_voltage_dependency_table **cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 410 */;
	const DpmClock_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 373 */[];
	const struct pp_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 367 */;
	struct pp_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 366 */;
	struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 365 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 324 */;
	struct pp_display_clock_request cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 196 */;
	struct PP_Clocks cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 195 */;
	struct phm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 138 */;
	const struct pp_hwmgr_func cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1321 */;
	enum SMU_ASIC_RESET_MODE cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1314 */;
	struct phm_clock_and_voltage_limits *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 130 */;
	long *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1281 */;
	const char *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1241 */[6];
	const uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1233 */[6][4];
	char *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1230 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1202 */;
	void cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1181 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1157 */;
	Watermarks_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1153 */;
	struct dm_pp_wm_sets_with_clock_ranges_soc15 *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1152 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1123 */;
	int *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1112 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1112 */;
	struct pp_clock_levels_with_voltage *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 1042 */;
	struct smu10_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c 103 */;
}
