// Seed: 214578581
module module_0;
  initial if (1) id_1 <= 1;
  reg id_2;
  always id_2 = id_1;
  initial id_1 = 1;
  always id_1 = 1;
  assign module_2.type_1 = 0;
endmodule
module module_1 ();
  wire id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output supply1 id_3,
    output wand id_4,
    input wand id_5
);
  id_7 :
  assert property (@(1'h0 <-> id_7) 1);
  else id_7 <= id_0;
  assign id_4 = 1 + 1;
  always id_7 <= id_1;
  module_0 modCall_1 ();
  assign id_2 = 1;
  always if ("") @(posedge id_0) id_2 = id_1;
  time id_8;
  assign id_3 = 1;
  assign id_4 = id_7 <= 1;
endmodule
