# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'a_s' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/final.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module a_s found in current working library.
# Info: VCP2113 Module IntAdder_33_f300_uid23 found in current working library.
# Info: VCP2113 Module IntAdder_42_f300_uid15 found in current working library.
# Info: VCP2113 Module EightxEight_Adder found in current working library.
# Info: VCP2113 Module IntAdder_27_f180_uid7 found in current working library.
# Info: VCP2113 Module FPAddSub_8_23_uid2_RightShifter found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module P_Emap_16 found in current working library.
# Info: VCP2113 Module Eight_Organizer_with_control found in current working library.
# Unit top modules: memP decoder tb Eight_Organizer FPAddSub_8_23_uid2.
# $root top modules: memP decoder P_Emap_16 Eight_Organizer_with_control tb Eight_Organizer FPAddSub_8_23_uid2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'a_s' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.6 [s]
# SLP: Finished : 1.8 [s]
# SLP: 0 primitives and 13360 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27123 (96.79%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.1 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 37192 kB (elbread=1041 elab2=35449 kernel=701 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  10:34 ã, 28 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dad0c22
# KERNEL:           1 ::BETA  is 3dad0c22
# KERNEL:           2 ::BETA  is 3dad0c22
# KERNEL:           3 ::BETA  is 3dad0c22
# KERNEL:           4 ::BETA  is 3dad0c22
endsim
# KERNEL: stopped at time: 929750 ns
#  Simulation has been stopped
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/final.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module a_s found in current working library.
# Info: VCP2113 Module IntAdder_33_f300_uid23 found in current working library.
# Info: VCP2113 Module IntAdder_42_f300_uid15 found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module P_Emap_16 found in current working library.
# Info: VCP2113 Module Eight_Organizer_with_control found in current working library.
# Info: VCP2113 Module Eight_Organizer found in current working library.
# Info: VCP2113 Module FPAddSub_8_23_uid2 found in current working library.
# Unit top modules: memP decoder tb.
# $root top modules: memP decoder P_Emap_16 Eight_Organizer_with_control tb Eight_Organizer FPAddSub_8_23_uid2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'a_s' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.5 [s]
# SLP: Finished : 1.7 [s]
# SLP: 0 primitives and 13360 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27123 (96.79%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.0 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 37191 kB (elbread=1041 elab2=35449 kernel=701 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  10:35 ã, 28 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dad0c22
# KERNEL:           1 ::BETA  is 3dad0c22
# KERNEL:           2 ::BETA  is 3dad0c22
# KERNEL:           3 ::BETA  is 3dad0c22
# KERNEL:           4 ::BETA  is 3dad0c22
endsim
# KERNEL: stopped at time: 929330 ns
#  Simulation has been stopped
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/final.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP1010 Cannot find source file: E:/files/ahmed/College/Graduation Project/June_Work/GIT_REPOS/real_design/real-design/real_design_work_space/real_design_final/src/Project/June_Work/GIT_REPOS/real_design/real-design/real_design_work_space/real_design_final/src/adder_subtractor.v
# Error: VCP1010 Cannot find source file: E:/files/ahmed/College/Graduation
# Info: VCP2113 Module a_s found in current working library.
# Info: VCP2113 Module IntAdder_33_f300_uid23 found in current working library.
# Info: VCP2113 Module IntAdder_42_f300_uid15 found in current working library.
# Info: VCP2113 Module adder_subtractor found in current working library.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/final.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP1010 Cannot find source file: E:/files/ahmed/College/Graduation Project/June_Work/GIT_REPOS/real_design/real-design/real_design_work_space/real_design_final/src/Project/June_Work/GIT_REPOS/real_design/real-design/real_design_work_space/real_design_final/src/adder_subtractor.v
# Error: VCP1010 Cannot find source file: E:/files/ahmed/College/Graduation
# Info: VCP2113 Module a_s found in current working library.
# Info: VCP2113 Module IntAdder_33_f300_uid23 found in current working library.
# Info: VCP2113 Module IntAdder_42_f300_uid15 found in current working library.
# Info: VCP2113 Module adder_subtractor found in current working library.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/final.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module a_s found in current working library.
# Info: VCP2113 Module IntAdder_33_f300_uid23 found in current working library.
# Info: VCP2113 Module IntAdder_42_f300_uid15 found in current working library.
# Info: VCP2113 Module adder_subtractor found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module P_Emap_16 found in current working library.
# Info: VCP2113 Module Eight_Organizer_with_control found in current working library.
# Info: VCP2113 Module Eight_Organizer found in current working library.
# Info: VCP2113 Module FPAddSub_8_23_uid2 found in current working library.
# Unit top modules: memP decoder tb.
# $root top modules: memP decoder P_Emap_16 Eight_Organizer_with_control tb Eight_Organizer FPAddSub_8_23_uid2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'a_s' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 13360 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27123 (96.79%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 37192 kB (elbread=1041 elab2=35449 kernel=701 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  10:36 ã, 28 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dad0c22
# KERNEL:           1 ::BETA  is 3dad0c22
# KERNEL:           2 ::BETA  is 3dad0c22
# KERNEL:           3 ::BETA  is 3dad0c22
# KERNEL:           4 ::BETA  is 3dad0c22
# KERNEL:           5 ::BETA  is 3fa9038a
# KERNEL:           6 ::BETA  is 3fa9038a
# KERNEL:           7 ::BETA  is 3fa9038a
# KERNEL:           8 ::BETA  is 3fa9038a
# KERNEL:           9 ::BETA  is 3fa9038a
endsim
# KERNEL: stopped at time: 1298670 ns
#  Simulation has been stopped
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/final.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module a_s found in current working library.
# Info: VCP2113 Module IntAdder_33_f300_uid23 found in current working library.
# Info: VCP2113 Module IntAdder_42_f300_uid15 found in current working library.
# Info: VCP2113 Module adder_subtractor found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module P_Emap_16 found in current working library.
# Info: VCP2113 Module Eight_Organizer_with_control found in current working library.
# Info: VCP2113 Module Eight_Organizer found in current working library.
# Info: VCP2113 Module FPAddSub_8_23_uid2 found in current working library.
# Unit top modules: memP decoder tb.
# $root top modules: memP decoder P_Emap_16 Eight_Organizer_with_control tb Eight_Organizer FPAddSub_8_23_uid2.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'a_s' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 13360 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27123 (96.79%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 37191 kB (elbread=1041 elab2=35448 kernel=701 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  10:38 ã, 28 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dad0c22
# KERNEL:           1 ::BETA  is 3dad0c22
# KERNEL:           2 ::BETA  is 3dad0c22
# KERNEL:           3 ::BETA  is 3dad0c22
# KERNEL:           4 ::BETA  is 3dad0c22
# KERNEL:           5 ::BETA  is 3fa9038a
# KERNEL:           6 ::BETA  is 3fa9038a
# KERNEL:           7 ::BETA  is 3fa9038a
# KERNEL:           8 ::BETA  is 3fa9038a
# KERNEL:           9 ::BETA  is 3fa9038a
endsim
# KERNEL: stopped at time: 1156730 ns
#  Simulation has been stopped
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/final.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module a_s found in current working library.
# Info: VCP2113 Module IntAdder_33_f300_uid23 found in current working library.
# Info: VCP2113 Module IntAdder_42_f300_uid15 found in current working library.
# Info: VCP2113 Module adder_subtractor found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module P_Emap_16 found in current working library.
# Info: VCP2113 Module Eight_Organizer_with_control found in current working library.
# Info: VCP2113 Module Eight_Organizer found in current working library.
# Info: VCP2113 Module FPAddSub_8_23_uid2 found in current working library.
# Unit top modules: memP decoder tb.
# $root top modules: memP decoder P_Emap_16 Eight_Organizer_with_control tb Eight_Organizer FPAddSub_8_23_uid2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'a_s' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.6 [s]
# SLP: Finished : 1.8 [s]
# SLP: 0 primitives and 13360 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27123 (96.79%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.1 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 37191 kB (elbread=1041 elab2=35448 kernel=701 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  10:39 ã, 28 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dad0c22
# KERNEL:           1 ::BETA  is 3dad0c22
# KERNEL:           2 ::BETA  is 3dad0c22
# KERNEL:           3 ::BETA  is 3dad0c22
# KERNEL:           4 ::BETA  is 3dad0c22
endsim
# KERNEL: stopped at time: 735550 ns
#  Simulation has been stopped
