// Seed: 4238654722
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  id_5(
      .id_0(""), .id_1(id_1)
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1
    , id_11,
    output logic id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  tri0  id_8,
    input  wor   id_9
);
  initial id_2 <= 1;
  module_0(
      id_11, id_11
  );
endmodule
