verilog xil_defaultlib --include "E:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/f0b6/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/66be/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/ec67/hdl" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/8713/hdl" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/7698" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleRxMCDMA_0_0/drivers/SimpleRxMCDMA_v0_4/src" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleTxMCDMA_0_0/drivers/SimpleTxMCDMA_v0_4/src" \
"../../../bd/tb/ip/tb_lmb_bram_0/sim/tb_lmb_bram_0.v" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/sim/bd_5cf0.v" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_0/sim/bd_5cf0_one_0.v" \

sv xil_defaultlib --include "E:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/f0b6/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/66be/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/ec67/hdl" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/8713/hdl" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/7698" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleRxMCDMA_0_0/drivers/SimpleRxMCDMA_v0_4/src" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleTxMCDMA_0_0/drivers/SimpleTxMCDMA_v0_4/src" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_2/sim/bd_5cf0_arsw_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_3/sim/bd_5cf0_rsw_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_4/sim/bd_5cf0_awsw_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_5/sim/bd_5cf0_wsw_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_6/sim/bd_5cf0_bsw_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_7/sim/bd_5cf0_s00mmu_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_8/sim/bd_5cf0_s00tr_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_9/sim/bd_5cf0_s00sic_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_10/sim/bd_5cf0_s00a2s_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_11/sim/bd_5cf0_sarn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_12/sim/bd_5cf0_srn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_13/sim/bd_5cf0_s01mmu_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_14/sim/bd_5cf0_s01tr_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_15/sim/bd_5cf0_s01sic_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_16/sim/bd_5cf0_s01a2s_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_17/sim/bd_5cf0_sawn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_18/sim/bd_5cf0_swn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_19/sim/bd_5cf0_sbn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_20/sim/bd_5cf0_s02mmu_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_21/sim/bd_5cf0_s02tr_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_22/sim/bd_5cf0_s02sic_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_23/sim/bd_5cf0_s02a2s_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_24/sim/bd_5cf0_sarn_1.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_25/sim/bd_5cf0_srn_1.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_26/sim/bd_5cf0_sawn_1.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_27/sim/bd_5cf0_swn_1.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_28/sim/bd_5cf0_sbn_1.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_29/sim/bd_5cf0_m00s2a_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_30/sim/bd_5cf0_m00arn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_31/sim/bd_5cf0_m00rn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_32/sim/bd_5cf0_m00awn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_33/sim/bd_5cf0_m00wn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_34/sim/bd_5cf0_m00bn_0.sv" \
"../../../bd/tb/ip/tb_axi_smc_0/bd_0/ip/ip_35/sim/bd_5cf0_m00e_0.sv" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/f0b6/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/66be/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/ec67/hdl" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/8713/hdl" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/7698" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleRxMCDMA_0_0/drivers/SimpleRxMCDMA_v0_4/src" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog" --include "../../../../MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleTxMCDMA_0_0/drivers/SimpleTxMCDMA_v0_4/src" \
"../../../bd/tb/ip/tb_axi_smc_0/sim/tb_axi_smc_0.v" \
"../../../bd/tb/ip/tb_xbar_3/sim/tb_xbar_3.v" \
"../../../bd/tb/ip/tb_xbar_4/sim/tb_xbar_4.v" \
"../../../bd/tb/ip/tb_blk_mem_gen_0_0/sim/tb_blk_mem_gen_0_0.v" \
"../../../bd/tb/ip/tb_clk_wiz_0/tb_clk_wiz_0_clk_wiz.v" \
"../../../bd/tb/ip/tb_clk_wiz_0/tb_clk_wiz_0.v" \
"../../../bd/tb/ip/tb_xbar_5/sim/tb_xbar_5.v" \
"../../../bd/tb/ip/tb_microblaze_0_xlconcat_0/sim/tb_microblaze_0_xlconcat_0.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_buffer_RAM_AUTO_1R1W.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_flow_control_loop_pipe_sequential_init.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_hls_deadlock_idx0_monitor.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_mem_m_axi.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_regslice_both.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_s_axi_ctrl_s_axi.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_2.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/81c9/hdl/verilog/SimpleRxMCDMA.v" \
"../../../bd/tb/ip/tb_SimpleRxMCDMA_0_0/sim/tb_SimpleRxMCDMA_0_0.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_buffer_RAM_AUTO_1R1W.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_flow_control_loop_pipe_sequential_init.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_hls_deadlock_idx0_monitor.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_keep_table_ROM_AUTO_1R.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_mem_m_axi.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_regslice_both.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_s_axi_ctrl_s_axi.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_SimpleTxMCDMA_Pipeline_1.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA_SimpleTxMCDMA_unsigned_int_stream_axis_0_channel_descr_t_data_mask_ROM_AUTO_1R.v" \
"../../../../MCDMA_TB.gen/sources_1/bd/tb/ipshared/40b2/hdl/verilog/SimpleTxMCDMA.v" \
"../../../bd/tb/ip/tb_SimpleTxMCDMA_0_0/sim/tb_SimpleTxMCDMA_0_0.v" \
"../../../bd/tb/ip/tb_s_arb_req_suppress_concat_0/sim/tb_s_arb_req_suppress_concat_0.v" \
"../../../bd/tb/sim/tb.v" \

verilog xil_defaultlib "glbl.v"

nosort
