#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  9 16:27:20 2023
# Process ID: 16756
# Current directory: F:/FPGA/filter_lms/filter_lms.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: F:/FPGA/filter_lms/filter_lms.runs/synth_1/Top.vds
# Journal file: F:/FPGA/filter_lms/filter_lms.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18600 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 363.363 ; gain = 91.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/Top.v:2]
INFO: [Synth 8-6157] synthesizing module 'data' [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/data.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data' (1#1) [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/data.v:2]
INFO: [Synth 8-6157] synthesizing module 'error' [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/error.v:2]
INFO: [Synth 8-6155] done synthesizing module 'error' (2#1) [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/error.v:2]
INFO: [Synth 8-6157] synthesizing module 'filter_out' [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:2]
INFO: [Synth 8-6155] done synthesizing module 'filter_out' (3#1) [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:2]
INFO: [Synth 8-6157] synthesizing module 'w_update' [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:2]
INFO: [Synth 8-6155] done synthesizing module 'w_update' (4#1) [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Top' (5#1) [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/Top.v:2]
WARNING: [Synth 8-3331] design error has unconnected port reset
WARNING: [Synth 8-3331] design error has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 419.648 ; gain = 147.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 419.648 ; gain = 147.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 419.648 ; gain = 147.371
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.648 ; gain = 147.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     47 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 16    
	               47 Bit    Registers := 1     
	               16 Bit    Registers := 16    
+---Multipliers : 
	                16x32  Multipliers := 16    
	                16x30  Multipliers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 15    
Module filter_out 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     47 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
+---Multipliers : 
	                16x30  Multipliers := 16    
Module w_update 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 16    
	               16 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v:48]
DSP Report: Generating DSP y16, operation Mode is: A*B.
DSP Report: operator y16 is absorbed into DSP y16.
DSP Report: operator y16 is absorbed into DSP y16.
DSP Report: Generating DSP y16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y16 is absorbed into DSP y16.
DSP Report: operator y16 is absorbed into DSP y16.
DSP Report: Generating DSP y15, operation Mode is: A*B.
DSP Report: operator y15 is absorbed into DSP y15.
DSP Report: operator y15 is absorbed into DSP y15.
DSP Report: Generating DSP y15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y15 is absorbed into DSP y15.
DSP Report: operator y15 is absorbed into DSP y15.
DSP Report: Generating DSP y14, operation Mode is: A*B.
DSP Report: operator y14 is absorbed into DSP y14.
DSP Report: operator y14 is absorbed into DSP y14.
DSP Report: Generating DSP y14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y14 is absorbed into DSP y14.
DSP Report: operator y14 is absorbed into DSP y14.
DSP Report: Generating DSP y13, operation Mode is: A*B.
DSP Report: operator y13 is absorbed into DSP y13.
DSP Report: operator y13 is absorbed into DSP y13.
DSP Report: Generating DSP y13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y13 is absorbed into DSP y13.
DSP Report: operator y13 is absorbed into DSP y13.
DSP Report: Generating DSP y12, operation Mode is: A*B.
DSP Report: operator y12 is absorbed into DSP y12.
DSP Report: operator y12 is absorbed into DSP y12.
DSP Report: Generating DSP y12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y12 is absorbed into DSP y12.
DSP Report: operator y12 is absorbed into DSP y12.
DSP Report: Generating DSP y11, operation Mode is: A*B.
DSP Report: operator y11 is absorbed into DSP y11.
DSP Report: operator y11 is absorbed into DSP y11.
DSP Report: Generating DSP y11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y11 is absorbed into DSP y11.
DSP Report: operator y11 is absorbed into DSP y11.
DSP Report: Generating DSP y10, operation Mode is: A*B.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: Generating DSP y10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: Generating DSP y9, operation Mode is: A*B.
DSP Report: operator y9 is absorbed into DSP y9.
DSP Report: operator y9 is absorbed into DSP y9.
DSP Report: Generating DSP y9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y9 is absorbed into DSP y9.
DSP Report: operator y9 is absorbed into DSP y9.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y16, operation Mode is: A*B.
DSP Report: operator y16 is absorbed into DSP y16.
DSP Report: operator y16 is absorbed into DSP y16.
DSP Report: Generating DSP y16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y16 is absorbed into DSP y16.
DSP Report: operator y16 is absorbed into DSP y16.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:66]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:68]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:70]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:72]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:73]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:74]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:75]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:76]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:77]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:78]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:80]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v:81]
DSP Report: Generating DSP w_update_0/w_02, operation Mode is: A*B2.
DSP Report: register data_0/x0_reg is absorbed into DSP w_update_0/w_02.
DSP Report: operator w_update_0/w_02 is absorbed into DSP w_update_0/w_02.
DSP Report: Generating DSP w_update_0/w_01, operation Mode is: A*B.
DSP Report: operator w_update_0/w_01 is absorbed into DSP w_update_0/w_01.
DSP Report: operator w_update_0/w_01 is absorbed into DSP w_update_0/w_01.
DSP Report: Generating DSP w_update_0/w_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_01 is absorbed into DSP w_update_0/w_01.
DSP Report: operator w_update_0/w_01 is absorbed into DSP w_update_0/w_01.
DSP Report: Generating DSP w_update_0/w_12, operation Mode is: A*B''.
DSP Report: register data_0/x0_reg is absorbed into DSP w_update_0/w_12.
DSP Report: register data_0/x1_reg is absorbed into DSP w_update_0/w_12.
DSP Report: operator w_update_0/w_12 is absorbed into DSP w_update_0/w_12.
DSP Report: Generating DSP w_update_0/w_11, operation Mode is: A*B.
DSP Report: operator w_update_0/w_11 is absorbed into DSP w_update_0/w_11.
DSP Report: operator w_update_0/w_11 is absorbed into DSP w_update_0/w_11.
DSP Report: Generating DSP w_update_0/w_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_11 is absorbed into DSP w_update_0/w_11.
DSP Report: operator w_update_0/w_11 is absorbed into DSP w_update_0/w_11.
DSP Report: Generating DSP w_update_0/w_22, operation Mode is: A*BCIN''.
DSP Report: register data_0/x1_reg is absorbed into DSP w_update_0/w_22.
DSP Report: register data_0/x2_reg is absorbed into DSP w_update_0/w_22.
DSP Report: operator w_update_0/w_22 is absorbed into DSP w_update_0/w_22.
DSP Report: Generating DSP w_update_0/w_21, operation Mode is: A*B.
DSP Report: operator w_update_0/w_21 is absorbed into DSP w_update_0/w_21.
DSP Report: operator w_update_0/w_21 is absorbed into DSP w_update_0/w_21.
DSP Report: Generating DSP w_update_0/w_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_21 is absorbed into DSP w_update_0/w_21.
DSP Report: operator w_update_0/w_21 is absorbed into DSP w_update_0/w_21.
DSP Report: Generating DSP w_update_0/w_32, operation Mode is: A*BCIN2.
DSP Report: register data_0/x3_reg is absorbed into DSP w_update_0/w_32.
DSP Report: operator w_update_0/w_32 is absorbed into DSP w_update_0/w_32.
DSP Report: Generating DSP w_update_0/w_31, operation Mode is: A*B.
DSP Report: operator w_update_0/w_31 is absorbed into DSP w_update_0/w_31.
DSP Report: operator w_update_0/w_31 is absorbed into DSP w_update_0/w_31.
DSP Report: Generating DSP w_update_0/w_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_31 is absorbed into DSP w_update_0/w_31.
DSP Report: operator w_update_0/w_31 is absorbed into DSP w_update_0/w_31.
DSP Report: Generating DSP w_update_0/w_42, operation Mode is: A*BCIN2.
DSP Report: register data_0/x4_reg is absorbed into DSP w_update_0/w_42.
DSP Report: operator w_update_0/w_42 is absorbed into DSP w_update_0/w_42.
DSP Report: Generating DSP w_update_0/w_41, operation Mode is: A*B.
DSP Report: operator w_update_0/w_41 is absorbed into DSP w_update_0/w_41.
DSP Report: operator w_update_0/w_41 is absorbed into DSP w_update_0/w_41.
DSP Report: Generating DSP w_update_0/w_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_41 is absorbed into DSP w_update_0/w_41.
DSP Report: operator w_update_0/w_41 is absorbed into DSP w_update_0/w_41.
DSP Report: Generating DSP w_update_0/w_52, operation Mode is: A*BCIN2.
DSP Report: register data_0/x5_reg is absorbed into DSP w_update_0/w_52.
DSP Report: operator w_update_0/w_52 is absorbed into DSP w_update_0/w_52.
DSP Report: Generating DSP w_update_0/w_51, operation Mode is: A*B.
DSP Report: operator w_update_0/w_51 is absorbed into DSP w_update_0/w_51.
DSP Report: operator w_update_0/w_51 is absorbed into DSP w_update_0/w_51.
DSP Report: Generating DSP w_update_0/w_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_51 is absorbed into DSP w_update_0/w_51.
DSP Report: operator w_update_0/w_51 is absorbed into DSP w_update_0/w_51.
DSP Report: Generating DSP w_update_0/w_62, operation Mode is: A*BCIN2.
DSP Report: register data_0/x6_reg is absorbed into DSP w_update_0/w_62.
DSP Report: operator w_update_0/w_62 is absorbed into DSP w_update_0/w_62.
DSP Report: Generating DSP w_update_0/w_61, operation Mode is: A*B.
DSP Report: operator w_update_0/w_61 is absorbed into DSP w_update_0/w_61.
DSP Report: operator w_update_0/w_61 is absorbed into DSP w_update_0/w_61.
DSP Report: Generating DSP w_update_0/w_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_61 is absorbed into DSP w_update_0/w_61.
DSP Report: operator w_update_0/w_61 is absorbed into DSP w_update_0/w_61.
DSP Report: Generating DSP w_update_0/w_72, operation Mode is: A*BCIN2.
DSP Report: register data_0/x7_reg is absorbed into DSP w_update_0/w_72.
DSP Report: operator w_update_0/w_72 is absorbed into DSP w_update_0/w_72.
DSP Report: Generating DSP w_update_0/w_71, operation Mode is: A*B.
DSP Report: operator w_update_0/w_71 is absorbed into DSP w_update_0/w_71.
DSP Report: operator w_update_0/w_71 is absorbed into DSP w_update_0/w_71.
DSP Report: Generating DSP w_update_0/w_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_71 is absorbed into DSP w_update_0/w_71.
DSP Report: operator w_update_0/w_71 is absorbed into DSP w_update_0/w_71.
DSP Report: Generating DSP w_update_0/w_82, operation Mode is: A*BCIN2.
DSP Report: register data_0/x8_reg is absorbed into DSP w_update_0/w_82.
DSP Report: operator w_update_0/w_82 is absorbed into DSP w_update_0/w_82.
DSP Report: Generating DSP w_update_0/w_81, operation Mode is: A*B.
DSP Report: operator w_update_0/w_81 is absorbed into DSP w_update_0/w_81.
DSP Report: operator w_update_0/w_81 is absorbed into DSP w_update_0/w_81.
DSP Report: Generating DSP w_update_0/w_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_81 is absorbed into DSP w_update_0/w_81.
DSP Report: operator w_update_0/w_81 is absorbed into DSP w_update_0/w_81.
DSP Report: Generating DSP w_update_0/w_92, operation Mode is: A*BCIN2.
DSP Report: register data_0/x9_reg is absorbed into DSP w_update_0/w_92.
DSP Report: operator w_update_0/w_92 is absorbed into DSP w_update_0/w_92.
DSP Report: Generating DSP w_update_0/w_91, operation Mode is: A*B.
DSP Report: operator w_update_0/w_91 is absorbed into DSP w_update_0/w_91.
DSP Report: operator w_update_0/w_91 is absorbed into DSP w_update_0/w_91.
DSP Report: Generating DSP w_update_0/w_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_91 is absorbed into DSP w_update_0/w_91.
DSP Report: operator w_update_0/w_91 is absorbed into DSP w_update_0/w_91.
DSP Report: Generating DSP w_update_0/w_102, operation Mode is: A*BCIN2.
DSP Report: register data_0/x10_reg is absorbed into DSP w_update_0/w_102.
DSP Report: operator w_update_0/w_102 is absorbed into DSP w_update_0/w_102.
DSP Report: Generating DSP w_update_0/w_101, operation Mode is: A*B.
DSP Report: operator w_update_0/w_101 is absorbed into DSP w_update_0/w_101.
DSP Report: operator w_update_0/w_101 is absorbed into DSP w_update_0/w_101.
DSP Report: Generating DSP w_update_0/w_101, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_101 is absorbed into DSP w_update_0/w_101.
DSP Report: operator w_update_0/w_101 is absorbed into DSP w_update_0/w_101.
DSP Report: Generating DSP w_update_0/w_112, operation Mode is: A*BCIN2.
DSP Report: register data_0/x11_reg is absorbed into DSP w_update_0/w_112.
DSP Report: operator w_update_0/w_112 is absorbed into DSP w_update_0/w_112.
DSP Report: Generating DSP w_update_0/w_111, operation Mode is: A*B.
DSP Report: operator w_update_0/w_111 is absorbed into DSP w_update_0/w_111.
DSP Report: operator w_update_0/w_111 is absorbed into DSP w_update_0/w_111.
DSP Report: Generating DSP w_update_0/w_111, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_111 is absorbed into DSP w_update_0/w_111.
DSP Report: operator w_update_0/w_111 is absorbed into DSP w_update_0/w_111.
DSP Report: Generating DSP w_update_0/w_122, operation Mode is: A*BCIN2.
DSP Report: register data_0/x12_reg is absorbed into DSP w_update_0/w_122.
DSP Report: operator w_update_0/w_122 is absorbed into DSP w_update_0/w_122.
DSP Report: Generating DSP w_update_0/w_121, operation Mode is: A*B.
DSP Report: operator w_update_0/w_121 is absorbed into DSP w_update_0/w_121.
DSP Report: operator w_update_0/w_121 is absorbed into DSP w_update_0/w_121.
DSP Report: Generating DSP w_update_0/w_121, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_121 is absorbed into DSP w_update_0/w_121.
DSP Report: operator w_update_0/w_121 is absorbed into DSP w_update_0/w_121.
DSP Report: Generating DSP w_update_0/w_132, operation Mode is: A*BCIN2.
DSP Report: register data_0/x13_reg is absorbed into DSP w_update_0/w_132.
DSP Report: operator w_update_0/w_132 is absorbed into DSP w_update_0/w_132.
DSP Report: Generating DSP w_update_0/w_131, operation Mode is: A*B.
DSP Report: operator w_update_0/w_131 is absorbed into DSP w_update_0/w_131.
DSP Report: operator w_update_0/w_131 is absorbed into DSP w_update_0/w_131.
DSP Report: Generating DSP w_update_0/w_131, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_131 is absorbed into DSP w_update_0/w_131.
DSP Report: operator w_update_0/w_131 is absorbed into DSP w_update_0/w_131.
DSP Report: Generating DSP w_update_0/w_142, operation Mode is: A*BCIN2.
DSP Report: register data_0/x14_reg is absorbed into DSP w_update_0/w_142.
DSP Report: operator w_update_0/w_142 is absorbed into DSP w_update_0/w_142.
DSP Report: Generating DSP w_update_0/w_141, operation Mode is: A*B.
DSP Report: operator w_update_0/w_141 is absorbed into DSP w_update_0/w_141.
DSP Report: operator w_update_0/w_141 is absorbed into DSP w_update_0/w_141.
DSP Report: Generating DSP w_update_0/w_141, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_141 is absorbed into DSP w_update_0/w_141.
DSP Report: operator w_update_0/w_141 is absorbed into DSP w_update_0/w_141.
DSP Report: Generating DSP w_update_0/w_152, operation Mode is: A*BCIN2.
DSP Report: register data_0/x15_reg is absorbed into DSP w_update_0/w_152.
DSP Report: operator w_update_0/w_152 is absorbed into DSP w_update_0/w_152.
DSP Report: Generating DSP w_update_0/w_151, operation Mode is: A*B.
DSP Report: operator w_update_0/w_151 is absorbed into DSP w_update_0/w_151.
DSP Report: operator w_update_0/w_151 is absorbed into DSP w_update_0/w_151.
DSP Report: Generating DSP w_update_0/w_151, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w_update_0/w_151 is absorbed into DSP w_update_0/w_151.
DSP Report: operator w_update_0/w_151 is absorbed into DSP w_update_0/w_151.
WARNING: [Synth 8-3331] design Top has unconnected port xn[15]
WARNING: [Synth 8-3331] design Top has unconnected port xn[14]
WARNING: [Synth 8-3331] design Top has unconnected port dn[15]
WARNING: [Synth 8-3331] design Top has unconnected port dn[14]
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[0]' (FDSE) to 'w_update_0/mu_reg[3]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[1]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[2]' (FDSE) to 'w_update_0/mu_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w_update_0/mu_reg[3] )
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[4]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[5]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[6]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[7]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[8]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[9]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[10]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[11]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[12]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[13]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_update_0/mu_reg[14]' (FDRE) to 'w_update_0/mu_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_update_0/mu_reg[15] )
INFO: [Synth 8-3886] merging instance 'data_0/x0_reg[0]' (FDR) to 'data_0/x0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x0_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_0/x0_reg[1]' (FDR) to 'data_0/x2_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x1_reg[1]' (FDR) to 'data_0/x2_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x1_reg[0]' (FDR) to 'data_0/x2_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x2_reg[0]' (FDR) to 'data_0/x2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x2_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_0/x2_reg[1]' (FDR) to 'data_0/x4_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x3_reg[1]' (FDR) to 'data_0/x4_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x3_reg[0]' (FDR) to 'data_0/x4_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x4_reg[0]' (FDR) to 'data_0/x4_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x4_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_0/x4_reg[1]' (FDR) to 'data_0/x6_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x5_reg[1]' (FDR) to 'data_0/x6_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x5_reg[0]' (FDR) to 'data_0/x6_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x6_reg[0]' (FDR) to 'data_0/x6_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x6_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_0/x6_reg[1]' (FDR) to 'data_0/x9_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x7_reg[1]' (FDR) to 'data_0/x9_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x7_reg[0]' (FDR) to 'data_0/x9_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x8_reg[1]' (FDR) to 'data_0/x9_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x8_reg[0]' (FDR) to 'data_0/x9_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x9_reg[0]' (FDR) to 'data_0/x9_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x9_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_0/x9_reg[1]' (FDR) to 'data_0/x11_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x10_reg[1]' (FDR) to 'data_0/x11_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x10_reg[0]' (FDR) to 'data_0/x11_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x11_reg[0]' (FDR) to 'data_0/x11_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x11_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_0/x11_reg[1]' (FDR) to 'data_0/x13_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x12_reg[1]' (FDR) to 'data_0/x13_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x12_reg[0]' (FDR) to 'data_0/x13_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x13_reg[0]' (FDR) to 'data_0/x13_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x13_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_0/x13_reg[1]' (FDR) to 'data_0/x15_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x14_reg[1]' (FDR) to 'data_0/x15_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x14_reg[0]' (FDR) to 'data_0/x15_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_0/x15_reg[0]' (FDR) to 'data_0/x15_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_0/x15_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_out  | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|data        | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|data        | A*B''          | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN''       | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | A*BCIN2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   199|
|3     |DSP48E1 |    80|
|4     |LUT1    |    17|
|5     |LUT2    |   494|
|6     |LUT3    |   244|
|7     |LUT4    |   208|
|8     |LUT5    |    33|
|9     |LUT6    |    40|
|10    |FDRE    |   740|
|11    |IBUF    |    30|
|12    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |  2102|
|2     |  error_0      |error      |     4|
|3     |  data_0       |data       |   196|
|4     |  filter_out_0 |filter_out |   656|
|5     |  w_update_0   |w_update   |  1199|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 609.035 ; gain = 336.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 672.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.488 ; gain = 400.211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 672.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/filter_lms/filter_lms.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 16:27:33 2023...
