library ieee;
use ieee.std_logic_1164.all;

entity fullAdderModule is 
	port( A, B, Cin : in std_logic;
			S, Cout : out std_logic);
	end fullAdderModule;
	
architecture bhv of fullAdderModule is
	begin
		sum <= (A xor B) xor Cin;
		Cout <= ((A xor B) and Cin) or (A and B);
	end
end bhv