verilog work "../../Lab3/LabProject2/hex_to_7segment.v"
