Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 04:59:49 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #1                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                                  6.250 |              6.250 |
| Path Delay                |                0.743 |                                                                                                                                                                                                                                                                                                                                                                                 41.285 |              0.595 |
| Logic Delay               | 0.099(14%)           | 8.399(21%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(17%)         |
| Net Delay                 | 0.644(86%)           | 32.886(79%)                                                                                                                                                                                                                                                                                                                                                                            | 0.499(83%)         |
| Clock Skew                |               -0.005 |                                                                                                                                                                                                                                                                                                                                                                                  0.020 |             -0.340 |
| Slack                     |                5.494 |                                                                                                                                                                                                                                                                                                                                                                                -35.023 |              5.306 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 2% x 0%              | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    470 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     54 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[293]/C    | muon_cand_18.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_18.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[248]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                               Path #2                                                                                                                                                                              | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                              6.250 |              6.250 |
| Path Delay                |                0.743 |                                                                                                                                                                                                                                                                                                                                                             40.987 |              0.305 |
| Logic Delay               | 0.099(14%)           | 8.038(20%)                                                                                                                                                                                                                                                                                                                                                         | 0.097(32%)         |
| Net Delay                 | 0.644(86%)           | 32.949(80%)                                                                                                                                                                                                                                                                                                                                                        | 0.208(68%)         |
| Clock Skew                |               -0.005 |                                                                                                                                                                                                                                                                                                                                                             -0.273 |             -0.027 |
| Slack                     |                5.494 |                                                                                                                                                                                                                                                                                                                                                            -35.018 |              5.910 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 2% x 0%              | 18% x 9%                                                                                                                                                                                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                470 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                 54 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[293]/C    | muon_cand_18.pt[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_18.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_2[241]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                      Path #3                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                             6.250 |              6.250 |
| Path Delay                |                0.743 |                                                                                                                                                                                                                                                                                                                                                                            41.033 |              0.634 |
| Logic Delay               | 0.099(14%)           | 8.538(21%)                                                                                                                                                                                                                                                                                                                                                                        | 0.093(15%)         |
| Net Delay                 | 0.644(86%)           | 32.495(79%)                                                                                                                                                                                                                                                                                                                                                                       | 0.541(85%)         |
| Clock Skew                |               -0.005 |                                                                                                                                                                                                                                                                                                                                                                            -0.221 |             -0.080 |
| Slack                     |                5.494 |                                                                                                                                                                                                                                                                                                                                                                           -35.012 |              5.527 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 2% x 0%              | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                            | (1, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                               478 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                54 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[293]/C    | muon_cand_18.pt[1]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_18.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[250]/D   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                      Path #4                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                             6.250 |              6.250 |
| Path Delay                |                0.743 |                                                                                                                                                                                                                                                                                                                                                                            41.051 |              0.345 |
| Logic Delay               | 0.099(14%)           | 8.200(20%)                                                                                                                                                                                                                                                                                                                                                                        | 0.093(27%)         |
| Net Delay                 | 0.644(86%)           | 32.851(80%)                                                                                                                                                                                                                                                                                                                                                                       | 0.252(73%)         |
| Clock Skew                |               -0.005 |                                                                                                                                                                                                                                                                                                                                                                            -0.192 |             -0.035 |
| Slack                     |                5.494 |                                                                                                                                                                                                                                                                                                                                                                           -35.001 |              5.862 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 2% x 0%              | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                               469 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                54 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[293]/C    | muon_cand_18.pt[1]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_18.pt[1]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[246]/D   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                Path #5                                                                                                                                                                                                | WorstPath from Dst |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                                                 6.250 |              6.250 |
| Path Delay                |                0.739 |                                                                                                                                                                                                                                                                                                                                                                                                41.171 |              0.585 |
| Logic Delay               | 0.096(13%)           | 9.329(23%)                                                                                                                                                                                                                                                                                                                                                                                            | 0.096(17%)         |
| Net Delay                 | 0.643(87%)           | 31.842(77%)                                                                                                                                                                                                                                                                                                                                                                                           | 0.489(83%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                                -0.066 |             -0.235 |
| Slack                     |                5.455 |                                                                                                                                                                                                                                                                                                                                                                                               -34.995 |              5.422 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                       |                    |
| Bounding Box Size         | 1% x 0%              | 21% x 9%                                                                                                                                                                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (1, 1)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                   456 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                          | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     3 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                    57 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[372]/C    | muon_cand_23.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_23.pt[0]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2[245]/D   |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                      Path #6                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                             6.250 |              6.250 |
| Path Delay                |                0.743 |                                                                                                                                                                                                                                                                                                                                                                            41.015 |              0.619 |
| Logic Delay               | 0.099(14%)           | 8.385(21%)                                                                                                                                                                                                                                                                                                                                                                        | 0.093(16%)         |
| Net Delay                 | 0.644(86%)           | 32.630(79%)                                                                                                                                                                                                                                                                                                                                                                       | 0.526(84%)         |
| Clock Skew                |               -0.005 |                                                                                                                                                                                                                                                                                                                                                                            -0.220 |             -0.161 |
| Slack                     |                5.494 |                                                                                                                                                                                                                                                                                                                                                                           -34.993 |              5.462 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 2% x 0%              | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                               469 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                54 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[293]/C    | muon_cand_18.pt[1]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_18.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[242]/D   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                      Path #7                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                             6.250 |              6.250 |
| Path Delay                |                0.743 |                                                                                                                                                                                                                                                                                                                                                                            41.095 |              0.434 |
| Logic Delay               | 0.099(14%)           | 8.396(21%)                                                                                                                                                                                                                                                                                                                                                                        | 0.096(23%)         |
| Net Delay                 | 0.644(86%)           | 32.699(79%)                                                                                                                                                                                                                                                                                                                                                                       | 0.338(77%)         |
| Clock Skew                |               -0.005 |                                                                                                                                                                                                                                                                                                                                                                            -0.139 |             -0.156 |
| Slack                     |                5.494 |                                                                                                                                                                                                                                                                                                                                                                           -34.992 |              5.651 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 2% x 0%              | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                               469 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                54 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[293]/C    | muon_cand_18.pt[1]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_18.pt[1]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[255]/D   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                              Path #8                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                0.739 |                                                                                                                                                                                                                                                                                                                                                                                           41.085 |              0.583 |
| Logic Delay               | 0.096(13%)           | 9.458(24%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(17%)         |
| Net Delay                 | 0.643(87%)           | 31.627(76%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.487(83%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                           -0.136 |             -0.162 |
| Slack                     |                5.455 |                                                                                                                                                                                                                                                                                                                                                                                          -34.979 |              5.496 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%              | 21% x 9%                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (1, 1)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                              455 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                3 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               57 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[372]/C    | muon_cand_23.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_23.pt[0]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[251]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                 Path #9                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                   6.250 |              6.250 |
| Path Delay                |                0.739 |                                                                                                                                                                                                                                                                                                                                                                  41.145 |              0.520 |
| Logic Delay               | 0.096(13%)           | 8.141(20%)                                                                                                                                                                                                                                                                                                                                                              | 0.096(19%)         |
| Net Delay                 | 0.643(87%)           | 33.004(80%)                                                                                                                                                                                                                                                                                                                                                             | 0.424(81%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                  -0.074 |             -0.233 |
| Slack                     |                5.455 |                                                                                                                                                                                                                                                                                                                                                                 -34.977 |              5.489 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 1% x 0%              | 17% x 10%                                                                                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (1, 1)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                     450 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                      57 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[372]/C    | muon_cand_23.pt[0]/C                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_23.pt[0]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[247]/D   |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                   Path #10                                                                                                                                                                                   | WorstPath from Dst |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                                                                                                                                                                        6.250 |              6.250 |
| Path Delay                |                0.743 |                                                                                                                                                                                                                                                                                                                                                                       41.146 |              0.345 |
| Logic Delay               | 0.099(14%)           | 8.013(20%)                                                                                                                                                                                                                                                                                                                                                                   | 0.096(28%)         |
| Net Delay                 | 0.644(86%)           | 33.133(80%)                                                                                                                                                                                                                                                                                                                                                                  | 0.249(72%)         |
| Clock Skew                |               -0.005 |                                                                                                                                                                                                                                                                                                                                                                       -0.059 |             -0.351 |
| Slack                     |                5.494 |                                                                                                                                                                                                                                                                                                                                                                      -34.963 |              5.546 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 2% x 0%              | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                          473 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT3 LUT6 LUT6 LUT2 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                           54 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[293]/C    | muon_cand_18.pt[1]/C                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_18.pt[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_2[243]/D   |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 3 | 6 |  7 | 8 | 9 | 10 | 11 | 12 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 28 | 29 | 30 | 33 | 34 | 35 | 37 | 38 | 41 | 42 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 52 | 53 | 55 | 56 | 58 | 59 | 60 | 63 | 64 | 65 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 75 | 76 |
+-----------------+-------------+-----+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 744 | 2 | 2 | 10 | 1 | 2 |  1 |  4 | 10 |  5 |  4 |  2 |  5 |  2 |  4 |  5 |  3 |  5 |  3 | 12 |  6 |  1 |  9 |  8 |  1 |  2 |  5 |  2 | 21 |  6 |  4 |  1 | 11 |  4 |  1 |  9 |  1 |  1 |  6 |  1 |  4 |  1 |  6 |  2 |  2 | 19 |  8 |  4 |  1 |  9 |  1 |  3 |  4 |  2 |  5 |  1 |  1 |  1 |
+-----------------+-------------+-----+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.70 |           3.79 |           36702 | 0(0.0%) | 527(2.2%) | 1118(4.7%) | 2895(12.2%) | 5479(23.0%) | 13792(57.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq160retfan16_rev_1 |   -^ |           4.69 |           23485 | 0(0.0%) | 518(2.2%) | 1096(4.7%) | 2771(11.8%) | 5406(23.0%) | 13694(58.3%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       133% | (CLEL_R_X79Y431,CLEL_R_X94Y462) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.49149 | 83%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |       138% | (CLEM_X80Y427,CLEM_X87Y442)     | muon_sorter_1(94%)              |            0% |        5.2276 | 96%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                5 |       109% | (CLEL_R_X81Y382,CLEM_X96Y413)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       4.69199 | 88%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                5 |       102% | (CLEL_R_X79Y383,CLEL_R_X94Y414) | muon_sorter_1(91%),wrapper(8%)  |            0% |       4.75725 | 90%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.565% | (CLEM_X64Y388,CLEM_X95Y419)    | muon_sorter_1(87%),wrapper(12%) |            0% |       3.42976 | 64%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                6 |           1.239% | (CLEM_X64Y388,CLEM_X95Y451)    | muon_sorter_1(85%),wrapper(14%) |            0% |       3.10476 | 58%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.100% | (CLEM_X64Y394,CLEM_X95Y457)    | muon_sorter_1(83%),wrapper(16%) |            0% |       3.02043 | 56%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                6 |           1.206% | (CLEM_X66Y369,CLEM_X97Y432)    | muon_sorter_1(75%),wrapper(24%) |            0% |       2.92146 | 54%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.312% | (CLEM_X80Y388,CLEM_X95Y419)    | muon_sorter_1(88%),wrapper(11%) |            0% |       4.56613 | 87%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.774% | (CLEL_R_X72Y383,CLEM_X95Y462)  | muon_sorter_1(82%),wrapper(17%) |            0% |       4.05986 | 76%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.456% | (CLEL_R_X72Y418,CLEM_X87Y449)  | muon_sorter_1(88%),wrapper(11%) |            0% |       3.83909 | 71%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.630% | (CLEM_X80Y378,CLEM_X95Y425)    | muon_sorter_1(87%),wrapper(12%) |            0% |       4.38653 | 83%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.945% | (CLEM_X76Y377,CLEM_R_X107Y440) | muon_sorter_1(87%),wrapper(12%) |            0% |       3.04451 | 57%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.468% | (CLEM_X64Y383,CLEM_X95Y478)    | muon_sorter_1(71%),wrapper(28%) |            0% |        2.8564 | 53%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.494% | (CLEM_X64Y377,CLEM_X95Y472)    | muon_sorter_1(75%),wrapper(24%) |            0% |        2.9528 | 55%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.511% | (CLEM_X66Y373,CLEM_X97Y468)    | muon_sorter_1(75%),wrapper(24%) |            0% |       3.00018 | 56%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        85% | (CLEM_X92Y412,CLEM_X95Y415)   | muon_sorter_1(82%),wrapper(17%) |            0% |       4.66964 | 99%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X92Y408,CLEM_X95Y411)   | muon_sorter_1(94%)              |            0% |       5.05357 | 98%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        88% | (CLEM_X76Y432,CLEL_R_X79Y435) | muon_sorter_1(98%)              |            0% |       3.28646 | 59%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                2 |        87% | (CLEM_X76Y428,CLEL_R_X79Y431) | muon_sorter_1(96%)              |            0% |        4.9375 | 92%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X76Y424,CLEL_R_X79Y427) | muon_sorter_1(98%)              |            0% |       5.34896 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X94Y446,CLEM_X95Y447)   | muon_sorter_1(84%),wrapper(15%) |            0% |        4.9375 | 93%          | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X92Y442,CLEM_X93Y443)   | muon_sorter_1(100%)             |            0% |        5.0625 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X90Y438,CLEM_X91Y439)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.59375 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X84Y434,CLEM_X85Y435)   | muon_sorter_1(97%)              |            0% |       5.45833 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        86% | (CLEM_X86Y434,CLEM_X87Y435)   | muon_sorter_1(95%)              |            0% |       5.58333 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |        85% | (CLEM_X80Y412,CLEM_X87Y419)   | muon_sorter_1(83%),wrapper(16%) |            0% |       4.21979 | 78%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |        85% | (CLEM_X80Y396,CLEM_X87Y403)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.74583 | 88%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X82Y434   | 505             | 482          | 89%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y436   | 505             | 480          | 89%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y435   | 505             | 481          | 89%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X83Y435 | 512             | 481          | 88%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X83Y434 | 512             | 482          | 87%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X84Y435   | 513             | 481          | 86%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X83Y436 | 512             | 480          | 86%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X81Y435 | 504             | 481          | 85%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X81Y434 | 504             | 482          | 85%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X83Y437 | 512             | 479          | 85%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X82Y411   | 505             | 506          | 73%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X81Y411 | 504             | 506          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y410   | 505             | 507          | 71%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X82Y411 | 507             | 506          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X82Y410 | 507             | 507          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X81Y411   | 502             | 506          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X82Y409 | 507             | 508          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y409   | 505             | 508          | 69%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X80Y411 | 501             | 506          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X81Y414 | 504             | 503          | 69%                  | muon_sorter_1(69%),wrapper(30%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


