<stg><name>sha256_update</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:0  %ctx_datalen_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_datalen_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
:1  %ctx_bitlen_0 = alloca i64

]]></Node>
<StgValue><ssdm name="ctx_bitlen_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:2  %ctx_state_7_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_7_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:3  %ctx_state_6_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_6_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:4  %ctx_state_5_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_5_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:5  %ctx_state_4_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_4_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:6  %ctx_state_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_3_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:7  %ctx_state_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_2_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:8  %ctx_state_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_1_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:9  %ctx_state_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_state_0_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %len_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %len)

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %data_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_offset)

]]></Node>
<StgValue><ssdm name="data_offset_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
:13  %sext_ln63 = sext i32 %data_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:14  %trunc_ln60 = trunc i64 %len_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:15  %data_addr = getelementptr i8* %data, i64 %sext_ln63

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 1779033703, i32* %ctx_state_0_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 -1150833019, i32* %ctx_state_1_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 1013904242, i32* %ctx_state_2_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 -1521486534, i32* %ctx_state_3_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  store i32 1359893119, i32* %ctx_state_4_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  store i32 -1694144372, i32* %ctx_state_5_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  store i32 528734635, i32* %ctx_state_6_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store i32 1541459225, i32* %ctx_state_7_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  store i64 0, i64* %ctx_bitlen_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  store i32 0, i32* %ctx_datalen_0

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i8* %data, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:0  %i_0 = phi i64 [ 0, %0 ], [ %i, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %icmp_ln61 = icmp eq i64 %i_0, %len_read

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %i = add i64 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %icmp_ln61, label %3, label %1

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:1  %data_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_read"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_datalen_0_load_1 = load i32* %ctx_datalen_0

]]></Node>
<StgValue><ssdm name="ctx_datalen_0_load_1"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %ctx_bitlen_0_load_1 = load i64* %ctx_bitlen_0

]]></Node>
<StgValue><ssdm name="ctx_bitlen_0_load_1"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %ctx_state_7_0_load = load i32* %ctx_state_7_0

]]></Node>
<StgValue><ssdm name="ctx_state_7_0_load"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %ctx_state_6_0_load = load i32* %ctx_state_6_0

]]></Node>
<StgValue><ssdm name="ctx_state_6_0_load"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %ctx_state_5_0_load = load i32* %ctx_state_5_0

]]></Node>
<StgValue><ssdm name="ctx_state_5_0_load"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %ctx_state_4_0_load = load i32* %ctx_state_4_0

]]></Node>
<StgValue><ssdm name="ctx_state_4_0_load"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %ctx_state_3_0_load = load i32* %ctx_state_3_0

]]></Node>
<StgValue><ssdm name="ctx_state_3_0_load"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %ctx_state_2_0_load = load i32* %ctx_state_2_0

]]></Node>
<StgValue><ssdm name="ctx_state_2_0_load"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %ctx_state_1_0_load = load i32* %ctx_state_1_0

]]></Node>
<StgValue><ssdm name="ctx_state_1_0_load"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:9  %ctx_state_0_0_load = load i32* %ctx_state_0_0

]]></Node>
<StgValue><ssdm name="ctx_state_0_0_load"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:10  %mrv_s = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %ctx_datalen_0_load_1, 0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="352" op_0_bw="352" op_1_bw="64">
<![CDATA[
:11  %mrv_1 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i64 %ctx_bitlen_0_load_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:12  %mrv_2 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %ctx_state_0_0_load, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:13  %mrv_3 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %ctx_state_1_0_load, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:14  %mrv_4 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %ctx_state_2_0_load, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:15  %mrv_5 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %ctx_state_3_0_load, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:16  %mrv_6 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %ctx_state_4_0_load, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:17  %mrv_7 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %ctx_state_5_0_load, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:18  %mrv_8 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %ctx_state_6_0_load, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="352" op_0_bw="352" op_1_bw="32">
<![CDATA[
:19  %mrv_9 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %ctx_state_7_0_load, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="352">
<![CDATA[
:20  ret { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_datalen_0_load = load i32* %ctx_datalen_0

]]></Node>
<StgValue><ssdm name="ctx_datalen_0_load"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln63 = zext i32 %ctx_datalen_0_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="ctx_data_addr"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:4  store i8 %data_addr_read, i8* %ctx_data_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln64 = add i32 %ctx_datalen_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln65 = icmp eq i32 %add_ln64, 64

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln65, label %2, label %.._crit_edge.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge.backedge_crit_edge:0  store i32 %add_ln64, i32* %ctx_datalen_0

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.backedge_crit_edge:1  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %ctx_state_7_0_load_1 = load i32* %ctx_state_7_0

]]></Node>
<StgValue><ssdm name="ctx_state_7_0_load_1"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %ctx_state_6_0_load_1 = load i32* %ctx_state_6_0

]]></Node>
<StgValue><ssdm name="ctx_state_6_0_load_1"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %ctx_state_5_0_load_1 = load i32* %ctx_state_5_0

]]></Node>
<StgValue><ssdm name="ctx_state_5_0_load_1"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %ctx_state_4_0_load_1 = load i32* %ctx_state_4_0

]]></Node>
<StgValue><ssdm name="ctx_state_4_0_load_1"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %ctx_state_3_0_load_1 = load i32* %ctx_state_3_0

]]></Node>
<StgValue><ssdm name="ctx_state_3_0_load_1"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %ctx_state_2_0_load_1 = load i32* %ctx_state_2_0

]]></Node>
<StgValue><ssdm name="ctx_state_2_0_load_1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %ctx_state_1_0_load_1 = load i32* %ctx_state_1_0

]]></Node>
<StgValue><ssdm name="ctx_state_1_0_load_1"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %ctx_state_0_0_load_1 = load i32* %ctx_state_0_0

]]></Node>
<StgValue><ssdm name="ctx_state_0_0_load_1"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="0">
<![CDATA[
:9  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:28  store i32 0, i32* %ctx_datalen_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %ctx_bitlen_0_load = load i64* %ctx_bitlen_0

]]></Node>
<StgValue><ssdm name="ctx_bitlen_0_load"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="0">
<![CDATA[
:9  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="256">
<![CDATA[
:10  %ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="256">
<![CDATA[
:11  %ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="256">
<![CDATA[
:12  %ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="256">
<![CDATA[
:13  %ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="256">
<![CDATA[
:14  %ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="256">
<![CDATA[
:15  %ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="256">
<![CDATA[
:16  %ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="256">
<![CDATA[
:17  %ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %add_ln67 = add i64 %ctx_bitlen_0_load, 512

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  store i32 %ctx_state_0_ret, i32* %ctx_state_0_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:20  store i32 %ctx_state_1_ret, i32* %ctx_state_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:21  store i32 %ctx_state_2_ret, i32* %ctx_state_2_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:22  store i32 %ctx_state_3_ret, i32* %ctx_state_3_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:23  store i32 %ctx_state_4_ret, i32* %ctx_state_4_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:24  store i32 %ctx_state_5_ret, i32* %ctx_state_5_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:25  store i32 %ctx_state_6_ret, i32* %ctx_state_6_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:26  store i32 %ctx_state_7_ret, i32* %ctx_state_7_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:27  store i64 %add_ln67, i64* %ctx_bitlen_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="126" name="ctx_data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="ctx_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="data" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
<port id="128" name="data_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_offset"/></StgValue>
</port>
<port id="129" name="len" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="len"/></StgValue>
</port>
<port id="130" name="k" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="132" from="StgValue_131" to="ctx_datalen_0" fromId="131" toId="12">
</dataflow>
<dataflow id="133" from="StgValue_131" to="ctx_bitlen_0" fromId="131" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_131" to="ctx_state_7_0" fromId="131" toId="14">
</dataflow>
<dataflow id="135" from="StgValue_131" to="ctx_state_6_0" fromId="131" toId="15">
</dataflow>
<dataflow id="136" from="StgValue_131" to="ctx_state_5_0" fromId="131" toId="16">
</dataflow>
<dataflow id="137" from="StgValue_131" to="ctx_state_4_0" fromId="131" toId="17">
</dataflow>
<dataflow id="138" from="StgValue_131" to="ctx_state_3_0" fromId="131" toId="18">
</dataflow>
<dataflow id="139" from="StgValue_131" to="ctx_state_2_0" fromId="131" toId="19">
</dataflow>
<dataflow id="140" from="StgValue_131" to="ctx_state_1_0" fromId="131" toId="20">
</dataflow>
<dataflow id="141" from="StgValue_131" to="ctx_state_0_0" fromId="131" toId="21">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i64" to="len_read" fromId="142" toId="22">
</dataflow>
<dataflow id="144" from="len" to="len_read" fromId="129" toId="22">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_auto.i32" to="data_offset_read" fromId="145" toId="23">
</dataflow>
<dataflow id="147" from="data_offset" to="data_offset_read" fromId="128" toId="23">
</dataflow>
<dataflow id="148" from="data_offset_read" to="sext_ln63" fromId="23" toId="24">
</dataflow>
<dataflow id="149" from="len_read" to="trunc_ln60" fromId="22" toId="25">
</dataflow>
<dataflow id="150" from="data" to="data_addr" fromId="127" toId="26">
</dataflow>
<dataflow id="151" from="sext_ln63" to="data_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="153" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="152" toId="27">
</dataflow>
<dataflow id="154" from="data_addr" to="p_rd_req" fromId="26" toId="27">
</dataflow>
<dataflow id="155" from="trunc_ln60" to="p_rd_req" fromId="25" toId="27">
</dataflow>
<dataflow id="157" from="StgValue_156" to="store_ln61" fromId="156" toId="28">
</dataflow>
<dataflow id="158" from="ctx_state_0_0" to="store_ln61" fromId="21" toId="28">
</dataflow>
<dataflow id="160" from="StgValue_159" to="store_ln61" fromId="159" toId="29">
</dataflow>
<dataflow id="161" from="ctx_state_1_0" to="store_ln61" fromId="20" toId="29">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln61" fromId="162" toId="30">
</dataflow>
<dataflow id="164" from="ctx_state_2_0" to="store_ln61" fromId="19" toId="30">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln61" fromId="165" toId="31">
</dataflow>
<dataflow id="167" from="ctx_state_3_0" to="store_ln61" fromId="18" toId="31">
</dataflow>
<dataflow id="169" from="StgValue_168" to="store_ln61" fromId="168" toId="32">
</dataflow>
<dataflow id="170" from="ctx_state_4_0" to="store_ln61" fromId="17" toId="32">
</dataflow>
<dataflow id="172" from="StgValue_171" to="store_ln61" fromId="171" toId="33">
</dataflow>
<dataflow id="173" from="ctx_state_5_0" to="store_ln61" fromId="16" toId="33">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln61" fromId="174" toId="34">
</dataflow>
<dataflow id="176" from="ctx_state_6_0" to="store_ln61" fromId="15" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln61" fromId="177" toId="35">
</dataflow>
<dataflow id="179" from="ctx_state_7_0" to="store_ln61" fromId="14" toId="35">
</dataflow>
<dataflow id="181" from="StgValue_180" to="store_ln61" fromId="180" toId="36">
</dataflow>
<dataflow id="182" from="ctx_bitlen_0" to="store_ln61" fromId="13" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_183" to="store_ln61" fromId="183" toId="37">
</dataflow>
<dataflow id="185" from="ctx_datalen_0" to="store_ln61" fromId="12" toId="37">
</dataflow>
<dataflow id="186" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="152" toId="38">
</dataflow>
<dataflow id="187" from="data_addr" to="p_rd_req" fromId="26" toId="38">
</dataflow>
<dataflow id="188" from="trunc_ln60" to="p_rd_req" fromId="25" toId="38">
</dataflow>
<dataflow id="189" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="152" toId="39">
</dataflow>
<dataflow id="190" from="data_addr" to="p_rd_req" fromId="26" toId="39">
</dataflow>
<dataflow id="191" from="trunc_ln60" to="p_rd_req" fromId="25" toId="39">
</dataflow>
<dataflow id="192" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="152" toId="40">
</dataflow>
<dataflow id="193" from="data_addr" to="p_rd_req" fromId="26" toId="40">
</dataflow>
<dataflow id="194" from="trunc_ln60" to="p_rd_req" fromId="25" toId="40">
</dataflow>
<dataflow id="195" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="152" toId="41">
</dataflow>
<dataflow id="196" from="data_addr" to="p_rd_req" fromId="26" toId="41">
</dataflow>
<dataflow id="197" from="trunc_ln60" to="p_rd_req" fromId="25" toId="41">
</dataflow>
<dataflow id="198" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="152" toId="42">
</dataflow>
<dataflow id="199" from="data_addr" to="p_rd_req" fromId="26" toId="42">
</dataflow>
<dataflow id="200" from="trunc_ln60" to="p_rd_req" fromId="25" toId="42">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="43">
</dataflow>
<dataflow id="203" from="data" to="specinterface_ln0" fromId="127" toId="43">
</dataflow>
<dataflow id="205" from="p_str3" to="specinterface_ln0" fromId="204" toId="43">
</dataflow>
<dataflow id="206" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="43">
</dataflow>
<dataflow id="207" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="43">
</dataflow>
<dataflow id="209" from="p_str1" to="specinterface_ln0" fromId="208" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="43">
</dataflow>
<dataflow id="212" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="43">
</dataflow>
<dataflow id="214" from="p_str4" to="specinterface_ln0" fromId="213" toId="43">
</dataflow>
<dataflow id="216" from="p_str5" to="specinterface_ln0" fromId="215" toId="43">
</dataflow>
<dataflow id="217" from="p_str1" to="specinterface_ln0" fromId="208" toId="43">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="43">
</dataflow>
<dataflow id="220" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="43">
</dataflow>
<dataflow id="221" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="43">
</dataflow>
<dataflow id="222" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="43">
</dataflow>
<dataflow id="223" from="p_str1" to="specinterface_ln0" fromId="208" toId="43">
</dataflow>
<dataflow id="224" from="p_str1" to="specinterface_ln0" fromId="208" toId="43">
</dataflow>
<dataflow id="225" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="152" toId="44">
</dataflow>
<dataflow id="226" from="data_addr" to="p_rd_req" fromId="26" toId="44">
</dataflow>
<dataflow id="227" from="trunc_ln60" to="p_rd_req" fromId="25" toId="44">
</dataflow>
<dataflow id="228" from="StgValue_180" to="i_0" fromId="180" toId="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="br_ln61" to="i_0" fromId="45" toId="46">
</dataflow>
<dataflow id="230" from="i" to="i_0" fromId="48" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="br_ln0" to="i_0" fromId="112" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="232" from="i_0" to="icmp_ln61" fromId="46" toId="47">
</dataflow>
<dataflow id="233" from="len_read" to="icmp_ln61" fromId="22" toId="47">
</dataflow>
<dataflow id="234" from="i_0" to="i" fromId="46" toId="48">
</dataflow>
<dataflow id="236" from="StgValue_235" to="i" fromId="235" toId="48">
</dataflow>
<dataflow id="237" from="icmp_ln61" to="br_ln61" fromId="47" toId="49">
</dataflow>
<dataflow id="239" from="_ssdm_op_Read.m_axi.i8P" to="data_addr_read" fromId="238" toId="50">
</dataflow>
<dataflow id="240" from="data_addr" to="data_addr_read" fromId="26" toId="50">
</dataflow>
<dataflow id="241" from="ctx_datalen_0" to="ctx_datalen_0_load_1" fromId="12" toId="51">
</dataflow>
<dataflow id="242" from="ctx_bitlen_0" to="ctx_bitlen_0_load_1" fromId="13" toId="52">
</dataflow>
<dataflow id="243" from="ctx_state_7_0" to="ctx_state_7_0_load" fromId="14" toId="53">
</dataflow>
<dataflow id="244" from="ctx_state_6_0" to="ctx_state_6_0_load" fromId="15" toId="54">
</dataflow>
<dataflow id="245" from="ctx_state_5_0" to="ctx_state_5_0_load" fromId="16" toId="55">
</dataflow>
<dataflow id="246" from="ctx_state_4_0" to="ctx_state_4_0_load" fromId="17" toId="56">
</dataflow>
<dataflow id="247" from="ctx_state_3_0" to="ctx_state_3_0_load" fromId="18" toId="57">
</dataflow>
<dataflow id="248" from="ctx_state_2_0" to="ctx_state_2_0_load" fromId="19" toId="58">
</dataflow>
<dataflow id="249" from="ctx_state_1_0" to="ctx_state_1_0_load" fromId="20" toId="59">
</dataflow>
<dataflow id="250" from="ctx_state_0_0" to="ctx_state_0_0_load" fromId="21" toId="60">
</dataflow>
<dataflow id="252" from="StgValue_251" to="mrv_s" fromId="251" toId="61">
</dataflow>
<dataflow id="253" from="ctx_datalen_0_load_1" to="mrv_s" fromId="51" toId="61">
</dataflow>
<dataflow id="254" from="mrv_s" to="mrv_1" fromId="61" toId="62">
</dataflow>
<dataflow id="255" from="ctx_bitlen_0_load_1" to="mrv_1" fromId="52" toId="62">
</dataflow>
<dataflow id="256" from="mrv_1" to="mrv_2" fromId="62" toId="63">
</dataflow>
<dataflow id="257" from="ctx_state_0_0_load" to="mrv_2" fromId="60" toId="63">
</dataflow>
<dataflow id="258" from="mrv_2" to="mrv_3" fromId="63" toId="64">
</dataflow>
<dataflow id="259" from="ctx_state_1_0_load" to="mrv_3" fromId="59" toId="64">
</dataflow>
<dataflow id="260" from="mrv_3" to="mrv_4" fromId="64" toId="65">
</dataflow>
<dataflow id="261" from="ctx_state_2_0_load" to="mrv_4" fromId="58" toId="65">
</dataflow>
<dataflow id="262" from="mrv_4" to="mrv_5" fromId="65" toId="66">
</dataflow>
<dataflow id="263" from="ctx_state_3_0_load" to="mrv_5" fromId="57" toId="66">
</dataflow>
<dataflow id="264" from="mrv_5" to="mrv_6" fromId="66" toId="67">
</dataflow>
<dataflow id="265" from="ctx_state_4_0_load" to="mrv_6" fromId="56" toId="67">
</dataflow>
<dataflow id="266" from="mrv_6" to="mrv_7" fromId="67" toId="68">
</dataflow>
<dataflow id="267" from="ctx_state_5_0_load" to="mrv_7" fromId="55" toId="68">
</dataflow>
<dataflow id="268" from="mrv_7" to="mrv_8" fromId="68" toId="69">
</dataflow>
<dataflow id="269" from="ctx_state_6_0_load" to="mrv_8" fromId="54" toId="69">
</dataflow>
<dataflow id="270" from="mrv_8" to="mrv_9" fromId="69" toId="70">
</dataflow>
<dataflow id="271" from="ctx_state_7_0_load" to="mrv_9" fromId="53" toId="70">
</dataflow>
<dataflow id="272" from="mrv_9" to="ret_ln71" fromId="70" toId="71">
</dataflow>
<dataflow id="273" from="ctx_datalen_0" to="ctx_datalen_0_load" fromId="12" toId="72">
</dataflow>
<dataflow id="274" from="ctx_datalen_0_load" to="zext_ln63" fromId="72" toId="73">
</dataflow>
<dataflow id="275" from="ctx_data" to="ctx_data_addr" fromId="126" toId="74">
</dataflow>
<dataflow id="276" from="StgValue_180" to="ctx_data_addr" fromId="180" toId="74">
</dataflow>
<dataflow id="277" from="zext_ln63" to="ctx_data_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="278" from="data_addr_read" to="store_ln63" fromId="50" toId="75">
</dataflow>
<dataflow id="279" from="ctx_data_addr" to="store_ln63" fromId="74" toId="75">
</dataflow>
<dataflow id="280" from="ctx_datalen_0_load" to="add_ln64" fromId="72" toId="76">
</dataflow>
<dataflow id="281" from="StgValue_131" to="add_ln64" fromId="131" toId="76">
</dataflow>
<dataflow id="282" from="add_ln64" to="icmp_ln65" fromId="76" toId="77">
</dataflow>
<dataflow id="284" from="StgValue_283" to="icmp_ln65" fromId="283" toId="77">
</dataflow>
<dataflow id="285" from="icmp_ln65" to="br_ln65" fromId="77" toId="78">
</dataflow>
<dataflow id="286" from="add_ln64" to="store_ln65" fromId="76" toId="79">
</dataflow>
<dataflow id="287" from="ctx_datalen_0" to="store_ln65" fromId="12" toId="79">
</dataflow>
<dataflow id="288" from="ctx_state_7_0" to="ctx_state_7_0_load_1" fromId="14" toId="81">
</dataflow>
<dataflow id="289" from="ctx_state_6_0" to="ctx_state_6_0_load_1" fromId="15" toId="82">
</dataflow>
<dataflow id="290" from="ctx_state_5_0" to="ctx_state_5_0_load_1" fromId="16" toId="83">
</dataflow>
<dataflow id="291" from="ctx_state_4_0" to="ctx_state_4_0_load_1" fromId="17" toId="84">
</dataflow>
<dataflow id="292" from="ctx_state_3_0" to="ctx_state_3_0_load_1" fromId="18" toId="85">
</dataflow>
<dataflow id="293" from="ctx_state_2_0" to="ctx_state_2_0_load_1" fromId="19" toId="86">
</dataflow>
<dataflow id="294" from="ctx_state_1_0" to="ctx_state_1_0_load_1" fromId="20" toId="87">
</dataflow>
<dataflow id="295" from="ctx_state_0_0" to="ctx_state_0_0_load_1" fromId="21" toId="88">
</dataflow>
<dataflow id="297" from="sha256_transform" to="call_ret" fromId="296" toId="89">
</dataflow>
<dataflow id="298" from="ctx_state_0_0_load_1" to="call_ret" fromId="88" toId="89">
</dataflow>
<dataflow id="299" from="ctx_state_1_0_load_1" to="call_ret" fromId="87" toId="89">
</dataflow>
<dataflow id="300" from="ctx_state_2_0_load_1" to="call_ret" fromId="86" toId="89">
</dataflow>
<dataflow id="301" from="ctx_state_3_0_load_1" to="call_ret" fromId="85" toId="89">
</dataflow>
<dataflow id="302" from="ctx_state_4_0_load_1" to="call_ret" fromId="84" toId="89">
</dataflow>
<dataflow id="303" from="ctx_state_5_0_load_1" to="call_ret" fromId="83" toId="89">
</dataflow>
<dataflow id="304" from="ctx_state_6_0_load_1" to="call_ret" fromId="82" toId="89">
</dataflow>
<dataflow id="305" from="ctx_state_7_0_load_1" to="call_ret" fromId="81" toId="89">
</dataflow>
<dataflow id="306" from="ctx_data" to="call_ret" fromId="126" toId="89">
</dataflow>
<dataflow id="307" from="k" to="call_ret" fromId="130" toId="89">
</dataflow>
<dataflow id="308" from="StgValue_183" to="store_ln69" fromId="183" toId="90">
</dataflow>
<dataflow id="309" from="ctx_datalen_0" to="store_ln69" fromId="12" toId="90">
</dataflow>
<dataflow id="310" from="ctx_bitlen_0" to="ctx_bitlen_0_load" fromId="13" toId="91">
</dataflow>
<dataflow id="311" from="sha256_transform" to="call_ret" fromId="296" toId="92">
</dataflow>
<dataflow id="312" from="ctx_state_0_0_load_1" to="call_ret" fromId="88" toId="92">
</dataflow>
<dataflow id="313" from="ctx_state_1_0_load_1" to="call_ret" fromId="87" toId="92">
</dataflow>
<dataflow id="314" from="ctx_state_2_0_load_1" to="call_ret" fromId="86" toId="92">
</dataflow>
<dataflow id="315" from="ctx_state_3_0_load_1" to="call_ret" fromId="85" toId="92">
</dataflow>
<dataflow id="316" from="ctx_state_4_0_load_1" to="call_ret" fromId="84" toId="92">
</dataflow>
<dataflow id="317" from="ctx_state_5_0_load_1" to="call_ret" fromId="83" toId="92">
</dataflow>
<dataflow id="318" from="ctx_state_6_0_load_1" to="call_ret" fromId="82" toId="92">
</dataflow>
<dataflow id="319" from="ctx_state_7_0_load_1" to="call_ret" fromId="81" toId="92">
</dataflow>
<dataflow id="320" from="ctx_data" to="call_ret" fromId="126" toId="92">
</dataflow>
<dataflow id="321" from="k" to="call_ret" fromId="130" toId="92">
</dataflow>
<dataflow id="322" from="call_ret" to="ctx_state_0_ret" fromId="92" toId="93">
</dataflow>
<dataflow id="323" from="call_ret" to="ctx_state_1_ret" fromId="92" toId="94">
</dataflow>
<dataflow id="324" from="call_ret" to="ctx_state_2_ret" fromId="92" toId="95">
</dataflow>
<dataflow id="325" from="call_ret" to="ctx_state_3_ret" fromId="92" toId="96">
</dataflow>
<dataflow id="326" from="call_ret" to="ctx_state_4_ret" fromId="92" toId="97">
</dataflow>
<dataflow id="327" from="call_ret" to="ctx_state_5_ret" fromId="92" toId="98">
</dataflow>
<dataflow id="328" from="call_ret" to="ctx_state_6_ret" fromId="92" toId="99">
</dataflow>
<dataflow id="329" from="call_ret" to="ctx_state_7_ret" fromId="92" toId="100">
</dataflow>
<dataflow id="330" from="ctx_bitlen_0_load" to="add_ln67" fromId="91" toId="101">
</dataflow>
<dataflow id="332" from="StgValue_331" to="add_ln67" fromId="331" toId="101">
</dataflow>
<dataflow id="333" from="ctx_state_0_ret" to="store_ln69" fromId="93" toId="102">
</dataflow>
<dataflow id="334" from="ctx_state_0_0" to="store_ln69" fromId="21" toId="102">
</dataflow>
<dataflow id="335" from="ctx_state_1_ret" to="store_ln69" fromId="94" toId="103">
</dataflow>
<dataflow id="336" from="ctx_state_1_0" to="store_ln69" fromId="20" toId="103">
</dataflow>
<dataflow id="337" from="ctx_state_2_ret" to="store_ln69" fromId="95" toId="104">
</dataflow>
<dataflow id="338" from="ctx_state_2_0" to="store_ln69" fromId="19" toId="104">
</dataflow>
<dataflow id="339" from="ctx_state_3_ret" to="store_ln69" fromId="96" toId="105">
</dataflow>
<dataflow id="340" from="ctx_state_3_0" to="store_ln69" fromId="18" toId="105">
</dataflow>
<dataflow id="341" from="ctx_state_4_ret" to="store_ln69" fromId="97" toId="106">
</dataflow>
<dataflow id="342" from="ctx_state_4_0" to="store_ln69" fromId="17" toId="106">
</dataflow>
<dataflow id="343" from="ctx_state_5_ret" to="store_ln69" fromId="98" toId="107">
</dataflow>
<dataflow id="344" from="ctx_state_5_0" to="store_ln69" fromId="16" toId="107">
</dataflow>
<dataflow id="345" from="ctx_state_6_ret" to="store_ln69" fromId="99" toId="108">
</dataflow>
<dataflow id="346" from="ctx_state_6_0" to="store_ln69" fromId="15" toId="108">
</dataflow>
<dataflow id="347" from="ctx_state_7_ret" to="store_ln69" fromId="100" toId="109">
</dataflow>
<dataflow id="348" from="ctx_state_7_0" to="store_ln69" fromId="14" toId="109">
</dataflow>
<dataflow id="349" from="add_ln67" to="store_ln69" fromId="101" toId="110">
</dataflow>
<dataflow id="350" from="ctx_bitlen_0" to="store_ln69" fromId="13" toId="110">
</dataflow>
<dataflow id="351" from="icmp_ln61" to="StgValue_8" fromId="47" toId="8">
</dataflow>
<dataflow id="352" from="icmp_ln65" to="StgValue_9" fromId="77" toId="9">
</dataflow>
<dataflow id="353" from="icmp_ln65" to="StgValue_11" fromId="77" toId="11">
</dataflow>
</dataflows>


</stg>
