Analysis & Synthesis report for DieTemp
Mon Apr 27 16:20:13 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |DieTemp
 18. Source assignments for adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys
 19. Source assignments for adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 20. Source assignments for adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 21. Source assignments for adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 22. Source assignments for adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 23. Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Source assignments for fifo:F0|dcfifo:dcfifo_component
 28. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated
 29. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_gg6:rdptr_g1p
 30. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_cub:wrptr_g1p
 31. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|altsyncram_u961:fifo_ram
 32. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 33. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 34. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_3dc:wraclr
 35. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_brp
 36. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_bwp
 37. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 38. Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18
 39. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0
 40. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 41. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 42. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 43. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 44. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 45. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 46. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 47. Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 48. Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller
 49. Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller_001
 52. Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Parameter Settings for User Entity Instance: clock_divider:U1
 55. Parameter Settings for User Entity Instance: clock_divider:U6
 56. Parameter Settings for User Entity Instance: fifo:F0|dcfifo:dcfifo_component
 57. scfifo Parameter Settings by Entity Instance
 58. dcfifo Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "fifo:F0"
 60. Port Connectivity Checks: "bin2bcd:T1"
 61. Port Connectivity Checks: "adc_qsys:U0|altera_reset_controller:rst_controller_001"
 62. Port Connectivity Checks: "adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 63. Port Connectivity Checks: "adc_qsys:U0|altera_reset_controller:rst_controller"
 64. Port Connectivity Checks: "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 65. Port Connectivity Checks: "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 66. Port Connectivity Checks: "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1"
 67. Port Connectivity Checks: "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys"
 68. Port Connectivity Checks: "adc_qsys:U0"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 27 16:20:13 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DieTemp                                     ;
; Top-level Entity Name              ; DieTemp                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 504                                         ;
;     Total combinational functions  ; 434                                         ;
;     Dedicated logic registers      ; 266                                         ;
; Total registers                    ; 266                                         ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,152                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DieTemp            ; DieTemp            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                ; Library  ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------+
; fifo.v                                                                                                                      ; yes             ; User Wizard-Generated File   ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/fifo.v                                                             ;          ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/adc_qsys.v                                          ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/adc_qsys.v                                          ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v                    ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v                    ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/adc_qsys_modular_adc_0.v                 ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/adc_qsys_modular_adc_0.v                 ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.v             ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_controller.v                ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v              ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys ;
; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File  ; c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys ;
; dietemp.v                                                                                                                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v                                                          ;          ;
; altera_std_synchronizer.v                                                                                                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                            ;          ;
; scfifo.tdf                                                                                                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                           ;          ;
; a_regfifo.inc                                                                                                               ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                        ;          ;
; a_dpfifo.inc                                                                                                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                         ;          ;
; a_i2fifo.inc                                                                                                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                         ;          ;
; a_fffifo.inc                                                                                                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                         ;          ;
; a_f2fifo.inc                                                                                                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                         ;          ;
; aglobal181.inc                                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                       ;          ;
; db/scfifo_ds61.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/scfifo_ds61.tdf                                                 ;          ;
; db/a_dpfifo_3o41.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_dpfifo_3o41.tdf                                               ;          ;
; db/a_fefifo_c6e.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_fefifo_c6e.tdf                                                ;          ;
; db/cntr_337.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/cntr_337.tdf                                                    ;          ;
; db/altsyncram_rqn1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/altsyncram_rqn1.tdf                                             ;          ;
; db/cntr_n2b.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/cntr_n2b.tdf                                                    ;          ;
; clock_divider.v                                                                                                             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/clock_divider.v                                                    ;          ;
; bin2bcd.v                                                                                                                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/bin2bcd.v                                                          ;          ;
; seg7.v                                                                                                                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/seg7.v                                                             ;          ;
; dcfifo.tdf                                                                                                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                           ;          ;
; lpm_counter.inc                                                                                                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;          ;
; lpm_add_sub.inc                                                                                                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;          ;
; altdpram.inc                                                                                                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;          ;
; a_graycounter.inc                                                                                                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                    ;          ;
; a_fefifo.inc                                                                                                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                         ;          ;
; a_gray2bin.inc                                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                       ;          ;
; dffpipe.inc                                                                                                                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                          ;          ;
; alt_sync_fifo.inc                                                                                                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                    ;          ;
; lpm_compare.inc                                                                                                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;          ;
; altsyncram_fifo.inc                                                                                                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                  ;          ;
; db/dcfifo_khj1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf                                                 ;          ;
; db/a_gray2bin_hra.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_gray2bin_hra.tdf                                              ;          ;
; db/a_graycounter_gg6.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_graycounter_gg6.tdf                                           ;          ;
; db/a_graycounter_cub.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_graycounter_cub.tdf                                           ;          ;
; db/altsyncram_u961.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/altsyncram_u961.tdf                                             ;          ;
; db/alt_synch_pipe_tnl.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/alt_synch_pipe_tnl.tdf                                          ;          ;
; db/dffpipe_ed9.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_ed9.tdf                                                 ;          ;
; db/dffpipe_3dc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_3dc.tdf                                                 ;          ;
; db/dffpipe_dd9.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_dd9.tdf                                                 ;          ;
; db/alt_synch_pipe_unl.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/alt_synch_pipe_unl.tdf                                          ;          ;
; db/dffpipe_fd9.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_fd9.tdf                                                 ;          ;
; db/cmpr_2h5.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/cmpr_2h5.tdf                                                    ;          ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 504                                                                                             ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 434                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 198                                                                                             ;
;     -- 3 input functions                    ; 82                                                                                              ;
;     -- <=2 input functions                  ; 154                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 302                                                                                             ;
;     -- arithmetic mode                      ; 132                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 266                                                                                             ;
;     -- Dedicated logic registers            ; 266                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 72                                                                                              ;
; Total memory bits                           ; 1152                                                                                            ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 124                                                                                             ;
; Total fan-out                               ; 2723                                                                                            ;
; Average fan-out                             ; 3.13                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                       ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |DieTemp                                                                  ; 434 (25)            ; 266 (20)                  ; 1152        ; 0          ; 0            ; 0       ; 0         ; 72   ; 0            ; 0          ; |DieTemp                                                                                                                                                                                                                                                                                                                  ; DieTemp                                ; work         ;
;    |adc_qsys:U0|                                                          ; 183 (0)             ; 108 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0                                                                                                                                                                                                                                                                                                      ; adc_qsys                               ; adc_qsys     ;
;       |adc_qsys_altpll_sys:altpll_sys|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                                                                                                                                       ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;          |adc_qsys_altpll_sys_altpll_6b92:sd1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1                                                                                                                                                                                                                                   ; adc_qsys_altpll_sys_altpll_6b92        ; adc_qsys     ;
;       |adc_qsys_modular_adc_0:modular_adc_0|                              ; 183 (0)             ; 105 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                 ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;          |altera_modular_adc_control:control_internal|                    ; 183 (0)             ; 105 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                     ; altera_modular_adc_control             ; adc_qsys     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 182 (146)           ; 105 (81)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                        ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                |altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|        ; 36 (0)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo                                                                                                                      ; altera_modular_adc_control_avrg_fifo   ; adc_qsys     ;
;                   |scfifo:scfifo_component|                               ; 36 (0)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component                                                                                              ; scfifo                                 ; work         ;
;                      |scfifo_ds61:auto_generated|                         ; 36 (0)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated                                                                   ; scfifo_ds61                            ; work         ;
;                         |a_dpfifo_3o41:dpfifo|                            ; 36 (8)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo                                              ; a_dpfifo_3o41                          ; work         ;
;                            |a_fefifo_c6e:fifo_state|                      ; 15 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state                      ; a_fefifo_c6e                           ; work         ;
;                               |cntr_337:count_usedw|                      ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw ; cntr_337                               ; work         ;
;                            |altsyncram_rqn1:FIFOram|                      ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram                      ; altsyncram_rqn1                        ; work         ;
;                            |cntr_n2b:rd_ptr_count|                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count                        ; cntr_n2b                               ; work         ;
;                            |cntr_n2b:wr_ptr|                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr                              ; cntr_n2b                               ; work         ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                         ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                             ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                           ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                     ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                  ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;       |altera_reset_controller:rst_controller_001|                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                           ; altera_reset_controller                ; adc_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                ; altera_reset_synchronizer              ; adc_qsys     ;
;    |bin2bcd:T1|                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|bin2bcd:T1                                                                                                                                                                                                                                                                                                       ; bin2bcd                                ; work         ;
;    |bin2bcd:U2|                                                           ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|bin2bcd:U2                                                                                                                                                                                                                                                                                                       ; bin2bcd                                ; work         ;
;    |clock_divider:U1|                                                     ; 50 (50)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|clock_divider:U1                                                                                                                                                                                                                                                                                                 ; clock_divider                          ; work         ;
;    |clock_divider:U6|                                                     ; 52 (52)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|clock_divider:U6                                                                                                                                                                                                                                                                                                 ; clock_divider                          ; work         ;
;    |fifo:F0|                                                              ; 51 (0)              ; 72 (0)                    ; 384         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0                                                                                                                                                                                                                                                                                                          ; fifo                                   ; work         ;
;       |dcfifo:dcfifo_component|                                           ; 51 (0)              ; 72 (0)                    ; 384         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                  ; dcfifo                                 ; work         ;
;          |dcfifo_khj1:auto_generated|                                     ; 51 (12)             ; 72 (18)                   ; 384         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated                                                                                                                                                                                                                                                       ; dcfifo_khj1                            ; work         ;
;             |a_gray2bin_hra:wrptr_g_gray2bin|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_gray2bin_hra:wrptr_g_gray2bin                                                                                                                                                                                                                       ; a_gray2bin_hra                         ; work         ;
;             |a_gray2bin_hra:ws_dgrp_gray2bin|                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_gray2bin_hra:ws_dgrp_gray2bin                                                                                                                                                                                                                       ; a_gray2bin_hra                         ; work         ;
;             |a_graycounter_cub:wrptr_g1p|                                 ; 13 (13)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_cub:wrptr_g1p                                                                                                                                                                                                                           ; a_graycounter_cub                      ; work         ;
;             |a_graycounter_gg6:rdptr_g1p|                                 ; 11 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_gg6:rdptr_g1p                                                                                                                                                                                                                           ; a_graycounter_gg6                      ; work         ;
;             |alt_synch_pipe_tnl:rs_dgwp|                                  ; 0 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                                                                                                            ; alt_synch_pipe_tnl                     ; work         ;
;                |dffpipe_ed9:dffpipe12|                                    ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12                                                                                                                                                                                                      ; dffpipe_ed9                            ; work         ;
;             |alt_synch_pipe_unl:ws_dgrp|                                  ; 0 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                                                                                                            ; alt_synch_pipe_unl                     ; work         ;
;                |dffpipe_fd9:dffpipe18|                                    ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18                                                                                                                                                                                                      ; dffpipe_fd9                            ; work         ;
;             |altsyncram_u961:fifo_ram|                                    ; 0 (0)               ; 0 (0)                     ; 384         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|altsyncram_u961:fifo_ram                                                                                                                                                                                                                              ; altsyncram_u961                        ; work         ;
;             |cmpr_2h5:rdempty_eq_comp|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|cmpr_2h5:rdempty_eq_comp                                                                                                                                                                                                                              ; cmpr_2h5                               ; work         ;
;             |cmpr_2h5:wrfull_eq_comp|                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|cmpr_2h5:wrfull_eq_comp                                                                                                                                                                                                                               ; cmpr_2h5                               ; work         ;
;             |dffpipe_3dc:wraclr|                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                    ; dffpipe_3dc                            ; work         ;
;             |dffpipe_dd9:ws_brp|                                          ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_brp                                                                                                                                                                                                                                    ; dffpipe_dd9                            ; work         ;
;             |dffpipe_dd9:ws_bwp|                                          ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_bwp                                                                                                                                                                                                                                    ; dffpipe_dd9                            ; work         ;
;    |seg7:T2|                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|seg7:T2                                                                                                                                                                                                                                                                                                          ; seg7                                   ; work         ;
;    |seg7:T3|                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|seg7:T3                                                                                                                                                                                                                                                                                                          ; seg7                                   ; work         ;
;    |seg7:U3|                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|seg7:U3                                                                                                                                                                                                                                                                                                          ; seg7                                   ; work         ;
;    |seg7:U4|                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|seg7:U4                                                                                                                                                                                                                                                                                                          ; seg7                                   ; work         ;
;    |seg7:U5|                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DieTemp|seg7:U5                                                                                                                                                                                                                                                                                                          ; seg7                                   ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; None ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|altsyncram_u961:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                        ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                       ; IP Include File                                                        ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |DieTemp|fifo:F0                                                                                      ; fifo.v                                                                 ;
; N/A    ; Qsys                       ; 18.1    ; N/A          ; N/A          ; |DieTemp|adc_qsys:U0                                                                                  ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/adc_qsys.qsys ;
; Altera ; altpll                     ; 18.1    ; N/A          ; N/A          ; |DieTemp|adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys                                                   ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/adc_qsys.qsys ;
; Altera ; altera_modular_adc         ; 18.1    ; N/A          ; N/A          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0                                             ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/adc_qsys.qsys ;
; Altera ; altera_modular_adc_control ; 18.1    ; N/A          ; N/A          ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |DieTemp|adc_qsys:U0|altera_reset_controller:rst_controller                                           ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |DieTemp|adc_qsys:U0|altera_reset_controller:rst_controller_001                                       ; C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/adc_qsys.qsys ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc_sample_data[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[2]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[3]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[4]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[5]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[6]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[7]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[8]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[4]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[5]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[2]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[3]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[0]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[1]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[4]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[5]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[2]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[3]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[0]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[1]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[4]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[5]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[2]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[3]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[0]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[1]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[4]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[5]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[2]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[3]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[0]                                                                           ; yes                                                              ; yes                                        ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[1]                                                                           ; yes                                                              ; yes                                        ;
; adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 39                                                                                                                                                        ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[1..3] ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[1..3]     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                           ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                          ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                   ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_bwp|dffe17a[5]                                                                        ; Lost fanout                                                                                                                                                              ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_brp|dffe17a[5]                                                                        ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[0]    ; Merged with adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4] ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]        ; Merged with adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[0]     ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]            ; Merged with adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]           ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4]    ; Merged with adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts     ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT       ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W   ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1      ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4          ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5          ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6          ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7          ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8          ; Lost fanout                                                                                                                                                              ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP    ; Merged with adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp    ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]              ; Stuck at VCC due to stuck port data_in                                                                                                                                   ;
; Total Number of Removed Registers = 29                                                                                                                          ;                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                        ; Stuck at GND              ; adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                   ;
;                                                                                                                                                              ; due to stuck port data_in ; adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                    ;
;                                                                                                                                                              ;                           ; adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                    ;
;                                                                                                                                                              ;                           ; adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync,                                                            ;
;                                                                                                                                                              ;                           ; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]       ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[3] ; Stuck at GND              ; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3] ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                          ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[2] ; Stuck at GND              ; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2] ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                          ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[1] ; Stuck at GND              ; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[1] ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 266   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 223   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 93    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; allow_write                                                                                                                                        ; 4       ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_gg6:rdptr_g1p|counter5a0                                                  ; 7       ;
; adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 85      ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_cub:wrptr_g1p|counter8a0                                                  ; 8       ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_gg6:rdptr_g1p|parity6                                                     ; 4       ;
; adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_cub:wrptr_g1p|parity9                                                     ; 6       ;
; adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 3       ;
; Total number of inverted registers = 10                                                                                                            ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7] ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DieTemp|adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for Top-level Entity: |DieTemp                 ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; response_valid      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; response_valid      ;
+------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------+
; Assignment                      ; Value ; From ; To    ;
+---------------------------------+-------+------+-------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -     ;
+---------------------------------+-------+------+-------+


+-----------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------+
; Assignment                            ; Value ; From ; To                         ;
+---------------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                    ;
+---------------------------------------+-------+------+----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_gg6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_cub:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|altsyncram_u961:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                             ;
+-----------------------------+------------------------+------+------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                              ;
+-----------------------------+------------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                             ;
+-----------------------------+------------------------+------+------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                              ;
+-----------------------------+------------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+---------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                    ;
+-----------------------------+-------+---------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                          ;
+-----------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                                  ;
; refsel                          ; 0     ; Signed Integer                                                                                  ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                  ;
; analog_input_pin_mask           ; 0     ; Signed Integer                                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                  ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                  ;
; simfilename_ch0                 ;       ; String                                                                                          ;
; simfilename_ch1                 ;       ; String                                                                                          ;
; simfilename_ch2                 ;       ; String                                                                                          ;
; simfilename_ch3                 ;       ; String                                                                                          ;
; simfilename_ch4                 ;       ; String                                                                                          ;
; simfilename_ch5                 ;       ; String                                                                                          ;
; simfilename_ch6                 ;       ; String                                                                                          ;
; simfilename_ch7                 ;       ; String                                                                                          ;
; simfilename_ch8                 ;       ; String                                                                                          ;
; simfilename_ch9                 ;       ; String                                                                                          ;
; simfilename_ch10                ;       ; String                                                                                          ;
; simfilename_ch11                ;       ; String                                                                                          ;
; simfilename_ch12                ;       ; String                                                                                          ;
; simfilename_ch13                ;       ; String                                                                                          ;
; simfilename_ch14                ;       ; String                                                                                          ;
; simfilename_ch15                ;       ; String                                                                                          ;
; simfilename_ch16                ;       ; String                                                                                          ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                      ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                            ;
; analog_input_pin_mask           ; 0     ; Signed Integer                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                               ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                     ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                     ;
; analog_input_pin_mask           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                             ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:U1 ;
+----------------+--------+-------------------------------------+
; Parameter Name ; Value  ; Type                                ;
+----------------+--------+-------------------------------------+
; divider        ; 100000 ; Signed Integer                      ;
+----------------+--------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:U6 ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; divider        ; 5000000 ; Signed Integer                     ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:F0|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------+
; Parameter Name          ; Value       ; Type                                 ;
+-------------------------+-------------+--------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                       ;
; LPM_WIDTH               ; 12          ; Signed Integer                       ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                       ;
; LPM_WIDTHU              ; 5           ; Signed Integer                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                              ;
; USE_EAB                 ; ON          ; Untyped                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                              ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                              ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                              ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                              ;
; CBXI_PARAMETER          ; dcfifo_khj1 ; Untyped                              ;
+-------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                   ;
; Entity Instance            ; adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                 ;
+----------------------------+---------------------------------+
; Name                       ; Value                           ;
+----------------------------+---------------------------------+
; Number of entity instances ; 1                               ;
; Entity Instance            ; fifo:F0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                      ;
;     -- LPM_WIDTH           ; 12                              ;
;     -- LPM_NUMWORDS        ; 32                              ;
;     -- LPM_SHOWAHEAD       ; OFF                             ;
;     -- USE_EAB             ; ON                              ;
+----------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:F0"                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:T1"                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; binary_in[8..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcd_out[11..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys" ;
+--------------------+--------+----------+-------------------------------+
; Port               ; Type   ; Severity ; Details                       ;
+--------------------+--------+----------+-------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected        ;
; write              ; Input  ; Info     ; Explicitly unconnected        ;
; address            ; Input  ; Info     ; Explicitly unconnected        ;
; readdata           ; Output ; Info     ; Explicitly unconnected        ;
; writedata          ; Input  ; Info     ; Explicitly unconnected        ;
; areset             ; Input  ; Info     ; Explicitly unconnected        ;
; scandone           ; Output ; Info     ; Explicitly unconnected        ;
; scandataout        ; Output ; Info     ; Explicitly unconnected        ;
; c2                 ; Output ; Info     ; Explicitly unconnected        ;
; c3                 ; Output ; Info     ; Explicitly unconnected        ;
; c4                 ; Output ; Info     ; Explicitly unconnected        ;
; phasedone          ; Output ; Info     ; Explicitly unconnected        ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                  ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                  ;
; phasestep          ; Input  ; Info     ; Stuck at GND                  ;
; scanclk            ; Input  ; Info     ; Stuck at GND                  ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                  ;
; scandata           ; Input  ; Info     ; Stuck at GND                  ;
; configupdate       ; Input  ; Info     ; Stuck at GND                  ;
+--------------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:U0"                                                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_channel[3..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; modular_adc_0_command_channel[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_channel[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_bridge_sys_out_clk_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 266                         ;
;     CLR               ; 166                         ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 39                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SLD           ; 18                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 444                         ;
;     arith             ; 132                         ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 34                          ;
;     normal            ; 312                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 198                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 27 16:19:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DieTemp -c DieTemp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "adc_qsys.qsys"
Info (12250): 2020.04.27.16:20:02 Progress: Loading Project 4/adc_qsys.qsys
Info (12250): 2020.04.27.16:20:02 Progress: Reading input file
Info (12250): 2020.04.27.16:20:02 Progress: Adding altpll_sys [altpll 18.1]
Info (12250): 2020.04.27.16:20:03 Progress: Parameterizing module altpll_sys
Info (12250): 2020.04.27.16:20:03 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2020.04.27.16:20:03 Progress: Parameterizing module clk_50
Info (12250): 2020.04.27.16:20:03 Progress: Adding clock_bridge_sys [altera_clock_bridge 18.1]
Info (12250): 2020.04.27.16:20:03 Progress: Parameterizing module clock_bridge_sys
Info (12250): 2020.04.27.16:20:03 Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Info (12250): 2020.04.27.16:20:04 Progress: Parameterizing module modular_adc_0
Info (12250): 2020.04.27.16:20:04 Progress: Building connections
Info (12250): 2020.04.27.16:20:04 Progress: Parameterizing connections
Info (12250): 2020.04.27.16:20:04 Progress: Validating
Info (12250): 2020.04.27.16:20:04 Progress: Done reading input file
Warning (12251): Adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master
Info (12250): Adc_qsys: Generating adc_qsys "adc_qsys" for QUARTUS_SYNTH
Info (12250): Altpll_sys: "adc_qsys" instantiated altpll "altpll_sys"
Info (12250): Modular_adc_0: "adc_qsys" instantiated altera_modular_adc "modular_adc_0"
Info (12250): Rst_controller: "adc_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info (12250): Adc_qsys: Done "adc_qsys" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "adc_qsys.qsys"
Warning (12019): Can't analyze file -- file ../Source/toggle.v is missing
Warning (12019): Can't analyze file -- file ../Source/power.v is missing
Warning (12019): Can't analyze file -- file ../Source/clock_divider.v is missing
Warning (12019): Can't analyze file -- file ../Source/DieTemp.v is missing
Warning (12019): Can't analyze file -- file ../Source/seg7.v is missing
Warning (12019): Can't analyze file -- file ../Source/bin2bcd.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/adc_qsys.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 37
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 98
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_6b92 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 130
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Warning (12125): Using design file dietemp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DieTemp File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 1
Info (12127): Elaborating entity "DieTemp" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at dietemp.v(16): object "HEX4val" assigned a value but never read File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 16
Warning (10230): Verilog HDL assignment warning at dietemp.v(91): truncated value with size 5 to match size of target (4) File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 91
Warning (10034): Output port "LEDR[8..3]" at dietemp.v(6) has no driver File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 6
Info (12128): Elaborating entity "adc_qsys" for hierarchy "adc_qsys:U0" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 55
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/adc_qsys.v Line: 52
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 288
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 116
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_6b92" for hierarchy "adc_qsys:U0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 294
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/adc_qsys.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_qsys:U0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc_qsys:U0|altera_reset_controller:rst_controller" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_reset_controller.v Line: 220
Warning (12125): Using design file clock_divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock_divider File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/clock_divider.v Line: 3
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:U1" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 58
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:U6" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 60
Warning (12125): Using design file bin2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bin2bcd File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/bin2bcd.v Line: 1
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:U2" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 75
Warning (12125): Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seg7 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/seg7.v Line: 1
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:U3" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 78
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:F0" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 107
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:F0|dcfifo:dcfifo_component" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/fifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "fifo:F0|dcfifo:dcfifo_component" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/fifo.v Line: 92
Info (12133): Instantiated megafunction "fifo:F0|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/fifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_khj1.tdf
    Info (12023): Found entity 1: dcfifo_khj1 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_khj1" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_hra.tdf
    Info (12023): Found entity 1: a_gray2bin_hra File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_gray2bin_hra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_hra" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_gray2bin_hra:wrptr_g_gray2bin" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_gg6.tdf
    Info (12023): Found entity 1: a_graycounter_gg6 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_graycounter_gg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_gg6" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_gg6:rdptr_g1p" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cub.tdf
    Info (12023): Found entity 1: a_graycounter_cub File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_graycounter_cub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cub" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|a_graycounter_cub:wrptr_g1p" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u961.tdf
    Info (12023): Found entity 1: altsyncram_u961 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/altsyncram_u961.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u961" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|altsyncram_u961:fifo_ram" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/alt_synch_pipe_tnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_ed9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/alt_synch_pipe_tnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_3dc:wraclr" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_dd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|dffpipe_dd9:ws_brp" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/alt_synch_pipe_unl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dffpipe_fd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe18" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/alt_synch_pipe_unl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf
    Info (12023): Found entity 1: cmpr_2h5 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/cmpr_2h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2h5" for hierarchy "fifo:F0|dcfifo:dcfifo_component|dcfifo_khj1:auto_generated|cmpr_2h5:rdempty_eq_comp" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/dcfifo_khj1.tdf Line: 75
Info (13000): Registers with preset signals will power-up high File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/a_graycounter_gg6.tdf Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 6
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 7
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 8
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "response_valid" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 33
Info (144001): Generated suppressed messages file C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/DieTemp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 3
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 5
Info (21057): Implemented 619 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 521 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Mon Apr 27 16:20:13 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/DieTemp.map.smsg.


