 
****************************************
Report : area
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 19:50:58 2017
****************************************

Library(s) Used:

    tcbn45gsbwptc_ccs (File: /home/library/tsmc_library/45nm/nominal_vt/digital/Front_End/timing_power_noise/CCS/tcbn45gsbwp_120a/tcbn45gsbwptc_ccs.db)

Number of ports:                        53264
Number of nets:                         92084
Number of cells:                        36613
Number of combinational cells:          20251
Number of sequential cells:             14657
Number of macros/black boxes:               0
Number of buf/inv:                       5084
Number of references:                       4

Combinational area:              42721.787157
Buf/Inv area:                     2970.928896
Noncombinational area:           80986.477470
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                123708.264627
Total area:                 undefined

Core Area:                    206833
Aspect Ratio:                 1.0003
Utilization Ratio:            0.5981


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 123708.3
  Total fixed cell area: 0.0
  Total physical cell area: 123708.3
 Core area: 0.000, 0.000, 454.720, 454.860
1
