{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498502104107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498502104112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 15:35:03 2017 " "Processing started: Mon Jun 26 15:35:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498502104112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498502104112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1_top -c Project1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1_top -c Project1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498502104113 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498502104696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/framebuffer4K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/framebuffer4K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framebuffer4k-SYN " "Found design unit 1: framebuffer4k-SYN" {  } { { "src/framebuffer4K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer4K.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105557 ""} { "Info" "ISGN_ENTITY_NAME" "1 framebuffer4K " "Found entity 1: framebuffer4K" {  } { { "src/framebuffer4K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/framebuffer1K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/framebuffer1K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framebuffer1k-SYN " "Found design unit 1: framebuffer1k-SYN" {  } { { "src/framebuffer1K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer1K.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105560 ""} { "Info" "ISGN_ENTITY_NAME" "1 framebuffer1K " "Found entity 1: framebuffer1K" {  } { { "src/framebuffer1K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-Behavioral " "Found design unit 1: vga_driver-Behavioral" {  } { { "src/vga_driver.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/vga_driver.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105562 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "src/vga_driver.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/vga_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-FULL " "Found design unit 1: UART_TX-FULL" {  } { { "src/uart_tx.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105582 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "src/uart_tx.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_tx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-FULL " "Found design unit 1: UART_RX-FULL" {  } { { "src/uart_rx.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105592 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "src/uart_rx.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-FULL " "Found design unit 1: UART_PARITY-FULL" {  } { { "src/uart_parity.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_parity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105593 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "src/uart_parity.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_parity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-FULL " "Found design unit 1: UART-FULL" {  } { { "src/uart.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105600 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "src/uart.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-arch " "Found design unit 1: fsm-arch" {  } { { "src/fsm.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/fsm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105610 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "src/fsm.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Project1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Project1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project1_top-rtl " "Found design unit 1: Project1_top-rtl" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project1_top " "Found entity 1: Project1_top" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7_lut_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/seg7_lut_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT_4-rtl " "Found design unit 1: SEG7_LUT_4-rtl" {  } { { "src/seg7_lut_4.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/seg7_lut_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105717 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_4 " "Found entity 1: SEG7_LUT_4" {  } { { "src/seg7_lut_4.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/seg7_lut_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/seg7_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT-rtl " "Found design unit 1: SEG7_LUT-rtl" {  } { { "src/seg7_lut.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/seg7_lut.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105719 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "src/seg7_lut.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/seg7_lut.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sccb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sccb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sccb-Behavioral " "Found design unit 1: sccb-Behavioral" {  } { { "src/sccb.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/sccb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105723 ""} { "Info" "ISGN_ENTITY_NAME" "1 sccb " "Found entity 1: sccb" {  } { { "src/sccb.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/sccb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/OV7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/OV7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV7670_registers-Behavioral " "Found design unit 1: OV7670_registers-Behavioral" {  } { { "src/OV7670_registers.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_registers.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105756 ""} { "Info" "ISGN_ENTITY_NAME" "1 OV7670_registers " "Found entity 1: OV7670_registers" {  } { { "src/OV7670_registers.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_registers.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/OV7670_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/OV7670_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_driver-Behavioral " "Found design unit 1: ov7670_driver-Behavioral" {  } { { "src/OV7670_driver.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_driver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_driver " "Found entity 1: ov7670_driver" {  } { { "src/OV7670_driver.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_driver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/OV7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/OV7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV7670_capture-Behavioral " "Found design unit 1: OV7670_capture-Behavioral" {  } { { "src/OV7670_capture.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_capture.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105814 ""} { "Info" "ISGN_ENTITY_NAME" "1 OV7670_capture " "Found entity 1: OV7670_capture" {  } { { "src/OV7670_capture.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_capture.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "src/debounce.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105839 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "src/debounce.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUDIO_DAC-Behavioral " "Found design unit 1: AUDIO_DAC-Behavioral" {  } { { "src/audio_dac.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/audio_dac.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105840 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "src/audio_dac.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/audio_dac.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altpll_audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altpll_audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_audio-SYN " "Found design unit 1: altpll_audio-SYN" {  } { { "src/altpll_audio.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/altpll_audio.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105843 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio " "Found entity 1: altpll_audio" {  } { { "src/altpll_audio.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/altpll_audio.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502105843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502105843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1_top " "Elaborating entity \"Project1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498502106158 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R Project1_top.vhd(62) " "VHDL Signal Declaration warning at Project1_top.vhd(62): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498502106165 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G Project1_top.vhd(63) " "VHDL Signal Declaration warning at Project1_top.vhd(63): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498502106165 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B Project1_top.vhd(64) " "VHDL Signal Declaration warning at Project1_top.vhd(64): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498502106165 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS Project1_top.vhd(65) " "VHDL Signal Declaration warning at Project1_top.vhd(65): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498502106166 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS Project1_top.vhd(66) " "VHDL Signal Declaration warning at Project1_top.vhd(66): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498502106166 "|Project1_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_finished Project1_top.vhd(282) " "Verilog HDL or VHDL warning at Project1_top.vhd(282): object \"config_finished\" assigned a value but never read" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106167 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "surveillance Project1_top.vhd(284) " "VHDL Signal Declaration warning at Project1_top.vhd(284): used explicit default value for signal \"surveillance\" because signal was never assigned a value" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 284 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1498502106167 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "surveillance2 Project1_top.vhd(285) " "VHDL Signal Declaration warning at Project1_top.vhd(285): used explicit default value for signal \"surveillance2\" because signal was never assigned a value" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 285 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1498502106167 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sw5 Project1_top.vhd(286) " "VHDL Signal Declaration warning at Project1_top.vhd(286): used explicit default value for signal \"sw5\" because signal was never assigned a value" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 286 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1498502106167 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sw6 Project1_top.vhd(287) " "VHDL Signal Declaration warning at Project1_top.vhd(287): used explicit default value for signal \"sw6\" because signal was never assigned a value" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 287 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1498502106168 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "key0push Project1_top.vhd(292) " "VHDL Signal Declaration warning at Project1_top.vhd(292): used implicit default value for signal \"key0push\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 292 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498502106168 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "key1push Project1_top.vhd(293) " "VHDL Signal Declaration warning at Project1_top.vhd(293): used implicit default value for signal \"key1push\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498502106168 "|Project1_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key2push Project1_top.vhd(294) " "Verilog HDL or VHDL warning at Project1_top.vhd(294): object \"key2push\" assigned a value but never read" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106168 "|Project1_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mSEG7 Project1_top.vhd(298) " "Verilog HDL or VHDL warning at Project1_top.vhd(298): object \"mSEG7\" assigned a value but never read" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106168 "|Project1_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max Project1_top.vhd(301) " "Verilog HDL or VHDL warning at Project1_top.vhd(301): object \"max\" assigned a value but never read" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106169 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "leftmotion Project1_top.vhd(302) " "VHDL Signal Declaration warning at Project1_top.vhd(302): used explicit default value for signal \"leftmotion\" because signal was never assigned a value" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 302 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1498502106169 "|Project1_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rightmotion Project1_top.vhd(303) " "VHDL Signal Declaration warning at Project1_top.vhd(303): used explicit default value for signal \"rightmotion\" because signal was never assigned a value" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 303 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1498502106169 "|Project1_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left Project1_top.vhd(311) " "Verilog HDL or VHDL warning at Project1_top.vhd(311): object \"left\" assigned a value but never read" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106169 "|Project1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_driver ov7670_driver:ovdr " "Elaborating entity \"ov7670_driver\" for hierarchy \"ov7670_driver:ovdr\"" {  } { { "src/Project1_top.vhd" "ovdr" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106226 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cam_address OV7670_driver.vhd(50) " "VHDL Signal Declaration warning at OV7670_driver.vhd(50): used explicit default value for signal \"cam_address\" because signal was never assigned a value" {  } { { "src/OV7670_driver.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_driver.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1498502106229 "|Project1_top|ov7670_driver:ovdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb ov7670_driver:ovdr\|sccb:rw " "Elaborating entity \"sccb\" for hierarchy \"ov7670_driver:ovdr\|sccb:rw\"" {  } { { "src/OV7670_driver.vhd" "rw" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_driver.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_registers ov7670_driver:ovdr\|OV7670_registers:ovreg " "Elaborating entity \"OV7670_registers\" for hierarchy \"ov7670_driver:ovdr\|OV7670_registers:ovreg\"" {  } { { "src/OV7670_driver.vhd" "ovreg" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_driver.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ov7670_driver:ovdr\|OV7670_registers:ovreg\|debounce:b1 " "Elaborating entity \"debounce\" for hierarchy \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|debounce:b1\"" {  } { { "src/OV7670_registers.vhd" "b1" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_registers.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsmpm " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsmpm\"" {  } { { "src/Project1_top.vhd" "fsmpm" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out fsm.vhd(36) " "Verilog HDL or VHDL warning at fsm.vhd(36): object \"data_out\" assigned a value but never read" {  } { { "src/fsm.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/fsm.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106256 "|Project1_top|fsm:fsmpm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame fsm.vhd(37) " "Verilog HDL or VHDL warning at fsm.vhd(37): object \"frame\" assigned a value but never read" {  } { { "src/fsm.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/fsm.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106256 "|Project1_top|fsm:fsmpm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_vld fsm.vhd(38) " "Verilog HDL or VHDL warning at fsm.vhd(38): object \"data_vld\" assigned a value but never read" {  } { { "src/fsm.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/fsm.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106256 "|Project1_top|fsm:fsmpm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART fsm:fsmpm\|UART:c1 " "Elaborating entity \"UART\" for hierarchy \"fsm:fsmpm\|UART:c1\"" {  } { { "src/fsm.vhd" "c1" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/fsm.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX fsm:fsmpm\|UART:c1\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"fsm:fsmpm\|UART:c1\|UART_TX:uart_tx_i\"" {  } { { "src/uart.vhd" "uart_tx_i" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX fsm:fsmpm\|UART:c1\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"fsm:fsmpm\|UART:c1\|UART_RX:uart_rx_i\"" {  } { { "src/uart.vhd" "uart_rx_i" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_parity_check_en uart_rx.vhd(41) " "Verilog HDL or VHDL warning at uart_rx.vhd(41): object \"rx_parity_check_en\" assigned a value but never read" {  } { { "src/uart_rx.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_rx.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498502106269 "|Project1_top|fsm:fsmpm|UART:c1|UART_RX:uart_rx_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_capture OV7670_capture:ovcap " "Elaborating entity \"OV7670_capture\" for hierarchy \"OV7670_capture:ovcap\"" {  } { { "src/Project1_top.vhd" "ovcap" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max OV7670_capture.vhd(70) " "VHDL Process Statement warning at OV7670_capture.vhd(70): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/OV7670_capture.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_capture.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498502106277 "|Project1_top|OV7670_capture:ovcap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer4K framebuffer4K:fb4K " "Elaborating entity \"framebuffer4K\" for hierarchy \"framebuffer4K:fb4K\"" {  } { { "src/Project1_top.vhd" "fb4K" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram framebuffer4K:fb4K\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"framebuffer4K:fb4K\|altsyncram:altsyncram_component\"" {  } { { "src/framebuffer4K.vhd" "altsyncram_component" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer4K.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer4K:fb4K\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"framebuffer4K:fb4K\|altsyncram:altsyncram_component\"" {  } { { "src/framebuffer4K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer4K.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502106644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer4K:fb4K\|altsyncram:altsyncram_component " "Instantiated megafunction \"framebuffer4K:fb4K\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106645 ""}  } { { "src/framebuffer4K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer4K.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498502106645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6s1 " "Found entity 1: altsyncram_a6s1" {  } { { "db/altsyncram_a6s1.tdf" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/db/altsyncram_a6s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502106740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502106740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6s1 framebuffer4K:fb4K\|altsyncram:altsyncram_component\|altsyncram_a6s1:auto_generated " "Elaborating entity \"altsyncram_a6s1\" for hierarchy \"framebuffer4K:fb4K\|altsyncram:altsyncram_component\|altsyncram_a6s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer1K framebuffer1K:fb1K " "Elaborating entity \"framebuffer1K\" for hierarchy \"framebuffer1K:fb1K\"" {  } { { "src/Project1_top.vhd" "fb1K" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram framebuffer1K:fb1K\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"framebuffer1K:fb1K\|altsyncram:altsyncram_component\"" {  } { { "src/framebuffer1K.vhd" "altsyncram_component" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer1K.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer1K:fb1K\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"framebuffer1K:fb1K\|altsyncram:altsyncram_component\"" {  } { { "src/framebuffer1K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer1K.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502106909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer1K:fb1K\|altsyncram:altsyncram_component " "Instantiated megafunction \"framebuffer1K:fb1K\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106910 ""}  } { { "src/framebuffer1K.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer1K.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498502106910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgq1 " "Found entity 1: altsyncram_cgq1" {  } { { "db/altsyncram_cgq1.tdf" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/db/altsyncram_cgq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502106991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502106991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgq1 framebuffer1K:fb1K\|altsyncram:altsyncram_component\|altsyncram_cgq1:auto_generated " "Elaborating entity \"altsyncram_cgq1\" for hierarchy \"framebuffer1K:fb1K\|altsyncram:altsyncram_component\|altsyncram_cgq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502106992 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsmpm\|UART:c1\|UART_TX:uart_tx_i\|tx_parity_bit " "Converted tri-state buffer \"fsm:fsmpm\|UART:c1\|UART_TX:uart_tx_i\|tx_parity_bit\" feeding internal logic into a wire" {  } { { "src/uart_tx.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_tx.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1498502107276 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1498502107276 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_driver:ovdr\|OV7670_registers:ovreg\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498502107762 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498502107762 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498502107762 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498502107762 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498502107762 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498502107762 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Project1_top.Project1_top0.rtl.mif " "Parameter INIT_FILE set to Project1_top.Project1_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498502107762 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502107762 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1498502107762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502107801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Project1_top.Project1_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"Project1_top.Project1_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498502107802 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498502107802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8f01 " "Found entity 1: altsyncram_8f01" {  } { { "db/altsyncram_8f01.tdf" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/db/altsyncram_8f01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498502107880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498502107880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_RESET VCC " "Pin \"OV7670_RESET\" is stuck at VCC" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|OV7670_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_PWDN GND " "Pin \"OV7670_PWDN\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|OV7670_PWDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498502108526 "|Project1_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1498502108526 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498502108900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498502109255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[0\] " "No output dependent on input pin \"OV7670_D\[0\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[1\] " "No output dependent on input pin \"OV7670_D\[1\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[2\] " "No output dependent on input pin \"OV7670_D\[2\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[3\] " "No output dependent on input pin \"OV7670_D\[3\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[4\] " "No output dependent on input pin \"OV7670_D\[4\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[5\] " "No output dependent on input pin \"OV7670_D\[5\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[6\] " "No output dependent on input pin \"OV7670_D\[6\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[7\] " "No output dependent on input pin \"OV7670_D\[7\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|OV7670_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "src/Project1_top.vhd" "" { Text "/home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498502109446 "|Project1_top|RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1498502109446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "363 " "Implemented 363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498502109447 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498502109447 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1498502109447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "277 " "Implemented 277 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498502109447 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1498502109447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498502109447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498502109471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 15:35:09 2017 " "Processing ended: Mon Jun 26 15:35:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498502109471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498502109471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498502109471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498502109471 ""}
