// Seed: 612160196
module module_0;
  wor id_2, id_3, id_4;
  assign module_1.id_4 = 0;
  supply0 id_5;
  for (id_6 = -1; id_4; id_2 = ~id_5) begin : LABEL_0
    assign id_1 = -1;
  end
  always $display(-1, 1'd0, id_6);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  assign id_7 = -1'h0 - id_11;
  wire id_13;
  assign id_11 = 'b0;
  wire id_14;
  wire id_15;
  parameter id_16 = id_9;
  module_0 modCall_1 ();
endmodule
