# See LICENSE for license details.

#*****************************************************************************
# p.muluRN
#-----------------------------------------------------------------------------
#
# Test p.muluRN instruction.
# 
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV32U
RVTEST_CODE_BEGIN

  #-------------------------------------------------------------
  # Arithmetic tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_OP( 2, p.muluRN, 0, 0, 0, 0 )
  TEST_RR_UIMM5_OP( 3, p.muluRN, 0, 0, 0, 31 )
  TEST_RR_UIMM5_OP( 4, p.muluRN, 0, 0, 1, 0 )
  TEST_RR_UIMM5_OP( 5, p.muluRN, 0, 1, 0, 0 )
  TEST_RR_UIMM5_OP( 6, p.muluRN, 65535, 65535, 1, 0 )
  TEST_RR_UIMM5_OP( 7, p.muluRN, 65535, 65535, 1, 0 )
  TEST_RR_UIMM5_OP( 8, p.muluRN, 2, 65535, 65535, 31 )
  TEST_RR_UIMM5_OP( 9, p.muluRN, 4294836225, 65535, 65535, 0 )
  TEST_RR_UIMM5_OP( 10, p.muluRN, 1, 2147418113, 1, 0 )
  TEST_RR_UIMM5_OP( 11, p.muluRN, 32767, 98303, 1, 0 )
  TEST_RR_UIMM5_OP( 12, p.muluRN, 1, 1, 2147418113, 0 )
  TEST_RR_UIMM5_OP( 13, p.muluRN, 32767, 1, 98303, 0 )
  TEST_RR_UIMM5_OP( 14, p.muluRN, 8, 3671969175, 1933322513, 26 )
  TEST_RR_UIMM5_OP( 15, p.muluRN, 128716330, 3839559934, 4245871211, 0 )
  TEST_RR_UIMM5_OP( 16, p.muluRN, 1, 3361700374, 883813520, 31 )
  TEST_RR_UIMM5_OP( 17, p.muluRN, 17302650, 695979838, 2360386321, 7 )
  TEST_RR_UIMM5_OP( 18, p.muluRN, 338494, 3652975555, 984786960, 13 )
  TEST_RR_UIMM5_OP( 19, p.muluRN, 1844869, 3725506500, 3034094813, 10 )
  TEST_RR_UIMM5_OP( 20, p.muluRN, 4249, 910799442, 907239248, 18 )
  TEST_RR_UIMM5_OP( 21, p.muluRN, 1, 1343595365, 984246110, 31 )
  TEST_RR_UIMM5_OP( 22, p.muluRN, 0, 3023249767, 1795386196, 31 )
  TEST_RR_UIMM5_OP( 23, p.muluRN, 17934090, 630694020, 1721382542, 5 )
  

  #-------------------------------------------------------------
  # Source/Destination tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_SRC1_EQ_DEST( 24, p.muluRN, 244577, 640863485, 3623232841, 11 )
  TEST_RR_UIMM5_SRC1_EQ_DEST( 25, p.muluRN, 9968, 1768562917, 2879474625, 14 )
  
  TEST_RR_UIMM5_SRC2_EQ_DEST( 26, p.muluRN, 26, 1753392028, 1958781879, 26 )
  TEST_RR_UIMM5_SRC2_EQ_DEST( 27, p.muluRN, 170317, 888288626, 1695008556, 12 )
  
  TEST_RR_UIMM5_SRC12_EQ_DEST( 28, p.muluRN, 7698, 2547953529, 18 )
  TEST_RR_UIMM5_SRC12_EQ_DEST( 29, p.muluRN, 5563112, 741165493, 6 )
  
  TEST_RR_UIMM5_DEST_BYPASS( 48, 0, p.muluRN, 4, 3716558553, 3716558553, 25 )
  TEST_RR_UIMM5_DEST_BYPASS( 49, 1, p.muluRN, 167863, 4147367131, 4147367131, 14 )
  TEST_RR_UIMM5_DEST_BYPASS( 50, 2, p.muluRN, 3, 3931255802, 3931255802, 26 )
  TEST_RR_UIMM5_DEST_BYPASS( 51, 0, p.muluRN, 1642, 2900914846, 2900914846, 19 )
  TEST_RR_UIMM5_DEST_BYPASS( 52, 1, p.muluRN, 6561, 3950670477, 3950670477, 17 )
  TEST_RR_UIMM5_DEST_BYPASS( 53, 2, p.muluRN, 36678, 2595500001, 2595500001, 12 )
  

  #-------------------------------------------------------------
  # Bypassing tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_SRC12_BYPASS( 30, 0, 0, p.muluRN, 1475, 3711015633, 3878590569, 20 )
  TEST_RR_UIMM5_SRC12_BYPASS( 31, 0, 1, p.muluRN, 15218, 774275763, 3246923036, 14 )
  TEST_RR_UIMM5_SRC12_BYPASS( 32, 0, 2, p.muluRN, 2, 2645151705, 3393033297, 30 )
  TEST_RR_UIMM5_SRC12_BYPASS( 33, 1, 0, p.muluRN, 152, 1601680670, 1861288367, 17 )
  TEST_RR_UIMM5_SRC12_BYPASS( 34, 1, 1, p.muluRN, 353, 2206448913, 3207347138, 21 )
  TEST_RR_UIMM5_SRC12_BYPASS( 35, 1, 2, p.muluRN, 5737, 501089632, 3106808155, 11 )
  TEST_RR_UIMM5_SRC12_BYPASS( 36, 2, 0, p.muluRN, 20, 3481921912, 1130999043, 27 )
  TEST_RR_UIMM5_SRC12_BYPASS( 37, 2, 1, p.muluRN, 177, 220773481, 3569283281, 24 )
  TEST_RR_UIMM5_SRC12_BYPASS( 38, 2, 2, p.muluRN, 4611399, 982911458, 3114394582, 5 )
  TEST_RR_UIMM5_SRC12_BYPASS( 39, 0, 0, p.muluRN, 502222, 1687244492, 3917661997, 11 )
  TEST_RR_UIMM5_SRC12_BYPASS( 40, 0, 1, p.muluRN, 7, 3103433826, 3351819634, 28 )
  TEST_RR_UIMM5_SRC12_BYPASS( 41, 0, 2, p.muluRN, 37, 226025713, 510334209, 23 )
  TEST_RR_UIMM5_SRC12_BYPASS( 42, 1, 0, p.muluRN, 12130, 1175335459, 1734506744, 15 )
  TEST_RR_UIMM5_SRC12_BYPASS( 43, 1, 1, p.muluRN, 2199428, 565648357, 3442645504, 7 )
  TEST_RR_UIMM5_SRC12_BYPASS( 44, 1, 2, p.muluRN, 1409, 122507457, 2209358564, 17 )
  TEST_RR_UIMM5_SRC12_BYPASS( 45, 2, 0, p.muluRN, 1878, 86103553, 852200548, 20 )
  TEST_RR_UIMM5_SRC12_BYPASS( 46, 2, 1, p.muluRN, 795, 3621499724, 2946189038, 20 )
  TEST_RR_UIMM5_SRC12_BYPASS( 47, 2, 2, p.muluRN, 434069240, 15092365, 4146288856, 0 )
  
  

  TEST_RR_UIMM5_ZEROSRC1( 54, p.muluRN, 0, 1706721010, 22 )
  TEST_RR_UIMM5_ZEROSRC1( 55, p.muluRN, 0, 2038520186, 27 )
  
  TEST_RR_UIMM5_ZEROSRC2( 56, p.muluRN, 0, 3772774140, 5 )
  TEST_RR_UIMM5_ZEROSRC2( 57, p.muluRN, 0, 3305108565, 25 )
  
  TEST_RR_UIMM5_ZEROSRC12( 58, p.muluRN, 0, 9 )
  TEST_RR_UIMM5_ZEROSRC12( 59, p.muluRN, 0, 26 )
  
  TEST_RR_UIMM5_ZERODEST( 60, p.muluRN, 596298783, 706750606, 27 )
  TEST_RR_UIMM5_ZERODEST( 61, p.muluRN, 4040792187, 695943416, 2 )
  
  

  TEST_PASSFAIL

# Input data section.
RVTEST_CODE_END

  .data

# Output data section.
RVTEST_DATA_BEGIN

  TEST_DATA

RVTEST_DATA_END
