// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1879\sampleModel1879_3_sub\Mysubsystem_12.v
// Created: 2024-06-10 16:00:43
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_12
// Source Path: sampleModel1879_3_sub/Subsystem/Mysubsystem_12
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_12
          (In1,
           In2,
           In3,
           In4,
           In5,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  input   [7:0] In5;  // uint8
  output  [15:0] Out1;  // uint16


  reg [7:0] cfblk64_out1;  // uint8
  wire [7:0] cfblk97_out1;  // uint8
  wire [15:0] cfblk32_out1;  // uint16
  reg [15:0] cfblk115_out1;  // uint16
  reg [8:0] cfblk64_div_temp;  // ufix9
  reg [8:0] cfblk64_t_0_0;  // ufix9
  reg [15:0] cfblk115_div_temp;  // ufix16


  always @(In1, In2) begin
    cfblk64_div_temp = 9'b000000000;
    cfblk64_t_0_0 = 9'b000000000;
    if (In2 == 8'b00000000) begin
      cfblk64_out1 = 8'b11111111;
    end
    else begin
      cfblk64_t_0_0 = {1'b0, In1};
      cfblk64_div_temp = cfblk64_t_0_0 / In2;
      if (cfblk64_div_temp[8] != 1'b0) begin
        cfblk64_out1 = 8'b11111111;
      end
      else begin
        cfblk64_out1 = cfblk64_div_temp[7:0];
      end
    end
  end



  assign cfblk97_out1 = cfblk64_out1 - In4;



  DotProduct u_cfblk32_inst (.in1(cfblk97_out1),  // uint8
                             .in2(In5),  // uint8
                             .out1(cfblk32_out1)  // uint16
                             );

  always @(In3, cfblk32_out1) begin
    cfblk115_div_temp = 16'b0000000000000000;
    if (cfblk32_out1 == 16'b0000000000000000) begin
      cfblk115_out1 = 16'b1111111111111111;
    end
    else begin
      cfblk115_div_temp = In3 / cfblk32_out1;
      cfblk115_out1 = cfblk115_div_temp;
    end
  end



  assign Out1 = cfblk115_out1;

endmodule  // Mysubsystem_12

