// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module concat_entry_proc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        output_data_addr3,
        output_data_addr3_c_din,
        output_data_addr3_c_num_data_valid,
        output_data_addr3_c_fifo_cap,
        output_data_addr3_c_full_n,
        output_data_addr3_c_write,
        mul1,
        mul1_c_din,
        mul1_c_num_data_valid,
        mul1_c_fifo_cap,
        mul1_c_full_n,
        mul1_c_write,
        shift1,
        shift1_c_din,
        shift1_c_num_data_valid,
        shift1_c_fifo_cap,
        shift1_c_full_n,
        shift1_c_write,
        mul2,
        mul2_c_din,
        mul2_c_num_data_valid,
        mul2_c_fifo_cap,
        mul2_c_full_n,
        mul2_c_write,
        shift2,
        shift2_c_din,
        shift2_c_num_data_valid,
        shift2_c_fifo_cap,
        shift2_c_full_n,
        shift2_c_write,
        outputs,
        outputs_c_din,
        outputs_c_num_data_valid,
        outputs_c_fifo_cap,
        outputs_c_full_n,
        outputs_c_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] output_data_addr3;
output  [31:0] output_data_addr3_c_din;
input  [2:0] output_data_addr3_c_num_data_valid;
input  [2:0] output_data_addr3_c_fifo_cap;
input   output_data_addr3_c_full_n;
output   output_data_addr3_c_write;
input  [15:0] mul1;
output  [15:0] mul1_c_din;
input  [2:0] mul1_c_num_data_valid;
input  [2:0] mul1_c_fifo_cap;
input   mul1_c_full_n;
output   mul1_c_write;
input  [31:0] shift1;
output  [31:0] shift1_c_din;
input  [2:0] shift1_c_num_data_valid;
input  [2:0] shift1_c_fifo_cap;
input   shift1_c_full_n;
output   shift1_c_write;
input  [15:0] mul2;
output  [15:0] mul2_c_din;
input  [2:0] mul2_c_num_data_valid;
input  [2:0] mul2_c_fifo_cap;
input   mul2_c_full_n;
output   mul2_c_write;
input  [31:0] shift2;
output  [31:0] shift2_c_din;
input  [2:0] shift2_c_num_data_valid;
input  [2:0] shift2_c_fifo_cap;
input   shift2_c_full_n;
output   shift2_c_write;
input  [63:0] outputs;
output  [63:0] outputs_c_din;
input  [2:0] outputs_c_num_data_valid;
input  [2:0] outputs_c_fifo_cap;
input   outputs_c_full_n;
output   outputs_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg output_data_addr3_c_write;
reg mul1_c_write;
reg shift1_c_write;
reg mul2_c_write;
reg shift2_c_write;
reg outputs_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    output_data_addr3_c_blk_n;
reg    mul1_c_blk_n;
reg    shift1_c_blk_n;
reg    mul2_c_blk_n;
reg    shift2_c_blk_n;
reg    outputs_c_blk_n;
reg    ap_block_state1;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul1_c_blk_n = mul1_c_full_n;
    end else begin
        mul1_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul1_c_write = 1'b1;
    end else begin
        mul1_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul2_c_blk_n = mul2_c_full_n;
    end else begin
        mul2_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul2_c_write = 1'b1;
    end else begin
        mul2_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_data_addr3_c_blk_n = output_data_addr3_c_full_n;
    end else begin
        output_data_addr3_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_data_addr3_c_write = 1'b1;
    end else begin
        output_data_addr3_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_c_blk_n = outputs_c_full_n;
    end else begin
        outputs_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_c_write = 1'b1;
    end else begin
        outputs_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift1_c_blk_n = shift1_c_full_n;
    end else begin
        shift1_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift1_c_write = 1'b1;
    end else begin
        shift1_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift2_c_blk_n = shift2_c_full_n;
    end else begin
        shift2_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift2_c_write = 1'b1;
    end else begin
        shift2_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (outputs_c_full_n == 1'b0) | (shift2_c_full_n == 1'b0) | (mul2_c_full_n == 1'b0) | (shift1_c_full_n == 1'b0) | (mul1_c_full_n == 1'b0) | (output_data_addr3_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign mul1_c_din = mul1;

assign mul2_c_din = mul2;

assign output_data_addr3_c_din = output_data_addr3;

assign outputs_c_din = outputs;

assign shift1_c_din = shift1;

assign shift2_c_din = shift2;

assign start_out = real_start;

endmodule //concat_entry_proc
